Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Oct 24 14:29:40 2025
| Host         : BOOK-Q06N8541RB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   432 |
|    Minimum number of control sets                        |   432 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1220 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   432 |
| >= 0 to < 4        |    34 |
| >= 4 to < 6        |    38 |
| >= 6 to < 8        |    14 |
| >= 8 to < 10       |    82 |
| >= 10 to < 12      |    25 |
| >= 12 to < 14      |    30 |
| >= 14 to < 16      |     7 |
| >= 16              |   202 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             200 |           76 |
| No           | No                    | Yes                    |             208 |           67 |
| No           | Yes                   | No                     |             136 |           65 |
| Yes          | No                    | No                     |            1161 |          307 |
| Yes          | No                    | Yes                    |             456 |          122 |
| Yes          | Yes                   | No                     |            6307 |         2007 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                                                          Enable Signal                                                                                                                                                         |                                                                                                                                                                 Set/Reset Signal                                                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_9/VALID_PIPE33_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_3/VALID_PIPE39_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_C/VALID_PIPE35_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_3/VALID_PIPE41_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_2/VALID_PIPE39_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_2/VALID_PIPE41_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_D/VALID_PIPE37_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_2/VALID_PIPE43_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_9/VALID_PIPE37_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_D/VALID_PIPE33_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_9/VALID_PIPE43_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_C/VALID_PIPE37_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_E/VALID_PIPE33_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_9/VALID_PIPE39_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_9/VALID_PIPE41_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_2/VALID_PIPE35_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_D/VALID_PIPE35_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_9/VALID_PIPE35_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_E/VALID_PIPE35_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_C/VALID_PIPE39_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_F/VALID_PIPE33_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_9/VALID_PIPE45_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_3/VALID_PIPE33_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_3/VALID_PIPE35_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_2/VALID_PIPE33_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_3/VALID_PIPE37_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_2/VALID_PIPE37_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                                                     | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_read/d_burst_cnt_rd                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/d_burst_cnt_wr                                                                                                                                                                                                                                                               | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/E[0]                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                       | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                               | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                                                     | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       |                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_ctrl/FSM_onehot_cstate_wr[4]_i_1_n_0                                                                                                                                                                                                                                               | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_axi_rvalid_0[0]                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/s_axi_bready_0[0]                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/iter_cnt_B_d[5]_i_1_n_0                                                                                                                                                                                                                                                        | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/iter_cnt_B[6]_i_1_n_0                                                                                                                                                                                                                                                          | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/FSM_sequential_c_state_reg[0]_0[0]                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/m_axi_bready                                                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                                                                                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/sa_input_data[7]_i_1_n_0                                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/d_beat_cnt_wr                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/E[0]                                                                                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                        |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                   | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                        |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt[10]_i_1_n_0                                                                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/p_0_in0_out__8                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/p_0_in0_out__6                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/p_0_in0_out__5                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/p_0_in0_out__4                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                   |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/p_0_in0_out__14                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/p_0_in0_out__10                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/p_0_in0_out__12                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/p_0_in0_out__13                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/p_0_in0_out                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/p_0_in0_out__9                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/p_0_in0_out__3                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/p_0_in0_out__11                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/p_0_in0_out__1                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/p_0_in0_out__2                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/p_0_in0_out__0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/p_0_in0_out__7                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/iter_cnt_A_d[5]_i_1_n_0                                                                                                                                                                                                                                                        | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                                                                                      |                7 |             14 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/IDX[2]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             14 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                7 |             14 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                8 |             14 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               |                                                                                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_read/read_done                                                                                                                                                                                                                                                                     | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/write_done                                                                                                                                                                                                                                                                   | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_C/VALID_PIPE61_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_E/VALID_PIPE39_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_D/VALID_PIPE55_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_D/VALID_PIPE59_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_3/VALID_PIPE63_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_E/VALID_PIPE57_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_E/VALID_PIPE59_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_C/VALID_PIPE47_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_F/VALID_PIPE35_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_D/VALID_PIPE57_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_9/VALID_PIPE55_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_9/VALID_PIPE63_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_F/VALID_PIPE37_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_F/VALID_PIPE39_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_F/VALID_PIPE51_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_D/VALID_PIPE63_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_C/VALID_PIPE59_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_F/VALID_PIPE55_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_F/VALID_PIPE57_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_3/VALID_PIPE59_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_8/VALID_PIPE49_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_8/VALID_PIPE63_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_D/VALID_PIPE61_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_F/VALID_PIPE59_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_F/VALID_PIPE61_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_F/VALID_PIPE63_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_F/VALID_PIPE53_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_2/VALID_PIPE57_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_2/VALID_PIPE59_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_2/VALID_PIPE51_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_2/VALID_PIPE55_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_2/VALID_PIPE61_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_2/VALID_PIPE63_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_2/VALID_PIPE47_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_2/VALID_PIPE45_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_E/VALID_PIPE51_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_E/VALID_PIPE61_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_E/VALID_PIPE63_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_E/VALID_PIPE37_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_C/VALID_PIPE57_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_E/VALID_PIPE55_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_C/VALID_PIPE41_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_C/VALID_PIPE63_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_E/VALID_PIPE43_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_E/VALID_PIPE53_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_3/VALID_PIPE61_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                9 |             19 |         2.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/DATA_OUT_BUFFER                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                8 |             19 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                 |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C75/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C71/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C76/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C17/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C70/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C40/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C45/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C37/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C16/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C57/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C66/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C46/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C15/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C36/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C47/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C05/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C34/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C35/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C33/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C14/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C13/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C12/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C65/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C11/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C50/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C32/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C10/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C31/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C30/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C04/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C07/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C06/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C56/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C60/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C27/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C26/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C61/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C74/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C02/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C62/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C54/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C53/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C63/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C00/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C25/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C55/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C67/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C64/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C24/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C52/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C01/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C51/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C03/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C41/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C23/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C22/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C21/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C20/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C44/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C72/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C73/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C43/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C42/ACC                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_F/DOUT_BUFFER[7]_i_1__13_n_0                                                                                                                                                                                                           | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_2/DOUT_BUFFER[7]_i_1__0_n_0                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_3/DOUT_BUFFER[7]_i_1__1_n_0                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_6/DOUT_BUFFER[7]_i_1__4_n_0                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_5/DOUT_BUFFER[7]_i_1__3_n_0                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_9/DOUT_BUFFER[7]_i_1__7_n_0                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_7/DOUT_BUFFER[7]_i_1__5_n_0                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_B/DOUT_BUFFER[7]_i_1__9_n_0                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_D/DOUT_BUFFER[7]_i_1__11_n_0                                                                                                                                                                                                           | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_A/DOUT_BUFFER[7]_i_1__8_n_0                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_1/DOUT_BUFFER[7]_i_1_n_0                                                                                                                                                                                                               | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                4 |             25 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_E/DOUT_BUFFER[7]_i_1__12_n_0                                                                                                                                                                                                           | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_C/DOUT_BUFFER[7]_i_1__10_n_0                                                                                                                                                                                                           | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                                                                                 |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_4/DOUT_BUFFER[7]_i_1__2_n_0                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |               15 |             26 |         1.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                5 |             28 |         5.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                5 |             28 |         5.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |               13 |             31 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/q_ext_addr_wr[0]_i_1_n_0                                                                                                                                                                                                                                                     | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_read/q_ext_addr_rd[0]_i_1_n_0                                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                       |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                       |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                                                     | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |               32 |             32 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_8/DOUT_BUFFER[7]_i_1__6_n_0                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                       | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_0/DOUT_BUFFER[7]_i_1__14_n_0                                                                                                                                                                                                           | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                               | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_3/VALID_PIPE49_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_8/VALID_PIPE61_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             36 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_8/VALID_PIPE57_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             36 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_3/VALID_PIPE55_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_2/VALID_PIPE53_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                8 |             36 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_2/VALID_PIPE49_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_9/VALID_PIPE49_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             36 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_8/VALID_PIPE53_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |                7 |             36 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_C/VALID_PIPE55_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |               10 |             36 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |               12 |             42 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |               10 |             45 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |               10 |             45 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |               12 |             46 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |               12 |             46 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |               13 |             46 |         3.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               13 |             46 |         3.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |               14 |             46 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |               14 |             46 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |               11 |             47 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/ar.ar_pipe/mr_axi_arvalid                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |               11 |             47 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_3/VALID_PIPE51_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |               10 |             54 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_8/VALID_PIPE59_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |               12 |             54 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_8/VALID_PIPE51_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |               11 |             54 |         4.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_9/VALID_PIPE61_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |               11 |             54 |         4.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_9/VALID_PIPE47_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |               12 |             54 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_9/VALID_PIPE59_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |               11 |             54 |         4.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_8/VALID_PIPE55_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |               13 |             54 |         4.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_9/VALID_PIPE51_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |               11 |             54 |         4.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/E[0]                                                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                              |               18 |             65 |         3.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |               23 |             67 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |               27 |             67 |         2.48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |               20 |             67 |         3.35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |               20 |             67 |         3.35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |               27 |             68 |         2.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/X_REG_9/VALID_PIPE57_out                                                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |               14 |             72 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/IDX_BUFFER[2]_i_1_n_0                                                                                                                                                                                                                                                                           | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |               35 |            131 |         3.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/IDX_COUNTER[2]_i_1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |               33 |            134 |         4.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |               77 |            201 |         2.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/SA_EN_reg_0                                                                                                                                                                                                                                                    | design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                                             |              636 |           1153 |         1.81 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


