# Microsemi NMAT TXT File

# Version: PolarFire v2.3 12.200.35.9

# Design Name: TOP 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Thu Nov 08 15:45:22 2018 


#
# I/O constraints
#

set_io GPIO_OUT[0] F22
set_io GPIO_OUT[1] B26
set_io GPIO_OUT[2] C26
set_io GPIO_OUT[3] D25
set_io INT_RESET_N A24
set_io RESET_N K22
set_io SPISCLKO H19
set_io SPISDI C18
set_io SPISDO G19
set_io SPISS A20
set_io SPI_FLASH_HOLD A22
set_io SPI_FLASH_WP A27
set_io UART_RX H18
set_io UART_TX G17

#
# Core cell constraints
#

set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[0] 1607 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[0] 1380 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[2] 1401 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_36 1690 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417_0_RNO[67] 1535 96
set_location IO_0/UART_0/UART_0/uUART/make_RX/un1_parity_err_0_sqmuxa_1 1799 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause_12_0_iv[31] 1800 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[10] 1648 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[4] 1476 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_815[0] 1518 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_1[6] 1451 57
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1]2 1763 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c[5] 1505 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[9] 1690 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[6] 1585 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_am[3] 1755 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2161_RNO_0 1683 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[0] 1458 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_ns[1] 1685 111
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/SPISS[0] 1718 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[4] 1418 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[18] 1689 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_3[1] 1475 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mip_mtip 1580 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_53 1942 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[21] 1548 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[9] 1850 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1876 1589 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[8] 1588 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][22] 1580 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[30] 1626 48
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST1/U0 1529 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[25] 1789 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1481[1] 1629 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI2OS21[30] 1650 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNI84OH[6] 1566 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[19] 1616 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[8] 1369 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_a2_0[23] 1579 111
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_295 1415 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[15] 1624 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[30] 1853 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[8] 1667 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[6] 1759 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/ram_param[0]_RNIG2171[0] 1515 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[3] 1522 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[19] 1792 138
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/active_1 1737 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_437[0] 1643 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1406_bm[0] 1483 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_size[2] 1530 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[5] 1582 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_447 1516 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[14] 1599 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[21] 1701 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_o2_RNIB7NI6[10] 1427 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/ipi_0 1521 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[14] 1791 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[4] 1397 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1398[8] 1560 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[17] 1705 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_1[20] 1471 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[17] 1856 102
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_RNO[10] 1677 27
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnext_1[2] 467 9
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[1] 1796 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1687 1720 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_618[1] 1535 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[22] 1871 108
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_RNI00JT[1] 1732 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[51] 1794 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.awe1 1525 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1__RNIOM731[0] 1647 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_438[2] 1544 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_4_RNO_0 1631 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[2] 1598 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_a3_3_3_2 1362 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST2/U0 1619 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[11] 1830 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[23] 1550 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_RNO[6] 1410 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[22] 1795 112
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_write 1539 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[13] 1625 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640_7_0_bm[0] 1528 72
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] 1771 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_358 1520 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[13] 1390 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_sn_m8_RNITTJ85 1590 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[18] 1676 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[44] 1800 127
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[3] 1713 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1378 1697 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_addr[4] 1564 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[12] 1784 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[28] 1780 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[9] 1705 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1867[1] 1724 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[43] 1603 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[2] 1496 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[4] 1754 105
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SDATASELInt_RNIBHJU[6] 1703 36
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg[0] 1736 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI7FPO[23] 1619 108
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_1_RNI7OTD1 1762 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_replay 1753 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136_RNIRBBU[2] 1507 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1_0[4] 1481 54
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST2/U0 1592 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_7[25] 1463 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[22] 1668 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][17] 1477 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/completedDevs[1] 1572 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_opcode[0][2] 1616 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_RNO_7 1585 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[5] 1699 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_mem 1656 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[3] 1487 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2145_0_RNO_4 1652 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142[24] 1475 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142[5] 1492 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[108] 1918 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_address[4] 1362 34
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_RNI4ASHI[11] 1569 126
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_bit_cnt[2] 1820 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[1] 1370 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[109] 1923 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1407.ALTB[0] 1487 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1426.ALTB[0] 1484 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_541_i 1357 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[19] 1725 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[18] 1945 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full 1512 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[16] 1730 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1450.ALTB[0] 1483 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_340_1.SUM[0] 1529 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_30_0_0_a2 1689 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[17] 1646 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_275_12_i_0_1 1367 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3579 1655 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[27] 1381 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[14] 1614 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNID1C7B[3] 1643 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1984[1] 1515 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_12 1595 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_GEN_156_0_sqmuxa 1535 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[9] 1400 63
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_bm_1[1] 1712 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[2] 1414 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/q 1384 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[11] 1686 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[49] 1952 90
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_30_f0[0] 1710 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[22] 1772 103
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2 1798 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_57_2 1715 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[3] 1486 72
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_ss3_i_0_a2 1619 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[30] 1715 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[20] 1550 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_4[1] 1464 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_16_RNO 1352 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[20] 1863 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[26] 1895 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_2/q 1437 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_481_1 1545 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_10_m3[1] 1359 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[47] 1906 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[2] 1763 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[15] 1637 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_RNO[1] 1381 75
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_63 1582 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[1] 1410 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[7] 1923 102
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[21] 1615 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[13] 1654 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[5] 1462 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_lm_0[3] 1878 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[30] 1399 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1504_0 1623 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444[1] 1522 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0[44] 1602 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[23] 1554 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[20] 1787 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_Z[29] 1827 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[31] 1737 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_error_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_error_ram0_[0] 1697 43
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_ns_1_0_.m6_m1_0_a2 1556 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[26] 1866 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/io_mem_0_a_bits_mask_f1_cZ[0] 1591 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[7] 1577 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[40] 1572 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[18] 1945 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_1939_i 1619 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state[5] 1550 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[7] 1495 64
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[31] 1538 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_6[0] 1409 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_1[3] 1499 75
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_full_indicator.fifo_write_8.m5 1797 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedReqs_0_addr[0] 1606 88
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnextzero_m4_RNO 466 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[7] 1589 100
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_bit_cnt[0] 1816 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[22] 1781 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o3_RNIG8ON6_0[28] 1427 45
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_109 1506 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_size[0][1] 1547 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[29] 1575 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v_RNIJRME1[8] 1643 117
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/ram256x8_g5/INV_1 1797 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[13] 1610 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[12] 1700 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[0] 1583 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1026_3 1838 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0__RNIF64D[2] 1566 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[46] 1789 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[25] 1873 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_942 1672 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[7] 1588 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_32 1936 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[21] 1641 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_106 1600 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_1927 1531 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[5] 1761 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142[16] 1464 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_0_i_0_a3 1417 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNITI8V[1] 1578 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][9] 1583 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2991_18_i_0_a2_0 1532 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIE85S[9] 1688 69
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[0] 1560 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[79] 1905 90
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_1 1761 21
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_am[5] 1785 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_138 1659 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/g0_21 1575 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[26] 1706 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[17] 1631 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am[12] 1640 108
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_3_sqmuxa 1721 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[6] 1379 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/maybe_full_RNO 1514 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2[8] 1379 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_2_RNI6ERC2 1680 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[12] 1654 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[13] 1614 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_5_RNI370F 1474 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/_T_105_a0_3 1391 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[16] 1768 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[15] 1610 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[20] 1701 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291[0] 1736 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[14] 1722 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142[3] 1511 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_95 1602 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[2] 1451 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[22] 1856 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0_a2[31] 1856 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_408[66] 1532 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[5] 1691 117
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[1] 1569 130
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_257 1510 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[30] 1845 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_1[12] 1655 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[16] 1709 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[11] 1586 55
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_count[7] 1724 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[35] 1591 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[25] 1728 114
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/nextWrite 1685 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[2] 1462 34
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_byte_1_sqmuxa_0_a2 1803 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_275_12_i_a2 1365 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_addr[7] 1568 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[7] 1752 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[6] 1369 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_RNIHRRP3 1557 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[36] 1579 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/un1__GEN_243_1 1883 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[13] 1514 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[8] 1789 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_2 1692 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_16 1352 49
set_location IO_0/UART_0/UART_0/NxtPrdata_5[7] 1787 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[6] 1626 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[13] 1911 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[26] 1541 46
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[4] 1632 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNII8MG4[29] 1643 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_22_rep1 1495 54
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/count[4] 1524 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[28] 1634 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[29] 1811 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[31] 1578 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[1] 1645 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_71[5] 1504 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[15] 1677 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[30] 1570 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_tlb_resp_cacheable 1754 85
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState_ns_i_a3[3] 1693 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][30] 1665 46
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_bit_cnt_4[3] 1823 21
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA[4] 1735 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[19] 1629 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7_i_m2[0] 1471 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_94 1919 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_extra[0][3] 1536 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[22] 1651 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0[4] 1607 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/un1_value_1_2 1570 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[38] 1900 111
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count_RNO[5] 464 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[3] 1758 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_9 1667 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q 1369 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_1/reg_0/q 1383 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_a2_RNI99TV2 1459 48
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[10] 1675 21
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[22] 1623 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_hit_way_RNI4LU82 1554 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2204_NE_1 1691 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0_i_m2[13] 1766 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_2011_i 1618 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[7] 1727 117
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count[0] 457 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[11] 1677 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_38_5_0_0 1348 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_267 1485 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[5] 1802 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[15] 1855 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_9[0] 1823 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_2_1[0] 1676 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[7] 1617 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[7] 1485 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/io_out_0_hwrite_i 1563 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[1] 1631 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[22] 1608 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[10] 1512 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[1] 1606 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[29] 1782 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[9] 1511 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1460.ALTB[0] 1476 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_19 1691 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[26] 1864 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI8VI45[20] 1642 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1406_30_sqmuxa_1_a5_2 1522 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[6] 1619 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_nss_i_i_1_0[0] 1667 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[22] 1765 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[6] 1436 73
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_byte_Z[2] 1802 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[17] 1654 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_in_0_c_ready_ns_1 1524 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[44] 1856 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[5] 1398 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_coh_state 1571 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[5] 1597 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/ram_size[0]_RNIQOSD1[1] 1513 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[14] 1693 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5[1] 1617 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_6[21] 1438 45
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_210 1473 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[3] 1875 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[15] 1654 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[14] 1823 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[3] 1704 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1502[3] 1679 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[13] 1637 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_7_RNO 1642 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_a3_0_5[0] 1412 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/rhs_sign 1636 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_11 1636 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/isHi 1676 130
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q[2] 1703 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233[1] 1845 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[14] 1702 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_19_5_0_0_a3 1400 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[16] 1672 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[15] 1845 108
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[2] 1546 132
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREGATEDHADDR_1[28] 1685 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[15] 1611 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/system_insn 1773 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mie[7] 1854 100
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST3/U0 1499 30
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un1_pauselow5 472 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[19] 1646 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_addr[11] 1592 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[23] 1640 48
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req_int_i_a3 1548 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2161_RNO_3 1666 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[27] 1727 135
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control1[5] 1714 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[23] 1679 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_676[0] 1523 43
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_q[3] 1683 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[3] 1630 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[9] 1591 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[29] 1811 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/wb_reg_cause_4_cZ[2] 1767 99
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_33[1] 1713 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[26] 1606 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[20] 1379 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[4] 1528 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[0] 1368 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[14] 1583 97
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/sticky[0] 1709 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2228_0 1683 96
set_location IO_0/UART_0/UART_0/uUART/make_RX/samples[0] 1801 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_1915_i 1628 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[13] 1696 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[6] 1461 31
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[19] 1713 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[76] 1901 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[7] 1335 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[5] 1385 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[19] 1625 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[24] 1684 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_157 1725 90
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[4] 1618 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[7] 1842 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1368_bm[1] 1462 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/tag_array_0_tag_rdata_addr_pipe_0_0[0] 1763 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[16] 1684 129
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_datain[7] 1735 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[12] 1424 78
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[19] 1705 31
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[22] 1698 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[23] 1811 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[9] 1900 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91_RNIIIO43 1642 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[17] 1625 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[26] 1411 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST3/U0 1608 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][19] 1485 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[5] 1737 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[66] 1928 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0_RNO_0[7] 1510 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[5] 1618 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am[7] 1613 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[12] 1784 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491[30] 1472 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_RNO[5] 1391 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[19] 1909 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_13[17] 1361 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[49] 1950 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[64] 1808 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[31] 1816 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[13] 1427 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_RNO[3] 1390 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[20] 1410 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_bm[10] 1768 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[2] 1687 60
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[10] 1627 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[2] 1447 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_76 1763 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[62] 1547 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_tag[4] 1651 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_12 1930 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][6] 1594 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[18] 1411 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_168_0_sqmuxa_1 1677 84
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnextzero_m6_0 463 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[5] 1550 58
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[7] 1708 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[19] 1775 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/goReg_RNIMRQ7S 1461 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[63] 1810 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/_T_25 1530 90
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA[6] 1712 36
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[5] 1686 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_33_5_0_0 1382 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[5] 1390 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[31] 1563 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[6] 1407 58
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state[0] 1774 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[10] 1574 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNI5S0U[21] 1604 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7_i_m2_i_m3[2] 1475 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[27] 1738 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[19] 1787 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[24] 1653 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[26] 1450 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_q[1] 1681 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[31] 1678 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[26] 1666 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[12] 1625 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/un1_value_4 1528 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[28] 1781 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_RNI8T7I2[2] 1391 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[27] 1806 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_12_rep1 1517 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[29] 1414 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[6] 1809 126
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SADDRSEL[7] 1690 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3576_0[0] 1726 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_opcode[0][2] 1518 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[25] 1651 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_cpu_replay_next 1622 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIV44L[11] 1560 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[1] 1683 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[17] 1403 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[5] 1614 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[10] 1524 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_debug_0_sqmuxa_i 1821 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/un2__T_595_1.CO2 1576 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_21 1390 19
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_byte_Z[7] 1813 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[16] 1621 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIJ33E1[4] 1563 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[10] 1843 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[9] 1625 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153 1668 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_6350_RNIP2IF1 1413 45
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[0] 1793 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[17] 1606 103
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count_16_0_iv[1] 456 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[15] 1565 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[9] 1667 117
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_62 1541 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[16] 1593 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[23] 1784 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[26] 1565 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1376_i_o3 1521 21
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_RNI16MJC[2] 1564 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[1] 1540 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[26] 1665 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_17 1390 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[22] 1627 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[3] 1895 108
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_199 1521 15
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/un1_masterAddrInProg_6_0 1668 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[6] 1371 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_6[2] 1840 105
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[3] 1543 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[13] 1754 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_16 1755 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1[0] 1717 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[24] 1720 66
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg_5_5_131_a2 1728 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[41] 1550 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[21] 1911 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3016_3_3 1615 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[7] 1774 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_source_4[0] 1544 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1060_1 1847 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[5] 1388 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[37] 1708 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_xcpt 1670 87
set_location IO_0/UART_0/UART_0/controlReg1[5] 1783 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_read[0] 1525 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_0[5] 1529 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[45] 1601 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0[6] 1738 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0_7[31] 1834 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[10] 1574 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_opcode_1[0] 1579 129
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/un1_HTRANS 1695 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_16_sqmuxa_0_a3_0_a2 1446 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[1] 1406 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[15] 1610 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIADQ61[8] 1641 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][6] 1630 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIRNTD3[29] 1630 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[46] 1917 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_9[2] 1834 99
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREGATEDHADDR_1[29] 1689 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1024_4 1826 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1886 1722 99
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/rd_pointer_q_3[1] 1728 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[24] 1807 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_648[4] 1521 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[23] 1652 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[29] 1666 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_525_1.SUM[0] 1520 108
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST3/U0 1589 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0[49] 1595 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][30] 1631 49
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[14] 1700 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[19] 1775 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[17] 1884 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o3_RNI3IPNO[28] 1450 54
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState[2] 1714 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2183_0 1701 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[24] 1696 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[2] 1497 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[13] 1616 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_5[14] 1380 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[18] 1653 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[19] 1668 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_1[16] 1453 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[24] 1949 90
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST2/U0 1611 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[21] 1600 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[18] 1715 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_bm[4] 1754 96
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_58 1664 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[27] 1614 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[5] 1756 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1_1[11] 1662 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_130 1550 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[13] 1345 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[9] 1355 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[22] 1569 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI2KO21[12] 1578 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[16] 1619 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[13] 1722 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[3] 1436 70
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req 1554 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[4] 1864 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[23] 1844 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0_1_1[6] 1733 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIIE0M[3] 1593 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNILJ901[3] 1534 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_0[27] 1444 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[16] 1621 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_RNO[3] 1474 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[0] 1593 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[54] 1922 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIQ4L92[27] 1602 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNIA6OH[7] 1572 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[31] 1621 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[26] 1409 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2[11] 1453 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[26] 1954 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[18] 1871 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[14] 1727 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[8] 1762 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_a0_3[7] 1474 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[27] 1833 105
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_70 1518 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[13] 1401 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[7] 1389 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[10] 1655 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[3] 1415 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[24] 1691 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[27] 1391 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_23_0_sqmuxa_0 1534 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[34] 1704 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[23] 1724 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[7] 1524 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_o3_0_a2_0_0_o2_RNIVULD6[2] 1427 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_RNO[5] 1385 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[1] 1588 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[0] 1404 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_10_RNO_1 1631 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel[3] 1404 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[20] 1891 99
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state[3] 464 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/cause_f0[3] 1754 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_param[1] 1651 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/rf_waddr_1[2] 1646 84
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[16] 1714 45
set_location IO_0/UART_0/UART_0/un1_NxtPrdata23_0 1771 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_1_6_ns[0] 1705 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][11] 1466 37
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_stxs_bitcnt_1 1705 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1965_Z[1] 1514 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[53] 1917 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_17_RNO 1350 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/maybe_full_RNI3KVU_0 1517 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[28] 1549 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_RNIB8KO[9] 1661 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_737_1.SUM[2] 1521 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[15] 1787 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][4] 1664 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[12] 1577 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3[2] 1836 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_251 1516 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[29] 1596 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_22_5_0_a2_3_0_RNIEARD1 1378 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7_i_m2_i_m3[3] 1499 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIGTS91[3] 1568 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_1[6] 1640 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1518_1_0[1] 1700 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[11] 1691 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1559[63] 1570 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_RNO[0] 1367 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[28] 1827 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[26] 1866 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[14] 1648 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_size[1] 1607 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_cause_4_ns[2] 1763 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[3] 1472 73
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_48[6] 1727 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7[9] 1671 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[43] 1927 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/_GEN_21_0_a2 1615 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o3_RNIF7ON6_0[28] 1407 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][29] 1628 49
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_108 1507 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[25] 1541 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/resetting 1578 91
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[6] 1553 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[6] 1637 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control_RNO[9] 1368 78
set_location IO_0/UART_0/UART_0/uUART/make_RX/last_bit[1] 1818 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[21] 1639 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[29] 1599 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[16] 1402 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_ctrl_wxd 1699 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[24] 1684 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/un1__T_390_1 1539 21
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_1_sqmuxa_i 1711 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_40 1823 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_sink_awe0 1619 81
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_318 1497 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[50] 1799 135
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_first 1712 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_in_0_d_valid_2_RNO 1535 105
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_353 1490 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_speculative 1735 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_6[29] 1449 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_356 1582 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[2] 1401 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1504_1 1628 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_252[0] 1662 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233[5] 1838 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[27] 1714 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI7T8V[6] 1530 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[7] 1559 22
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST1/U0 1590 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_csr[1] 1710 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[2] 1763 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_556_i 1357 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid_sync_0/reg_0/q 1406 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_26 1427 16
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0_1 14 164
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dcsr_step 1831 82
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/read_n_hold 1799 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[11] 1716 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_481_1_2_sx 1547 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[4] 1438 78
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state[3] 1768 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_268_RNO[2] 1531 18
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3]2_1 1768 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_17 1691 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_8_RNO_0 1650 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[30] 1546 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[18] 1666 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/m32 1520 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7_i_m2_i_m3[3] 1463 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[21] 1811 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[21] 1775 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_2[9] 1426 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1376_i_a2_0 1520 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_142 1570 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[4] 1400 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/un1_rd_pointer_d_1_sqmuxa_i_0_a2_0 1684 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[12] 1682 126
set_location IO_0/GPIO_0/GPIO_0/INTR_reg_0_sqmuxa 1764 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNIRR8U[8] 1569 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[4] 1535 91
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg[6] 1728 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1621_1 1702 90
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[13] 1530 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[28] 1628 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[36] 1707 139
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_312 1505 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_12 1845 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[3] 1688 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[39] 1851 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[11] 1344 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[21] 1841 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[9] 1616 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[2] 1706 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[31] 1693 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[9] 1550 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_42668_i 1434 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_4[2] 1473 63
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[18] 1642 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address_Z[11] 1525 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_0_i_0_a2_0_RNI2D256 1451 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[19] 1777 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[13] 1428 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[23] 1916 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1411_ns[0] 1486 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[9] 1415 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1481[6] 1644 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1948[1] 1819 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[16] 1629 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[6] 1738 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_50908_0_o2_i_a2 1450 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951_5_ns[0] 1554 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[24] 1405 25
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[5] 1540 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[69] 1575 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_7 1931 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_30_606 1593 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o2_0[5] 1487 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[12] 1575 49
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[3] 1543 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_11e 1466 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1_0_o2_RNIT76C8[23] 1426 51
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/un1_rd_pointer_d_1_sqmuxa_i_0_a2_3 1681 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[0] 1581 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[80] 1936 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466[0] 1479 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[2] 1499 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[7] 1379 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[5] 1590 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_17[20] 1438 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102547_0_a2_6 1375 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/s2_valid 1757 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[9] 1580 52
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST3/U0 1607 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[20] 1665 63
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_full_indicator.fifo_write_9_i_0 1792 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3057 1588 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_bits_address[10] 1530 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[2] 1429 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[4] 1392 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[27] 1397 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/pending_interrupts[3] 1825 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/un1__T_723_1_sqmuxa 1833 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[5] 1617 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[26] 1596 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIUFO21[10] 1681 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_2_d_ready_0_0 1521 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[32] 1576 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[16] 1712 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_29 1951 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIQ9RG1[17] 1643 42
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[12] 1651 42
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/masterRegAddrSel_RNIE6L031 1532 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[4] 1577 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[2] 1654 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1026 1703 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[21] 1836 96
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_315 1446 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_3_v[1] 1820 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIT24L[10] 1562 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[0] 1717 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIU1PM[10] 1568 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_27 1536 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_2[30] 1462 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[21] 1660 126
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_datain[2] 1739 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_330_0_3_RNIQOOL1 1512 78
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_172 1689 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[15] 1882 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_i[0] 1564 88
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg[4] 1737 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_550_0_3 1571 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[10] 1739 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7098_0_a2_1_a2_0_RNI9DT34 1423 63
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[30] 1688 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[18] 1802 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_21 1377 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[10] 1387 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[112] 1942 96
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[6] 1530 123
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[8] 1585 139
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/resetn_rx_d1 1718 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIG4IJ[11] 1581 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_330_1 1515 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_xcpt_interrupt 1658 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[20] 1438 64
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw[6] 1727 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNI5U2U[30] 1611 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/io_deq_bits_size[2] 1530 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[29] 1720 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_618_ns_sx[2] 1546 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o2[5] 1511 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_Z[23] 1826 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_lm_0[4] 1494 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[25] 1810 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0__RNIBREK[7] 1590 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[22] 1396 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[4] 1753 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[18] 1704 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_627_RNO[38] 1542 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[27] 1809 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[30] 1562 112
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[0] 1568 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[12] 1562 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[20] 1379 28
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HWDATA[4] 1688 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[0] 1368 37
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_85 1521 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI7EPJ[1] 1589 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[17] 1602 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[19] 1590 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2228_1 1690 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[21] 1700 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[26] 1601 139
set_location IO_0/UART_0/UART_0/uUART/clear_parity_reg 1789 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_54 1594 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[7] 1583 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[10] 1801 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[14] 1565 100
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg_5_4_141_a2 1732 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[9] 1531 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_RNO_5[6] 1486 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_coh_state_3 1570 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_1_1[8] 1676 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_ssel_pos 1719 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_22e_RNO 1456 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIQHBJ1[13] 1628 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[5] 1504 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[61] 1916 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[21] 1569 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1048 1834 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_25_or 1390 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863[4] 1612 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[15] 1693 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_1_6_1[1] 1711 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[50] 1600 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_79_0 1629 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_0_1_sqmuxa_i 1381 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[19] 1774 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[41] 1856 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_627[38] 1544 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[10] 1608 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[30] 1837 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[2] 1778 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[25] 1608 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[74] 1904 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560[67] 1550 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_27 1949 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[11] 1606 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_308 1498 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[6] 1382 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_4[11] 1403 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[19] 1347 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[12] 1838 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[32] 1584 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[7] 1425 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1[1] 1716 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[22] 1775 123
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/count_n2 1527 129
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[24] 1633 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[18] 1729 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640_7_0_bm[2] 1534 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[29] 1574 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[3] 1546 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[0] 1702 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_7[26] 1441 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_525_1.CO1_m2_e_0 1627 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158[30] 1497 45
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2 1762 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[23] 1719 108
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_309 1443 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[7] 1857 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[22] 1399 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[29] 1668 129
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST4/U0 1597 18
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_1[4] 1724 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_29[0] 1648 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/N_116_i 1371 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[19] 1666 42
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/un1_sAddrDec_7 1675 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_source[0][1] 1504 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][18] 1581 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2209_0 1686 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid_sync_2/reg_0/q 1412 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[25] 1874 109
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/CLK_DIV[0] 1727 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/un2__T_731 1527 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233[3] 1838 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[2] 1712 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNIC8OH[8] 1573 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIAVMN[1] 1594 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_69_3 1702 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_475[2] 1642 57
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST2/U0 1606 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[30] 1383 42
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/latchNextAddr_0_a3 1704 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_51 1930 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushCounter[5] 1601 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_228[1] 1544 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[14] 1677 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291[10] 1760 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[14] 1718 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[32] 1872 90
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state_ns[2] 1771 18
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_datadelay[2] 1699 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_2071_i 1658 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[20] 1676 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[6] 1772 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[27] 1677 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_RNO_4[6] 1485 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3016_3 1616 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[16] 1604 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[16] 1574 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109[0] 1493 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_hartsel[0] 1424 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[5] 1735 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0_a2_2[31] 1847 114
set_location IO_0/UART_0/UART_0/uUART/make_RX/parity_err_1_sqmuxa_i 1796 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[13] 1677 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_780_i 1347 45
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[2] 1680 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_29 1398 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[10] 1726 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_19[0] 1647 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[11] 1654 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[0] 1503 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[4] 1691 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[25] 1601 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNO[2] 1414 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[38] 1594 72
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg[7] 1783 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a3[127] 1893 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_1311 1631 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2228_2 1680 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_5715 1523 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[18] 1753 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_8_RNO 1649 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_10 1387 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[10] 1684 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_815[2] 1519 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_RNO[1] 1427 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_RNINC8I2[7] 1377 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[2] 1753 82
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[0] 1617 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[29] 1695 48
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[15] 1534 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[9] 1764 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[8] 1699 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[10] 1577 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[6] 1456 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[9] 1472 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_686_1_0 1523 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel[8] 1412 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[0] 1708 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[28] 1543 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[20] 1718 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134[31] 1655 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_bm[11] 1764 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_722_0 1537 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[27] 1647 55
set_location IO_0/GPIO_0/GPIO_0/edge_neg_2_sqmuxa_1_i 1766 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_0[11] 1548 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_store 1657 88
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCON/rx_fifo_read 1739 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[8] 1820 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control_RNO[5] 1433 72
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req_d1 1663 22
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_RNIIPBL[3] 1716 15
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[0] 1711 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[22] 1881 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_ns[10] 1612 114
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_198 1607 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_2_RNO_0 1627 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[2] 1419 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[5] 1726 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[4] 1695 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[3] 1687 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[23] 1645 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[4] 1762 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_mask[0][2] 1580 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[5] 1463 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[3] 1485 72
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SDATASELInt[2] 1696 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][14] 1573 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[21] 1385 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[24] 1725 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[28] 1641 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136[0] 1501 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_RNIF8E42[1] 1439 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[19] 1624 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_a2_0[1] 1578 111
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q_RNO[2] 1703 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI142N[18] 1592 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_1_RNO[20] 1386 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[31] 1718 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[1] 1391 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640[0] 1533 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[16] 1580 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_16 1703 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[5] 1410 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.awe0 1562 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_RNO[6] 1379 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[12] 1615 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[21] 1576 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address_1_sqmuxa_i 1574 87
set_location IO_0/GPIO_0/GPIO_0/GPOUT_reg_0_sqmuxa 1774 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_31_RNO 1465 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82[4] 1506 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[11] 1408 75
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/PREGATEDHADDR_1[29] 1525 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2_a0_1[29] 1475 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2163_RNI7C6I 1620 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[15] 1898 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[9] 1534 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[30] 1876 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNINP3Q1[28] 1681 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[13] 1702 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_108_0_state[0] 1550 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[21] 1941 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_11 1672 78
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_RNO[2] 1739 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_source_4[0] 1613 54
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_25 1490 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[0] 1515 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ma_st_array_i_a2[5] 1619 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0_o2[31] 1855 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[34] 1541 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[7] 1567 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_RNO[0] 1492 63
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_count[1] 1718 19
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[29] 1680 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[29] 1558 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[27] 1694 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[22] 1718 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[32] 1876 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[21] 1678 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2091 1666 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI4HEV[30] 1631 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[11] 1570 69
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/xmit_cntr[2] 1799 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[0] 1594 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_855_1_RNIDJB51 1582 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns_1[1] 1822 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2206_NE_1 1684 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[23] 1720 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[17] 1771 91
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_156 1526 15
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_mtx_alldone_2_sqmuxa_i_0_0 1728 6
set_location IO_0/UART_0/UART_0/controlReg2[2] 1784 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1680_3 1592 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[9] 1575 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_12e_RNO_0 1466 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_bm[3] 1797 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_15 1351 49
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_stxs_strobetx14_1 1725 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[127] 1907 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[68] 1573 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1398[1] 1550 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[11] 1610 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_nss_i_i_a0[0] 1648 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][16] 1574 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951_5_ns_1[0] 1559 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_7[30] 1451 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2232 1689 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[33] 1875 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIC0R21[26] 1645 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[30] 1726 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[20] 1735 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[14] 1713 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[4] 1502 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.awe1 1556 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[17] 1617 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/count_s_2074_RNI89F41 1667 102
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_30 1446 15
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].APB_32.INTR_reg_63_ns_1[2] 1761 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_mem_0_c_valid_0 1545 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[24] 1777 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[6] 1775 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[4] 1755 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[6] 1867 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[7] 1617 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[24] 1806 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[31] 1789 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[32] 1547 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[4] 1338 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316_7[0] 1533 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[23] 1639 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_RNO[3] 1489 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[1] 1497 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_14_i_m2[9] 1393 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81028_0_a3_RNIMUVA2 1427 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/io_in_0_a_ready_0 1542 36
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/cfg_ssel[7] 1722 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_replay 1644 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIITCV_0[28] 1630 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_bits_size[1] 1532 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[6] 1377 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_23_RNI1I5B1 1698 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[21] 1774 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address_i_m2[14] 1573 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_2[0] 1556 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[0] 1411 58
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[3] 1545 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[2] 1399 43
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/rd_pointer_q_3[4] 1736 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[17] 1773 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1314_am[1] 1493 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[44] 1587 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[22] 1637 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_99 1771 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[13] 1673 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[31] 1804 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[3] 1437 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[15] 1351 37
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_shift_11[5] 1806 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[3] 1758 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[20] 1601 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[15] 1732 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[4] 1622 114
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/full_4 1825 33
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[13] 1666 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_166 1594 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[119] 1939 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_0[0] 1655 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0[6] 1775 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[7] 1754 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_addr[9] 1587 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[28] 1798 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[14] 1846 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[26] 1722 105
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[11] 1551 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[10] 1860 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source[0][1] 1503 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[8] 1450 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[21] 1689 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_9e 1455 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_sn_m2 1703 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[3] 1405 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[21] 1413 28
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_RNI8NDT 1702 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[2] 1760 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/io_deq_bits_opcode[1] 1538 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[82] 1939 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[30] 1822 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[21] 1786 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142[26] 1510 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_xcpt 1665 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7[30] 1725 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_Z[1] 1452 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[18] 1647 79
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC1_msrxp_strobe 1694 16
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[7] 1571 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_23[0] 1651 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[21] 1414 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[6] 1572 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_25_0_a2_1_a2 1367 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_RNO[7] 1378 66
set_location IO_0/UART_0/UART_0/uUART/make_TX/tx_byte[3] 1795 19
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.INTR_reg_37_ns[0] 1785 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[68] 1912 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1913 1670 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_8_RNO 1417 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0__RNI5LEK[4] 1574 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[15] 1349 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[2] 1642 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[0] 1375 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_probe 1576 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[25] 1725 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2982[2] 1619 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_0_i_0_a2 1461 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[57] 1887 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[17] 1738 117
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[23] 1580 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_294_1_0_o2 1563 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNI71FRN 1449 57
set_location IO_0/UART_0/UART_0/uUART/make_RX/framing_error 1791 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_bm[6] 1735 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037_7_0[8] 1701 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_9_RNO_1 1643 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_2 1399 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117_RNO[1] 1726 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[18] 1719 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_cause[1] 1764 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0[0] 1599 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_valid_0 1570 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[16] 1690 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[3] 1846 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[0] 1591 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[23] 1714 135
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SDATASELInt[1] 1694 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_Z[17] 1837 88
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState 1692 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_7_RNO 1348 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_13[0] 1626 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[1] 1426 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[2] 1922 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[18] 1702 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[19] 1734 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_a3_0_0 1367 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[24] 1686 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_0_8_iv[1] 1712 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[9] 1591 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[0] 1925 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_6350 1416 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2[23] 1452 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[6] 1518 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/maybe_full 1530 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[5] 1700 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[5] 1388 78
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST3/U0 1606 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_16_RNO_0 1648 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[4] 1450 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[18] 1876 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_17 1665 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[19] 1646 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[1] 1695 43
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/GATEDHTRANS_1 1688 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][20] 1553 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2_i_m3[7] 1495 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_2047_i 1624 102
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state_ns_1_0_.m16_2 1800 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_i_o5[2] 1553 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[6] 1761 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_0/reg_0/q 1407 19
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[11] 1676 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_56 1814 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[14] 1643 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[21] 1676 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[9] 1689 70
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count_c2 1667 18
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count[3] 467 7
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST4/U0 1595 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw[4] 1712 25
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q_RNO[4] 1697 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_6[0] 1585 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[6] 1772 78
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/HRDATA[4] 1735 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2226 1695 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[24] 1448 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[12] 1786 99
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNILAIE[19] 1578 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_0_RNIPBI26[29] 1415 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_wxd 1702 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[21] 1879 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_246_4_u 1693 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[0] 1739 73
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/empty_4 1824 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_strobetx 1710 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_19_4[4] 1475 51
set_location IO_0/UART_0/UART_0/NxtPrdata_5_2[2] 1783 33
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[6] 1650 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_load 1662 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0[9] 1614 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[36] 1585 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[26] 1616 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[5] 1756 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[29] 1681 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[19] 1377 49
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_27 1580 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2056_0[3] 1558 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[1] 1425 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[13] 1425 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_219 1541 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[11] 1768 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[16] 1648 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_22 1454 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_a2_3_RNIO6OH[31] 1624 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[30] 1381 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[4] 1374 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[2] 1716 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[21] 1555 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[56] 1921 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/ram_opcode[0][0] 1523 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[12] 1843 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246[5] 1883 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[22] 1601 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[19] 1676 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2107_2_a0_1 1534 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_opcode[0][2] 1536 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[12] 1694 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[7] 1859 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[23] 1871 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_a1_0[7] 1473 51
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[4] 1676 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[27] 1738 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/maybe_full 1548 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIA10T[1] 1694 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_15[25] 1461 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[30] 1823 111
set_location IO_0/UART_0/UART_0/p_CtrlReg1Seq.controlReg14 1770 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_pktsel 1727 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[15] 1582 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[60] 1910 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1469[1] 1598 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[19] 1724 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/io_deq_bits_opcode[0] 1512 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444_7_0_bm[2] 1518 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[25] 1713 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_m4_i_o3 1618 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7_i_m2_i_m3[0] 1424 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[3] 1601 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825_7_bm[2] 1581 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_27_5_0_0 1395 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[19] 1396 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_sn_m8_RNIM7RD5 1609 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[0] 1412 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[1] 1713 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_131_m[5] 1680 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[25] 1874 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[4] 1408 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[34] 1917 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_RNO[3] 1415 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[9] 1868 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_1[1] 1480 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_1_1[2] 1720 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_size.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram1_[0] 1512 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[20] 1764 120
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[20] 1636 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_527_0[1] 1555 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[20] 1664 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[1] 1470 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_44 1758 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[0] 1377 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_send_1_sqmuxa_0_o2_RNISCDF 1621 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_69 1600 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_GEN_198_cnst_i_a3_RNIOBEH[0] 1540 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_a6_2_4 1695 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_20 1480 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1588[0] 1381 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_RNO[2] 1414 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[28] 1727 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[22] 1881 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[8] 1674 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951_5[3] 1551 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_66 1619 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[12] 1833 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIVVJS[0] 1593 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[7] 1760 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[2] 1417 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_source[1] 1564 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[4] 1572 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[4] 1605 60
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i 1712 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[6] 1379 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[21] 1734 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[3] 1537 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[0] 1414 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am_1[10] 1617 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[19] 1775 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[15] 1670 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0[2] 1724 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3[0] 1841 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[7] 1585 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_1 1691 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7082_0_a2_1_a2_0_RNIIE9M1 1439 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[28] 1945 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_mem_type[0] 1691 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_15_5_0_965_a2 1386 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[6] 1868 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[4] 1714 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[16] 1858 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_RNO[5] 1382 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_0_0_rep2 1726 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushCounter[1] 1597 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNINCDH[11] 1640 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_grow_param_1_0_.m3 1569 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[7] 1567 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control_RNO[11] 1370 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIGU6H1[3] 1621 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[19] 1401 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[20] 1762 121
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[18] 1604 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[29] 1447 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[23] 1636 72
set_location IO_0/UART_0/UART_0/uUART/overflow_reg 1807 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[13] 1644 57
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/PREGATEDHADDR_RNIO61CB[28] 1533 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_opcode.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram0_[0] 1687 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[48] 1779 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[19] 1651 60
set_location IO_0/UART_0/UART_0/controlReg2[0] 1777 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[23] 1810 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[24] 1719 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[16] 1378 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[20] 1674 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3103[36] 1578 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[18] 1675 60
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[5] 1794 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[22] 1368 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_24[0] 1634 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[14] 1582 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[22] 1733 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[22] 1642 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[23] 1391 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[20] 1531 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[6] 1391 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[29] 1811 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[22] 1655 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[30] 1678 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[0] 1565 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_48 1770 120
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[13] 1527 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[16] 1831 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_438[3] 1545 21
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_ns_1_0_.m6_1 1664 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[8] 1402 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_size_Z[2] 1510 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[25] 1551 144
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_first_2 1711 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[41] 1904 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[27] 1616 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[3] 1496 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[7] 1603 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_131_m[2] 1727 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[24] 1755 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[26] 1737 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_m9_1_0_0 1637 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[2] 1727 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[35] 1894 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[8] 1892 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/q 1388 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_160[0] 1644 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_out_0_a_valid 1559 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI9HPO[25] 1618 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2897[1] 1598 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/pending_interrupts[7] 1846 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[7] 1372 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2141_2 1675 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[7] 1590 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_0_1_sqmuxa_0_RNI0JSK2 1406 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_1_RNO_2 1625 117
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC1_stxp_strobetx 1714 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[5] 1432 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[10] 1561 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[87] 1906 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[8] 1697 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[2] 1713 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[2] 1442 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[12] 1528 22
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_lastbit 1735 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c[27] 1459 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[10] 1689 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_14[0] 1601 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[12] 1424 75
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_0_sqmuxa_3_RNI5KU42 477 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_21 1476 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_Z[1] 1445 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[21] 1895 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1__RNI65831[7] 1576 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[25] 1838 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedReqs_0_addr[1] 1636 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[7] 1761 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[0] 1379 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[6] 1347 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_16 1703 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_control_action 1829 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_254 1758 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[9] 1578 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_Z[0] 1492 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_am[12] 1784 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/un2__T_3052_RNI57E51[0] 1606 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNIEAOH[9] 1578 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[24] 1878 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[2] 1421 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_RNO[7] 1415 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[26] 1557 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_525_0_a2 1629 84
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[11] 1581 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_hartsel[6] 1421 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[16] 1562 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dcsr_cause[0] 1807 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2234 1688 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[15] 1378 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[1] 1391 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch_70_0 1850 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[11] 1617 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[11] 1625 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIN3BGA[26] 1617 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_23_RNO 1408 15
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[0] 1645 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1__RNI0V731[4] 1573 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[30] 1720 69
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_344 1554 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_25274_1_RNIGF411 1520 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[24] 1696 130
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/CLK_DIV[4] 1724 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_78 1607 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNI56KV[14] 1537 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[8] 1664 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[22] 1499 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_0_RNO[17] 1367 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[99] 1906 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246[3] 1878 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[15] 1798 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[4] 1382 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/_T_567_0_0 1800 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[20] 1890 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2130_0 1519 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[14] 1767 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[19] 1351 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81268_0_a2 1414 63
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[6] 1650 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[42] 1883 81
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[6] 1672 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[50] 1888 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[41] 1904 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[13] 1549 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[23] 1607 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[26] 1646 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[39] 1639 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248_RNO[8] 1498 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_RNO[1] 1450 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[12] 1613 145
set_location IO_0/UART_0/UART_0/uUART/make_RX/rcv_sm.rx_state19_NE_i_1 1822 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNI9AKS[5] 1591 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[11] 1766 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[14] 1689 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIKG0M[4] 1577 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[27] 1806 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[15] 1729 69
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[2] 1767 16
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[6] 1795 31
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_ns_i_o2_0[1] 1659 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_675_i 1414 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_122 1579 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[28] 1666 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[51] 1594 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[19] 1675 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_26 1677 51
set_location IO_0/UART_0/UART_0/uUART/make_RX/parity_err 1797 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[5] 1431 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[28] 1869 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_361_0_3 1530 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[1] 1380 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[19] 1666 43
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state[1] 1536 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_19_0[4] 1448 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[13] 1779 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[56] 1895 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[23] 1664 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3[4] 1841 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[12] 1637 132
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[4] 1711 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_224 1635 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[6] 1580 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[5] 1391 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_m2_0_a2_sx 1558 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[24] 1682 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[27] 1723 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[15] 1619 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[18] 1616 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[2] 1409 76
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_96 1497 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_size[0][1] 1546 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q 1362 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0_0[7] 1599 117
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_full_indicator.fifo_write5_1 1821 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIIFJO1[27] 1630 123
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/cfg_ssel[5] 1716 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[19] 1628 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[16] 1854 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_98 1589 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_736_7_2 1700 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[2] 1546 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[29] 1698 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_473[1] 1553 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[29] 1785 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[6] 1678 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[24] 1687 48
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HREADY_M_pre28_RNIC16H2 1701 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[8] 1721 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_a2_2[31] 1626 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1631_1_sqmuxa 1519 21
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_m3[3] 1565 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_ns_1[1] 1686 111
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1]_RNIGU6C[0] 1818 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[21] 1566 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[29] 1474 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[21] 1486 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_0 1361 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[18] 1645 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[11] 1618 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_516 1554 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_20 1426 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[5] 1499 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[21] 1871 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/ram_param[0][1] 1578 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[6] 1414 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[31] 1590 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIUN4S[1] 1683 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[3] 1413 76
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_1[0] 1723 21
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/rx_alldone 1715 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[18] 1728 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_31 1691 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[40] 1866 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[19] 1492 58
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[3] 1687 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_676_6[1] 1520 42
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req_RNIP7021 1660 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_RNIMOUS2 1561 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_396 1574 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2161_RNO 1682 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_0_RNIRDI26[29] 1431 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_0_RNI9KAK[0] 1455 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_15_RNO_0 1466 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_3 1357 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNI51IE[13] 1617 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_ctrl_csr[2] 1736 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[0] 1373 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_RNO[1] 1391 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[24] 1628 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[13] 1628 51
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_ns_0_0_0_a2_0[0] 1729 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/value_1 1532 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_RNO[5] 1396 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0[3] 1478 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[24] 1690 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[35] 1883 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_8 1844 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[26] 1876 105
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_189 1579 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[18] 1680 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[8] 1575 103
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_225 1595 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_103_mux_i 1533 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[21] 1725 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[1] 1547 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/cached_grant_wait_RNO 1574 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_29_rep1 1495 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[24] 1684 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[43] 1874 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[22] 1632 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_enq_ready 1499 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_62 1942 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2083_0_3 1521 30
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[4] 1709 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_wfi 1691 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_1_6_bm[0] 1710 117
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_3[1] 458 3
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCON/rx_fifo_read_2 1738 27
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns[13] 1680 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[6] 1633 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248_RNO[7] 1495 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_116 1786 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3552_cZ[15] 1698 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[31] 1728 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[25] 1722 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_2 1691 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/full 1528 28
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_sel.tx_4_iv_i 1775 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[28] 1674 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/ram_source[0]_Z[0] 1575 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1502[5] 1690 123
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_68 1493 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_48 1805 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1075_0_tz 1659 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[1] 1685 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[8] 1814 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[8] 1634 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[62] 1912 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[17] 1775 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNICUO21[17] 1663 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[28] 1697 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[25] 1785 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1314_ns[1] 1491 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951_5_ns[1] 1558 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[4] 1930 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[14] 1673 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[28] 1575 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1984 1656 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_268[0] 1529 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$_RNO[4] 1377 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_i_a5[1] 1534 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_42 1907 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[51] 1954 96
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count_16_0_iv[2] 462 6
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_par_calc.rx_parity_calc4 1802 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_22 1404 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2040 1509 30
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_wmux_0_RNIQ0IM[7] 1760 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_30_0_0_o2_0 1687 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[31] 1640 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[29] 1556 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_2[13] 1635 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_246 1774 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_0_rep1 1731 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[36] 1863 81
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg4_0_i 1809 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[6] 1590 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[10] 1815 114
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg[3] 1735 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_valid_i_o3 1621 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[11] 1721 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[9] 1602 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[1] 1921 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[23] 1402 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[24] 1874 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[4] 1539 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[11] 1427 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[33] 1904 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2991_18_i_0_o2 1527 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_69 1695 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/add 1653 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[14] 1546 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[24] 1535 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_a2 1451 54
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SDATASELInt_RNI60RG[7] 1700 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[7] 1440 60
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_145 1568 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_119 1786 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_14_i_m2[3] 1390 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[4] 1544 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[23] 1670 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_7617_64 1530 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[6] 1731 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[1] 1879 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNIPD4L[14] 1399 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[7] 1596 54
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[17] 1650 37
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[19] 1648 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic[18] 1662 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_5e_RNO 1467 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_4[8] 1384 33
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0[0] 1688 21
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[13] 1633 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[15] 1889 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[12] 1680 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1481[5] 1633 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[24] 1883 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3323_5 1524 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_3_5_0_0 1377 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[5] 1528 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[4] 1460 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[10] 1690 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/q 1423 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16[20] 1393 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2885[3] 1596 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_size[0][1] 1522 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[27] 1810 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1[10] 1814 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[6] 1405 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2[10] 1460 75
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[0] 1658 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI8SQ21[24] 1656 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[21] 1761 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_RNO[2] 1405 75
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[31] 1649 33
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.un5_PRDATA_o_2_0 1761 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_probe 1618 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_14_i_m2[4] 1388 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[21] 1705 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[8] 1595 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[30] 1732 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIUKKJ[27] 1574 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_RNO[29] 1808 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[3] 1761 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_23 1472 19
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST4/U0 1533 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_19 1797 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[41] 1530 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[0] 1572 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_control_x 1818 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[2] 1791 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[0] 1375 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[3] 1498 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1453 1615 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2[12] 1442 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[29] 1883 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[29] 1796 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[18] 1760 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_330_0_3_RNIBP0M 1516 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[6] 1678 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2885_0[1] 1586 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_93 1686 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_6[1] 1510 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[13] 1886 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1481[0] 1620 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[30] 1825 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[2] 1583 57
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_31 1579 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[19] 1663 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_1_sqmuxa_i 1779 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[17] 1652 57
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_pktend5 1695 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[29] 1390 31
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count_reg[0] 1657 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[30] 1676 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[25] 1551 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_2/reg_0/q 1428 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[10] 1402 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[5] 1579 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[17] 1683 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[5] 1793 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/io_in_0_d_valid 1518 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_a6_3 1700 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[25] 1875 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[2] 1682 52
set_location IO_0/UART_0/UART_0/uUART/make_TX/tx_byte[7] 1794 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[15] 1881 102
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg5_1 1706 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[23] 1833 97
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_175 1493 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[13] 1723 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[4] 1472 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[14] 1648 75
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[15] 1648 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q 1400 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNIR3G02[13] 1549 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[9] 1853 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[22] 1370 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_hsize_6[0] 1659 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[6] 1375 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[17] 1403 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_37[1] 1478 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_6[30] 1854 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][2] 1595 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[3] 1721 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[17] 1721 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q 1386 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[29] 1700 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_88_1_2_0_3 1499 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[27] 1707 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIQG1G5[10] 1641 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[8] 1769 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2266 1684 96
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[16] 1589 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/skipOpReg 1383 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_3_RNO[9] 1428 60
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_9 1678 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_416[71] 1526 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[1] 1457 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_RNI8JB13 1570 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_m3_0_a3_0_0 1455 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_5 1929 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[2] 1642 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[27] 1469 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[24] 1766 120
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/ram256x8_g5/INV_0 1812 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[1] 1674 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_478[3] 1664 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_2094_1_1 1379 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_hsize_6[1] 1546 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[2] 1486 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14[20] 1437 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_8[29] 1850 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_5_RNO 1351 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[12] 1771 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[27] 1635 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/io_deq_bits_size[1] 1558 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[25] 1644 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_mem_type[1] 1667 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_a2_0[31] 1566 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_33 1687 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[23] 1723 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_273 1763 84
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_2_RNO[4] 467 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2099 1641 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1806_1 1785 96
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_140 1579 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2204_NE_0 1685 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNI5C7Q[3] 1683 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7_i_m2_i_m3[4] 1463 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_115_1_2_3 1499 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_cmd_1[2] 1585 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[4] 1836 106
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg[4] 1698 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[4] 1695 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[8] 1564 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[43] 1810 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136[3] 1504 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[24] 1473 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/_GEN_21 1563 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7154_0_a2_0_RNIIN0V1 1423 60
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] 1785 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[7] 1567 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[8] 1599 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2157_2 1681 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[6] 1594 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[2] 1677 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[8] 1768 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[9] 1564 34
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA[7] 1709 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_am[4] 1589 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[11] 1687 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[3] 1753 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[22] 1879 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[7] 1415 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[87] 1933 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[25] 1617 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[1] 1717 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[19] 1615 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[28] 1473 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[9] 1380 78
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state[1] 1735 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_43 1770 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3014_param_ns_1[1] 1559 90
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[16] 1648 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[116] 1941 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[1] 1383 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[38] 1767 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[28] 1832 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_1032_i_o6 1623 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_bm[9] 1586 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIG4R21[28] 1597 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[29] 1551 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[20] 1863 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[57] 1792 136
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_lastbit_3 1718 6
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnext_1[1] 465 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_18_RNIN0B08 1413 63
set_location IO_0/UART_0/UART_0/uUART/make_RX/rcv_sm.rx_byte_2[7] 1813 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[13] 1426 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[98] 1914 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/un2__T_2895_1_RNIKFSC 1593 72
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_99 1591 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_26 1428 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_coh_state_5 1568 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNIH60D2 1522 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNITT8U[9] 1566 123
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHSIZE_RNI8TSVC[0] 1540 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[29] 1533 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[8] 1400 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[7] 1837 91
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[5] 1533 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_RNO_0 1590 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[5] 1592 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedReqs_0_typ[1] 1643 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_addr[10] 1588 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_replay 1666 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_2 1665 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_RNO[5] 1388 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[27] 1895 102
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clk_div_val_reg[0] 1717 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause_12_iv[3] 1830 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[21] 1886 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[7] 1494 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[12] 1599 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_RNO[1] 1410 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[21] 1570 28
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0[0] 1536 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_5_0_a2[21] 1434 63
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_170 1535 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[69] 1902 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_676[3] 1517 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_65_2 1694 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_294_1_0_o2_RNIEVCNB 1520 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[27] 1853 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7154_0_a2_0_RNI19398 1422 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_204 1635 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1322_1 1699 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[13] 1618 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[3] 1547 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[4] 1925 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[12] 1605 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[14] 1580 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[15] 1807 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][5] 1604 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_RNO[1] 1387 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[19] 1776 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[8] 1548 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[27] 1668 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[25] 1785 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[3] 1754 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[9] 1902 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_20_2_a2_0_a3_RNIQDUQ8 1426 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNI9UUT[14] 1606 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_bits_address[3] 1527 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/un1_haltedBitRegs_0_1_sqmuxa_or_0_a2_3_2 1449 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_18_RNIO1B08 1415 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[27] 1834 106
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST1/U0 1608 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[12] 1567 136
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_132 1688 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[9] 1700 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[14] 1893 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_lut_RNO[2] 1645 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[4] 1752 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2878[2] 1597 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[32] 1811 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[19] 1665 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIETQG1[13] 1639 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_3[28] 1498 15
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg[1] 1730 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[11] 1696 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[1] 1449 36
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_4_bm[3] 1706 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_326_or 1513 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[2] 1630 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_0_fast 1709 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[29] 1883 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_15_am_RNO_0 1639 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[28] 1554 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[4] 1455 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[54] 1796 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0__RNIPG4D[7] 1568 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_4 1667 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[32] 1577 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_1429_1_N_3L3 1617 90
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxp_lastframe_RNO 1714 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1398[3] 1555 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_RNIE38I2[4] 1365 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[6] 1619 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_29_0_a2_RNIR98PD 1414 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[7] 1501 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_23_0_sqmuxa_0_RNIHG79 1666 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[19] 1735 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[30] 1572 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_2330_10 1555 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[18] 1663 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/maybe_full 1521 85
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HREADY_M_pre28 1699 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_2[17] 1632 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[2] 1687 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[8] 1724 114
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST4/U0 1619 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[8] 1780 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[13] 1575 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_15_sqmuxa_0_a3_0_a2_0_RNIPGJR5 1429 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[0] 1874 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[29] 1635 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[27] 1731 102
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/GATEDHTRANS 1682 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[27] 1580 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[7] 1430 69
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state_ns_1_0_.m4_0_a2_0 1547 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_16_8_RNO[5] 1486 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0__RNI192D[0] 1556 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_opcode[2] 1614 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[17] 1681 127
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[14] 1638 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[7] 1394 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[58] 1909 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[17] 1845 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_valid 1620 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][3] 1659 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[2] 1507 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_179 1722 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_0[25] 1658 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[10] 1629 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_1_901 1586 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[2] 1926 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[20] 1807 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[28] 1801 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[22] 1784 117
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state[5] 1772 22
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HWDATA[0] 1664 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[50] 1897 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[21] 1560 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291[8] 1770 90
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[10] 1677 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[18] 1710 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m0_2_1_0 1672 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/xing/_T_37_0[0] 1467 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_slow_bypass 1664 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1323.ALTB[0] 1471 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[6] 1867 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][15] 1562 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[84] 1937 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[5] 1609 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0_1_1[5] 1735 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[27] 1677 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[4] 1341 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_1_RNO[1] 1480 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[29] 1752 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_ld_array_i_1[5] 1631 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][5] 1584 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[5] 1437 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[10] 1686 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_bm[7] 1725 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[27] 1808 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[1] 1665 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_30_RNO_0 1471 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_4[15] 1356 72
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[19] 1663 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[26] 1811 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3552_cZ[8] 1725 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[6] 1480 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5581 1366 42
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[6] 1807 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[19] 1622 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[19] 1774 117
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/latchahbcmd3_2_0 1545 123
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[7] 1526 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[21] 1838 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[6] 1585 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_11[2] 1484 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_1[23] 1396 54
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req_int_i_a2 1553 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][13] 1653 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[19] 1419 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[31] 1473 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[0] 1653 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5_1_RNO[18] 1442 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0[23] 1568 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142_RNI6PLH_0[6] 1499 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[23] 1680 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[2] 1408 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3103[37] 1601 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNIS2TK1[18] 1654 30
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[27] 1626 45
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_211 1523 15
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[31] 1701 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_11 1689 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[19] 1603 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_13 1671 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[20] 1682 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[15] 1786 72
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_bit_cnt_4[1] 1812 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[15] 1377 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNI3VHE[12] 1616 141
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sram_done 1656 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_165 1728 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[22] 1497 55
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitsel_RNO[2] 1716 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2083_2_3_RNIFCM91 1475 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_74308_i_i_a2 1425 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNI66JV[10] 1565 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[56] 1805 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_ns[6] 1755 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_31_am 1676 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_param[2] 1607 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117_RNO[5] 1733 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[16] 1610 42
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/rd_pointer_q[0] 1683 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[15] 1809 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_4[25] 1460 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_953 1576 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[23] 1737 72
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_129 1585 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[25] 1438 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_18_2_a2_0_a2_RNIFHC91 1392 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[6] 1378 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[13] 1852 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_39_5_0_0 1346 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_addr[3] 1562 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[8] 1755 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[4] 1559 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[1] 1509 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_a2[6] 1541 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[21] 1384 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_231 1728 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_control_tmatch[1] 1821 97
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_188 1456 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[18] 1706 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[7] 1567 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[30] 1548 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[8] 1785 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_131_m[4] 1684 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[3] 1717 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0[2] 1759 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[29] 1953 87
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/empty_out_RNI1LP3 1708 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_Z[16] 1831 106
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC2_stxp_dataerr 1715 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNI4G2C1[2] 1605 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[4] 1727 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7_i_m2_i_m3[1] 1441 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[7] 1452 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_4[26] 1449 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[30] 1839 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNI14Q61[5] 1639 33
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[9] 1546 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedReqs_0_typ[0] 1631 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1024_2 1832 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[16] 1626 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[29] 1639 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[1] 1613 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136[1] 1502 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12_RNO[24] 1417 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_RNO[5] 1412 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o2_RNIK91PP[5] 1509 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_1[20] 1386 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_609_0_RNIH6PNC_0 1533 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[24] 1392 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am_1[12] 1618 105
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state[1] 1665 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[20] 1637 43
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_86 1652 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[22] 1788 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[11] 1571 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[8] 1901 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_7[6] 1467 54
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[1] 1537 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_cpu_req_ready_3_1 1601 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/count_RNI62K5[1] 1652 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2985_1[1] 1618 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_19e 1465 18
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_3[6] 1723 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[5] 1737 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_opcode[2] 1387 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[1] 1753 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_RNO[2] 1415 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[8] 1356 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_1999_i 1615 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNIJ5CT4 1522 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/advance_pstore1 1595 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_lsb_1[0] 1705 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[13] 1726 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[16] 1715 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[25] 1877 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[15] 1867 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_60 1763 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[11] 1621 43
set_location IO_0/UART_0/UART_0/controlReg1[4] 1781 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1504_1_3 1592 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_RNO[1] 1425 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[26] 1523 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7[26] 1628 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_5_sqmuxa_i_i_a2 1471 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[2] 1707 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_24 1425 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_RNO[4] 1413 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2027_r 1651 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[25] 1628 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[7] 1789 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_extra[0][2] 1545 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_12[1] 1511 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[30] 1654 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[7] 1398 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/releaseRejected 1533 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[2] 1558 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[3] 1409 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[13] 1623 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[7] 1680 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_0[17] 1366 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[6] 1738 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1398[7] 1559 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_m1_0_a2_1 1383 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[19] 1770 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[63] 1810 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_248 1692 46
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[13] 1640 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[26] 1402 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[7] 1627 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_161 1654 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[9] 1588 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[9] 1513 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1652_0 1664 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_13[16] 1377 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_18_5_0_0 1394 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7_i_m2_i_m3[3] 1473 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[14] 1595 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[6] 1767 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[20] 1785 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/_T_21_0_a2 1686 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[12] 1424 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[3] 1709 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[22] 1762 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_627_0_RNO[36] 1559 114
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[16] 1655 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[27] 1791 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[2] 1623 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_676[1] 1520 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[3] 1848 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[7] 1635 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[123] 1912 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037[6] 1698 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[4] 1575 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[13] 1622 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[14] 1735 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[13] 1710 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[48] 1885 111
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/resetn_rx_s 1716 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[26] 1820 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5_bm[1] 1547 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[21] 1798 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/io_deq_bits_size[0] 1577 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/inWriteback_i_a2_RNIJMJB 1533 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_6 1677 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[29] 1778 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[26] 1708 72
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_253 1505 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_RNIGN243[15] 1671 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[21] 1661 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[15] 1560 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[10] 1729 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[10] 1720 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[8] 1767 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7_i_m2_i_m3[2] 1498 69
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw[3] 1704 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[1] 1833 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[0] 1406 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[12] 1721 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_source[0] 1537 112
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_351 1567 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_1e_RNO_0 1579 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_o2_RNIA6NI6[10] 1419 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[7] 1375 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/io_in_0_d_valid_ns 1513 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[25] 1874 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNIJKOM[30] 1564 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[15] 1627 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[18] 1646 138
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[13] 1542 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[0] 1587 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[17] 1707 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1531_1_u_1_1 1685 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[10] 1767 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[14] 1729 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[23] 1582 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_1_tz 1363 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[11] 1769 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[9] 1382 34
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][7] 1752 25
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[5] 1543 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[24] 1651 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_RNI16IK 1371 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[6] 1350 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_size[0][2] 1517 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[29] 1662 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_validc_2 1664 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_56 1695 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_size_Z[0] 1524 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[53] 1609 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_Z[22] 1867 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[16] 1697 129
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[9] 1570 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[21] 1608 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNIJ9Q91[30] 1550 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_612_1 1557 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_done 1734 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[28] 1861 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1144 1687 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[25] 1658 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[22] 1586 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[46] 1879 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1979[0] 1516 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[15] 1777 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037_7[1] 1692 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[17] 1665 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[28] 1642 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_10_RNO 1355 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2083_2_3_RNICLVC1 1506 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[3] 1464 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[28] 1722 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[25] 1588 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[5] 1443 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_xcpt_ae_inst 1758 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_942_1 1691 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[30] 1671 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.awe0 1694 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST1/U0 1607 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_1 1655 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7_i_m2_i_m3[5] 1482 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_361_1_RNI2P423 1534 96
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnext 453 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2051 1676 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_source[0] 1566 27
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].APB_32.edge_neg_RNO[1] 1772 24
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/endofshift 477 7
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_263 1669 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951_5_bm[2] 1557 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_0[8] 1390 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_cmd[1] 1640 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[20] 1917 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_12[7] 1867 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i[28] 1485 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7_i_m2_i_m3[2] 1457 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/killm_common 1647 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_5_RNILTVK01[6] 1462 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[18] 1666 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_opcode[2] 1565 28
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[3] 1792 28
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[13] 1610 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIC1NN[2] 1546 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_m3_0_a3_0_tz 1499 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_address[0] 1656 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.awe0 1603 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[13] 1638 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[24] 1877 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[25] 1605 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[29] 1850 97
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[7] 1550 132
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_216 1483 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_11[9] 1425 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[3] 1685 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3552_cZ[13] 1701 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[27] 1600 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[15] 1699 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address_Z[4] 1532 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[15] 1607 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[15] 1734 70
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[31] 1635 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_1_sqmuxa_0_a2 1431 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_19_RNILDOB 1482 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_609_0_RNIB1LPD 1516 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189__T_1189_0_1_RNO 1697 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_sink_ram_sink_ram0_[1] 1608 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_0[14] 1401 69
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_cZ[0] 1618 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0_0[5] 1611 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_678[2] 1533 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_12_sqmuxa_0_a3_0_a2 1462 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[3] 1404 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_18_RNIP2B08 1406 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q 1422 28
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[6] 1710 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[13] 1623 127
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[9] 1686 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_228_RNO[0] 1541 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[10] 1565 61
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_26 1558 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_71[6] 1509 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[4] 1589 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/blockProbeAfterGrantCount[1] 1581 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117_RNO[7] 1737 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[15] 1828 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[14] 1711 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[6] 1413 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[26] 1573 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_24 1918 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/tag_array_0_tag_rdata_addr_pipe_0_0[6] 1771 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[0] 1579 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[96] 1909 96
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[5] 1616 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_frames[0] 1700 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/req_tag[4] 1664 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[114] 1941 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[30] 1720 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[26] 1739 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNO 1585 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_248 1548 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1359.ALTB[0] 1461 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[26] 1771 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[33] 1713 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1459_ns[0] 1477 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[4] 1690 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_0_sqmuxa_5_i 1479 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_m5_i_a0_4 1508 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[7] 1417 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[12] 1641 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_9e_RNO 1454 18
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req_d1 1544 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNIH54L[10] 1502 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[24] 1401 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[30] 1635 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[13] 1546 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_6_tz_1 1686 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_24 1389 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[2] 1687 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][23] 1480 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_2/reg_0/q 1404 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_RNO[8] 1366 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[19] 1710 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[22] 1448 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_o2_RNIFLI6A[6] 1438 57
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_102 1566 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/clr_rxfifo_5 1706 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_64 1773 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[5] 1584 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_71 1702 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_hartsel[8] 1418 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[15] 1617 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[2] 1424 43
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_0_iv_0 1557 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNO[4] 1427 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1727 1762 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_Z[0] 1447 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[7] 1601 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_47 1695 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_2e 1507 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_cause[2] 1763 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[24] 1866 111
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_d_0_sqmuxa_0_a2 1687 18
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/data_rx_q1 1731 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[6] 1705 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[26] 1711 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[27] 1791 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_8_RNO 1345 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[23] 1807 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[5] 1736 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[30] 1583 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_3[16] 1641 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_m3_0_a3_9 1439 33
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/masterAddrClockEnable_1 1666 24
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/N_80_i_i_o2 1721 9
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[27] 1597 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_1/reg_0/q 1429 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[2] 1788 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_Z[1] 1493 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_1[10] 1478 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[51] 1613 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_address_Z[11] 1532 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_mem_0_a_bits_opcode_0_0[2] 1559 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[28] 1399 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[7] 1718 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[16] 1614 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_valid 1632 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushing_8 1586 90
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[22] 1609 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][12] 1607 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3103[38] 1603 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_mem_0_a_bits_mask_f1[3] 1575 81
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[28] 1547 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_m5_i_a0_2 1507 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[18] 1389 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[23] 1376 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/tag_array_0_tag_rdata_addr_pipe_0_0[1] 1729 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1[9] 1761 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[13] 1904 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[20] 1490 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[24] 1569 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[22] 1625 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[20] 1656 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_88 1943 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o3_RNIE6ON6_0[28] 1405 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_flush_pipe 1711 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[26] 1628 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[31] 1872 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[26] 1642 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNINR3N[22] 1591 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[18] 1520 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause_RNO[4] 1810 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[5] 1452 31
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_Z[0] 1538 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_14_RNIGDOB 1471 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[26] 1819 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[3] 1386 43
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/CLK_DIV[5] 1721 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[17] 1679 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[6] 1629 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_RNO[15] 1365 72
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[1] 1683 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[29] 1724 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[50] 1568 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[12] 1555 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[123] 1918 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[1] 1386 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[18] 1879 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_1[22] 1631 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[11] 1616 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[4] 1464 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91_RNIHIP43 1641 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[10] 1508 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[13] 1549 58
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_shift[6] 1820 28
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_3[4] 1721 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_RNO[4] 1472 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291[1] 1726 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1322 1690 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIT14N[25] 1584 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_cnt_i_0[4] 1739 78
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[5] 1653 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[30] 1718 75
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state6 440 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[22] 1865 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12_RNO[13] 1425 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_RNO[11] 1402 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause[4] 1810 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5_ns[2] 1532 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_609_0_RNIH0B1C 1539 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[3] 1686 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[14] 1583 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/s2_miss 1755 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIGPTR[13] 1544 96
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[7] 1665 31
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state_ns_1_0_.m18 1806 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[16] 1731 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[22] 1663 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_control_tmatch[0] 1816 100
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state[4] 461 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[13] 1904 112
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[18] 1651 31
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/rd_pointer_q[1] 1685 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[22] 1862 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[17] 1591 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[4] 1432 78
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[18] 1631 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[13] 1439 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2081_1 1637 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[60] 1557 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][1] 1575 70
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/UCLKMUX1/clkout 1720 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[50] 1897 112
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns[9] 1539 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIICGO1[18] 1664 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[11] 1615 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[0] 1369 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_address[4] 1663 45
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_cZ[0] 1564 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[23] 1800 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[81] 1940 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[25] 1717 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_3273 1605 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[29] 1413 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[2] 1875 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state[5] 1733 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[21] 1785 72
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_41 1448 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[38] 1552 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr[2] 1607 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_28 1489 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[29] 1643 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[29] 1712 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[5] 1588 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[7] 1840 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1905 1665 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[4] 1426 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/maybe_full 1541 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[24] 1883 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[2] 1451 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[30] 1880 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNI3RBJ1[16] 1630 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0[6] 1616 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_Z[14] 1836 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[12] 1345 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_131_1_CO1 1538 111
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST3/U0 1595 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[14] 1653 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_13[25] 1459 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_55 1688 132
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_94 1593 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/_T_25_0 1609 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[18] 1755 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[16] 1732 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_in_0_d_valid_1_0 1550 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[23] 1838 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_35_iv[0] 1545 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_18_0_a2[30] 1404 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_hit_way 1556 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNIJ96L[20] 1491 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[21] 1892 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[110] 1931 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/block_probe 1582 87
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST1/U0 1594 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_19_5_0_a3_2 1401 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/N_2652_i 1386 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[31] 1653 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2161_RNO_11 1676 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0_0[1] 1604 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[14] 1693 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[0] 1417 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[25] 1448 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[10] 1589 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[5] 1434 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[13] 1773 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1469[3] 1604 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/un2__T_3052[0] 1607 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_13[2] 1474 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640[1] 1531 73
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state_ns_1_0_.m14 1810 24
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a2 1795 21
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_bm[6] 1727 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2206_NE_0 1671 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[80] 1934 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[4] 1705 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_59[1] 1468 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[1] 1725 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2149_3 1665 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1368_am[1] 1498 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[3] 1484 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[16] 1770 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_2_d_bits_size[0] 1529 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[18] 1562 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[9] 1671 31
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SADDRSEL_RNIL4QN[6] 1673 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_361_0 1524 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_4[2] 1483 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2100 1640 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0_1[31] 1885 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[2] 1534 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[11] 1826 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_RNIKQ753[8] 1701 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNIRP901[6] 1559 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_bits_address[4] 1533 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[31] 1627 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_o2_RNISLKP9[6] 1437 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_8 1647 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Queue_3/ram_param[0][0] 1518 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_26 1388 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_32 1387 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_5_RNO[25] 1427 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[32] 1901 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_250[1] 1546 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[4] 1442 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_in_0_a_ready_ns 1533 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[12] 1783 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2161_RNO_14 1679 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_op[0] 1377 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/qe 1369 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[9] 1848 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_33_5_0_0_0 1376 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[67] 1536 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_23 1663 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[82] 1939 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[18] 1715 102
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv_0[2] 1701 6
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState[0] 1706 28
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_datadelay[1] 1701 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[41] 1856 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[1] 1702 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIIVS91[4] 1581 126
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC2_stxp_strobetx 1705 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[3] 1691 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3267_1_i_m2[0] 1567 90
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[7] 1772 16
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_RNO[15] 1648 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[8] 1638 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_source[0] 1610 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[22] 1481 27
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/duttms 476 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[89] 1901 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[11] 1862 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[11] 1779 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1__RNI87831[8] 1590 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_26 1489 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNI17U93 1519 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_627[35] 1539 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2141_1 1664 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[17] 1611 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_size[0][1] 1523 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_33[2] 1660 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel[2] 1410 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[0] 1412 70
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_strobetx5 1715 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_93 1545 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[19] 1772 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_2/value_1 1600 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[39] 1543 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[13] 1671 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[29] 1730 135
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_29 1437 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_2[12] 1476 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][11] 1622 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[3] 1390 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[7] 1766 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[37] 1936 85
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count[0] 1660 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[14] 1784 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[12] 1816 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[29] 1396 30
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_bm[4] 1726 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_266[2] 1524 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIHIKS[9] 1584 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[49] 1950 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[55] 1615 84
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/latchahbcmd3 1672 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[2] 1633 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[17] 1668 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[23] 1372 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[26] 1447 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[27] 1651 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_627_0[36] 1539 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[37] 1644 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[7] 1711 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[33] 1878 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[27] 1736 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[28] 1472 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/tag_array_0_tag_rdata_addr_pipe_0_0[4] 1773 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2200 1698 96
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_i_o2[1] 1783 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_28 1402 16
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_192 1555 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[57] 1914 108
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_334 1427 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_xcpt_ae_inst 1755 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_alu_fn[2] 1671 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_16_6[5] 1444 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[29] 1557 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_131_m[3] 1685 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[22] 1400 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[0] 1708 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[20] 1661 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_71_RNIV5CD1[2] 1501 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[23] 1693 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[15] 1739 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/_T_27 1529 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[0] 1774 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/un1_reg_mstatus_mpp_0_sqmuxa_1_RNIJOVV[0] 1831 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1287.ALTB[0] 1509 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIL0M92[29] 1601 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[15] 1605 115
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/empty_3 1773 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/replay_wb_common_a0_0 1643 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_26 1417 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[27] 1690 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[31] 1701 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[31] 1383 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[10] 1757 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[25] 1785 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[19] 1776 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1028_1 1830 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[2] 1498 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIGPAV[18] 1701 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_19_5[4] 1455 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[17] 1539 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_62588_0_a2 1422 72
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA[6] 1737 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_data[22] 1629 36
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_checkorun_0_sqmuxa 1706 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/_T_567_0_a2_1_3_4 1808 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[9] 1653 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[28] 1641 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114_0[38] 1617 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[9] 1730 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/N_2650_i 1381 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[25] 1659 117
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_pktsel 1719 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[20] 1654 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_opcode.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram1_[0] 1555 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248[2] 1490 85
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_bm[7] 1737 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[2] 1482 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_GEN_198_cnst_i_a3[0] 1557 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[7] 1473 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_3[17] 1364 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/maybe_full_RNO 1599 63
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_shift_11[3] 1801 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1_RNO[9] 1652 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q 1382 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_sn_m7_e 1587 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_debug 1827 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_0 1433 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[15] 1621 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1305_0_a2_1_RNIKG1T 1596 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[59] 1924 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][2] 1599 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[5] 1616 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_246_4_u 1549 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[15] 1615 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[18] 1662 63
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[30] 1537 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[21] 1719 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[19] 1602 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[25] 1594 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[29] 1576 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[28] 1559 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[21] 1774 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0_0[6] 1770 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[11] 1595 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[18] 1655 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[12] 1701 132
set_location IO_0/UART_0/UART_0/uUART/make_TX/tx_byte[4] 1793 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[4] 1788 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248[9] 1489 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[86] 1941 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[8] 1759 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_4 1470 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/_T_59_i_a2 1358 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[23] 1674 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[19] 1600 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[23] 1371 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_RNO[3] 1449 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[29] 1950 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1240_3_0 1801 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[6] 1497 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/q_RNO 1384 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7098_0_a2_1_a2_0_RNIUH0M7 1435 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1811_1 1824 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/wr_pointer_q[1] 1734 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3044_5 1696 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIU6CT9[26] 1616 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_0[4] 1524 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_64_7 1708 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[13] 1607 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_RNI95TPO[0] 1500 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[91] 1904 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[31] 1561 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1[8] 1778 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[21] 1396 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[5] 1435 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_16_8_RNO_0[5] 1484 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_131_m[1] 1673 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[18] 1389 45
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[0] 1789 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[7] 1855 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_15_ns 1631 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_36 1952 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[22] 1729 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_24 1490 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[21] 1673 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2202_2 1713 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[27] 1809 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a2_6 1702 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_627_RNO[37] 1545 99
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_shift[8] 1815 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[5] 1627 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[2] 1560 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[15] 1621 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/_GEN_61_i_o3_0_RNI7L9M1 1387 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_23 1557 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246[2] 1880 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/io_out_0_a_valid 1622 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[24] 1632 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_188_1 1812 87
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o_2_1_1[3] 1777 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_load_use 1695 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2037 1667 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[28] 1659 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[16] 1947 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[23] 1687 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_4[15] 1474 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1320_am[0] 1497 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_RNO[6] 1405 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[5] 1504 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_416[70] 1545 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[31] 1563 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[0] 1428 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][16] 1611 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[26] 1459 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[106] 1919 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[18] 1737 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_a2_1[5] 1615 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNITCRG1[18] 1628 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[6] 1420 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[13] 1714 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[1] 1577 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[54] 1905 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[7] 1719 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[1] 1592 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[25] 1658 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[6] 1592 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[31] 1669 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[1] 1457 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[5] 1774 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[27] 1623 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_2083_i 1630 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[28] 1711 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv[16] 1401 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/s2_valid_miss_sx 1639 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c[15] 1393 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[27] 1562 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[27] 1779 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_am[3] 1719 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[8] 1812 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2145_0_RNO_12 1666 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[24] 1614 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[5] 1609 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[22] 1667 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[107] 1927 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[5] 1406 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[3] 1695 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_m1_0_a2 1390 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[22] 1857 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_sn_m8_RNIR4S12 1592 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[8] 1723 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[6] 1462 61
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv[3] 1700 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037[3] 1703 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[7] 1378 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_m7_4_2 1649 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[34] 1897 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[19] 1703 114
set_location IO_0/UART_0/UART_0/uUART/rx_byte_in_1[1] 1781 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_RNO[0] 1376 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_720_i 1409 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1064 1846 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.awe1 1527 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/io_deq_bits_source[1] 1524 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[13] 1738 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_163_RNIPG4H 1626 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[0] 1493 72
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_4[1] 452 3
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[4] 1769 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[31] 1725 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_471_6[3] 1554 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_bm[2] 1756 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1335.ALTB[0] 1460 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[70] 1558 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[29] 1396 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[11] 1439 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[16] 1630 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[7] 1866 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c[6] 1509 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[5] 1937 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[5] 1635 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_10[2] 1487 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[8] 1689 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[2] 1725 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[27] 1820 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_471[0] 1551 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNI33MO1[31] 1646 126
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_stxs_datareg_3_sqmuxa 1707 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mie_135_0 1845 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[25] 1596 63
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un7_countnext_c5_a0 461 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[52] 1908 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIEIPM[18] 1567 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_248_RNIA292 1548 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[26] 1806 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[6] 1379 49
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[20] 1648 33
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[0] 1535 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI06RM[20] 1554 75
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_27[2] 1733 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1[4] 1761 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[2] 1840 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][7] 1635 64
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST2/U0 1617 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_Z[16] 1830 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[10] 1568 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_973_1 1690 87
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST3/U0 1492 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/_T_567_0_a2_0 1801 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI8FPJ[2] 1553 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[12] 1713 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_24 1528 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[20] 1622 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_28_RNO 1489 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/wb_cause_cZ[0] 1675 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[18] 1552 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[11] 1614 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_i_o2_0[3] 1666 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[15] 1371 79
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un1_state_1_sqmuxa_2_0 439 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[3] 1393 49
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST1/U0 1594 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_858_2 1678 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[27] 1701 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316[9] 1533 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[13] 1629 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[4] 1788 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[31] 1856 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[12] 1669 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_RNO[3] 1502 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[18] 1685 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[13] 1674 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_627_RNO_0[36] 1550 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[19] 1589 136
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/clr_txfifo 1704 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[97] 1897 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[16] 1871 84
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_count_RNO[0] 1804 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_169_0_sqmuxa 1665 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[3] 1403 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_473_RNO[1] 1553 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[10] 1705 126
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST2/U0 1585 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[1] 1610 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[26] 1647 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0_0[0] 1737 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1__RNI43831[6] 1650 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[22] 1384 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address_Z[6] 1558 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_error_0.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram0_[0] 1574 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[18] 1388 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[7] 1588 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134[9] 1645 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[5] 1693 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_addr[4] 1354 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[29] 1627 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[18] 1373 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[8] 1671 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/_T_27_0 1525 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_85 1943 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[12] 1904 109
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[35] 1668 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[9] 1561 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[3] 1689 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[29] 1588 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_64_8 1692 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1624_2 1576 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel[4] 1406 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[23] 1731 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[1] 1450 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[0] 1674 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_3_v[2] 1810 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[28] 1702 49
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg_Z[4] 1782 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[4] 1418 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[10] 1919 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[30] 1708 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[28] 1459 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[20] 1582 100
set_location IO_0/UART_0/UART_0/uUART/tx_hold_reg[0] 1786 22
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv_0[3] 1699 6
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_checkorun 1713 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[27] 1449 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[24] 1821 82
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_bit_cnt_4[2] 1820 21
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/sticky_10_iv_i[0] 1709 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/killm_common_1 1665 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[15] 1733 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_738 1701 84
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_135 1500 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_50 1689 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[2] 1455 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[19] 1596 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_870_i 1356 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[22] 1796 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1571 1666 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_0_RNO 1416 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[6] 1379 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[101] 1903 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mstatus_mie_11_iv 1858 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[10] 1708 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[1] 1496 72
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHWRITE 1570 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[28] 1754 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[18] 1799 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_98 1941 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[27] 1581 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_data[30] 1626 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_75 1496 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[13] 1682 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[20] 1662 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2985_1[0] 1616 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2103 1642 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_last_7 1682 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[117] 1935 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[2] 1754 79
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_0_0 1763 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[27] 1879 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[4] 1505 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[6] 1642 33
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_shift[2] 1805 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_112_RNICONT1 1685 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[7] 1574 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[4] 1872 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_GEN_188_2_sqmuxa_0 1532 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_ld_array_i_o2[5] 1618 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[15] 1730 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[38] 1586 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3[3] 1838 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_4[11] 1623 78
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_37 1569 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[30] 1663 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[3] 1436 31
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0] 1782 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_11 1353 43
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg_5_1_171_a2 1739 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[10] 1686 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_29_0_a2_RNIP78PD 1427 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_322[1] 1529 18
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_0_iv_0_a4_0_0 1552 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/d_last 1685 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[19] 1369 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[21] 1537 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_4[12] 1832 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_19_1_sqmuxa_i_a2_5 1399 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037_7[4] 1692 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[22] 1711 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_16 1908 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_609_0_RNIH6PNC_1 1541 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_opcode_1_0[0] 1555 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_6_RNO 1392 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[13] 1674 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[16] 1388 63
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt[0] 1726 7
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][7] 1753 25
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[4] 1805 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_mask[0][1] 1570 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[24] 1446 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_ctrl_csr[0] 1712 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[18] 1666 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[19] 1648 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[14] 1609 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[5] 1527 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[6] 1496 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[15] 1636 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[6] 1901 111
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_357 1666 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[10] 1588 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIPP3K[5] 1491 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/m0_2_03_0_0 1629 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[14] 1909 78
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state89 451 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_1[22] 1401 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[19] 1887 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_80 1906 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address_Z[2] 1527 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[26] 1686 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[27] 1590 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[15] 1698 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_10 1465 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_23_0_sqmuxa_0_RNIHG79_0 1666 36
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[1] 1686 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_opcode[0]_RNI5TOA1[0] 1520 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][7] 1603 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[23] 1692 43
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_tick 1725 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_GEN_22 1698 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_1 1737 76
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/GATEDHWRITE 1685 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_cnt_i_o2[3] 1705 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[3] 1562 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134[11] 1655 75
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2]_RNIKQUO[0] 1819 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o3_RNIE6ON6[28] 1410 63
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d5 1674 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a3[83] 1891 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/ram_source[0]_Z[1] 1578 76
set_location IO_0/UART_0/UART_0/iPRDATA_Z[2] 1783 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[26] 1733 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[11] 1723 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[125] 1925 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[20] 1696 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[29] 1676 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[7] 1688 63
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[6] 1707 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[3] 1844 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[24] 1557 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNI1VJE[20] 1622 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_validc_0 1661 96
set_location IO_0/UART_0/UART_0/uUART/fifo_write_tx_RNITPSI 1784 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[7] 1663 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[4] 1479 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1518_1[0] 1686 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[17] 1813 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_RNO[6] 1375 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[26] 1649 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[4] 1732 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend_sync_0/reg_0/q 1365 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[20] 1689 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[3] 1890 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170_0[25] 1664 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825_7_am[2] 1595 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[28] 1630 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[12] 1619 144
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_130 1491 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[5] 1935 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_21_rep1 1489 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[6] 1865 90
set_location IO_0/UART_0/UART_0/uUART/tx_hold_reg[2] 1781 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[17] 1628 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[98] 1911 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[9] 1820 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[29] 1588 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/replay_ex_a0_4_1 1657 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_0_d_bits_size[2] 1532 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNINN3K[4] 1510 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[22] 1706 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[1] 1381 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[20] 1661 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[48] 1949 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[0] 1452 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[6] 1767 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[24] 1698 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_bm[8] 1768 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2276 1663 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2161_RNO_13 1678 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/insn_call 1762 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[23] 1889 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_275_12_i_0 1357 48
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sram_ren_0_sqmuxa_0_a2_0_a2 1543 129
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HWRITE_d 1661 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_15328 1521 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[23] 1803 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][12] 1618 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_control_action 1817 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[12] 1873 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNI0SNH[2] 1544 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[13] 1502 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[31] 1793 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNIMBB41[1] 1437 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[25] 1559 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_1[11] 1418 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[16] 1613 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[28] 1553 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_cnt_i_o2[1] 1653 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[21] 1783 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2161_RNO_15 1675 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[17] 1817 90
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_84 1602 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_1_RNO_10[1] 1482 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[113] 1932 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[21] 1490 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_ns[11] 1765 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmiXbar/io_in_0_d_valid_0 1383 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[23] 1729 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNI3OUT[11] 1591 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_a2[5] 1556 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNII6R21[29] 1579 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[2] 1926 82
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/PREGATEDHADDR_1[28] 1544 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_i_a4_1[2] 1659 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqValidReg_RNO 1389 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[21] 1439 54
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_304 1494 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param[0][1] 1515 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIH8BJ1[10] 1613 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0_a4_1[6] 1636 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un2__T_2106_1 1674 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][14] 1610 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_1[30] 1406 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[7] 1705 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[23] 1848 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_2_RNO_2 1625 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNO[6] 1426 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[1] 1813 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/q 1405 19
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count_16_0_iv[0] 457 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[1] 1791 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[23] 1786 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1404 1702 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_7 1685 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[91] 1906 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[6] 1595 79
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/masterDataInProg[0] 1536 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[25] 1470 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[3] 1612 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[22] 1898 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[31] 1798 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_26_5_0_0_0 1393 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_705_i 1415 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[4] 1460 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_mask[3] 1578 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_0[15] 1559 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[27] 1820 106
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][6] 1752 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_flush_validc_2 1596 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_1_sqmuxa 1678 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[11] 1928 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_13_RNO 1346 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushing_0_sqmuxa 1597 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_858 1669 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[9] 1739 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[25] 1657 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_address[7] 1358 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[3] 1644 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[14] 1619 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[16] 1365 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_11 1471 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[69] 1896 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_bm[3] 1702 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[8] 1715 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_1_1[5] 1683 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/un1__T_125 1657 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[6] 1615 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3341_0_RNIDI5U2 1594 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_136_0_sqmuxa_i_o2_RNIFRNI 1849 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[9] 1864 100
set_location IO_0/UART_0/UART_0/NxtPrdata_2[3] 1778 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[4] 1706 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0_a4_0_0[6] 1639 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[28] 1954 88
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_u_0 1544 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1553[2] 1578 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5[6] 1616 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[8] 1490 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][6] 1594 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNIOG1B[30] 1716 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[0] 1844 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[25] 1684 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2083_2_3_RNI6N8VT_0 1469 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNIG7IE1[6] 1650 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_303 1533 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[16] 1488 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7_i_m2_i_m3[3] 1477 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[18] 1878 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[0] 1472 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_opcode[0]_RNIAA5L[0] 1518 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[7] 1375 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[113] 1932 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[16] 1774 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[21] 1636 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_in_0_d_valid_3 1554 105
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[5] 1683 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[6] 1771 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_RNO[3] 1404 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[2] 1686 52
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST2/U0 1538 24
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg_Z[1] 1781 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[3] 1386 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1398[2] 1554 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[19] 1855 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3016_0_3 1591 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/_T_567_0_a2_1_3_5 1835 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[20] 1636 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_opcode[0][0] 1586 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_6_0_2 1696 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_67 1721 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_opcode[2] 1540 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_6 1392 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a3[115] 1890 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[10] 1595 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[23] 1826 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[29] 1576 136
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_lastbit 1718 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[58] 1796 127
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[14] 1525 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[26] 1864 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[11] 1887 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][8] 1646 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[6] 1775 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/io_deq_bits_opcode_i_m2[2] 1525 78
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_ns[1] 1725 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_1427_d_N_3L3_RNO 1642 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1948 1661 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[16] 1618 127
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[36] 1626 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[8] 1731 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI605S[5] 1679 63
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/wr_pointer_q[4] 1732 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[3] 1395 48
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST3/U0 1592 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[42] 1567 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_size[1] 1541 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[3] 1541 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[38] 1896 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[13] 1776 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_1_1[7] 1823 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[6] 1458 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_0[10] 1401 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[28] 1808 75
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[4] 1780 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_RNO[0] 1411 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[3] 1470 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[7] 1375 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[9] 1414 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/s1_valid_not_nacked 1614 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[5] 1818 96
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_ns[3] 1731 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[31] 1663 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_12 1380 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIKBBJ1[11] 1612 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am[18] 1700 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[20] 1614 126
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clk_div_val_reg[1] 1720 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_3_5_0_0_0 1372 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_3_v[3] 1822 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[27] 1834 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[17] 1837 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_21 1483 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[32] 1663 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][26] 1495 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[7] 1397 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv_0_cZ[2] 1508 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/s2_valid_miss_x 1641 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_1_sqmuxa_i 1716 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[29] 1713 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_358_RNIP07N 1506 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[14] 1674 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_11_rep1 1508 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_2[25] 1654 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2897[2] 1598 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_12_RNO[2] 1450 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[4] 1433 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[15] 1560 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_6 1423 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_RNO 1382 27
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state_ns_i_a2[3] 1782 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[10] 1595 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[12] 1786 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3330 1599 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[18] 1661 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_first 1682 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[66] 1930 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[0] 1706 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[7] 1427 33
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_bit_sel_RNO[1] 1784 18
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_1 1507 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1494_u_1_0 1695 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[11] 1690 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_21 1409 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNIHKMV[29] 1527 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[16] 1785 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[26] 1734 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNID41U[25] 1616 48
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][7] 1754 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[24] 1646 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[5] 1448 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_RNO[3] 1402 48
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST2/U0 1545 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_xcpt_ae_inst_4 1762 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[8] 1613 57
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitsel[1] 1723 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_29_RNO 1380 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3552_cZ[9] 1762 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[31] 1736 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[3] 1689 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[2] 1495 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[1] 1564 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_jal 1687 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[12] 1826 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[22] 1786 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[5] 1469 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag[3] 1628 94
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_340 1669 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_full_RNIHMCN 1688 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_823_1[1] 1510 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[3] 1404 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[7] 1684 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[3] 1726 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_7 1677 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_1_RNO_1 1642 114
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_24 1413 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[31] 1949 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[2] 1413 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117[1] 1732 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[28] 1802 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[11] 1783 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_address[1] 1665 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIBKM71[0] 1560 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][17] 1629 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[54] 1854 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[18] 1571 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[28] 1491 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_488[1] 1619 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[6] 1423 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_Z[23] 1844 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[24] 1818 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[20] 1580 34
set_location IO_0/UART_0/UART_0/controlReg2[6] 1773 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_138_N_2L1 1554 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[2] 1517 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_a5_3[0] 1558 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNO 1563 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/pending_interrupts[11] 1830 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_12 1474 10
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_39[3] 1704 18
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[16] 1709 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[30] 1873 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[4] 1463 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_4[7] 1620 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12_RNO[23] 1412 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[18] 1402 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[9] 1625 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[27] 1574 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2107_1 1523 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15[7] 1487 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[29] 1858 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[3] 1873 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[36] 1867 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q_RNITPUN4 1415 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIE2IJ[10] 1590 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[20] 1372 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[16] 1714 46
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/pauselow 475 7
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[3] 1706 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control2[6] 1720 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[4] 1547 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[29] 1807 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[2] 1395 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_GEN_204_0_a2_2[0] 1539 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNICLTR[11] 1573 81
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREGATEDHADDR_1[30] 1688 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[6] 1733 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state[4] 1539 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[8] 1707 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_12 1676 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_2095_i 1630 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[17] 1597 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[23] 1809 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1322 1699 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[20] 1861 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_3[8] 1649 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[7] 1672 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_1_1[12] 1721 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNIT6QG1 1552 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[35] 1877 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2083_0 1520 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[18] 1654 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_525_1.CO1_m3 1631 72
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_11 1585 42
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[7] 1676 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[21] 1387 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[55] 1625 42
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_105 1475 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[28] 1853 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m16_bm 1553 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[82] 1943 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_508 1552 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_3[12] 1626 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[12] 1777 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[29] 1850 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[26] 1676 46
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHSIZE[0] 1545 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[17] 1761 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[6] 1593 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[13] 1673 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_bm[10] 1588 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_misa[12] 1792 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[12] 1374 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/un1_misaligned_0 1618 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[9] 1512 57
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_ns[2] 1722 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_a3_3_RNILAHD[0] 1367 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[4] 1724 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1024 1845 111
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[10] 1565 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_19 1652 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1616[1] 1581 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[21] 1437 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[29] 1877 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_ns_0_0_0[0] 1739 6
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_93 1566 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[22] 1736 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[20] 1736 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][20] 1479 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1075 1663 87
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt_n3 1713 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[7] 1572 114
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[2] 1527 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[17] 1704 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[3] 1531 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[18] 1489 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_ns[7] 1609 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[25] 1687 126
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/tckgo_RNO 438 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[6] 1481 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1218 1507 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_143 1479 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[12] 1394 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[32] 1885 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_control_r 1812 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.awe0 1526 105
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[29] 1527 115
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[9] 1655 45
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST3/U0 1592 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[14] 1380 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[95] 1903 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037_7[2] 1697 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_RNIKTRP 1377 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_3 1689 81
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_35 1569 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0_1_1[11] 1767 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[24] 1410 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitsel_RNO_0[2] 1719 6
set_location IO_0/UART_0/UART_0/uUART/tx_hold_reg[5] 1785 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[34] 1704 138
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST1/U0 1596 15
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/clrPenable_0 1707 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[26] 1573 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_14_i_m2[2] 1384 27
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns[13] 1542 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[29] 1614 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[28] 1360 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/io_deq_bits_opcode_i_m2[0] 1543 78
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_5 1668 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_95 1917 93
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState_RNO[3] 1700 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[20] 1659 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_27 1665 132
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[27] 1649 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_112 1542 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_3_v[0] 1814 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[7] 1432 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_2[14] 1389 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[95] 1903 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_2_RNO_3 1623 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[17] 1668 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNI1GO81[3] 1432 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/un2__T_321 1525 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[9] 1752 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2980_0[4] 1597 75
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clk_div_val_reg[2] 1721 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[22] 1671 117
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/PREGATEDHADDR[29] 1529 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_replay 1759 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_281_1_RNIAK16 1526 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7_i_m2[6] 1462 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_107_sx 1536 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_RNIF28J1[2] 1386 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[17] 1710 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[24] 1578 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[100] 1922 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_488[0] 1608 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[0] 1440 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[1] 1443 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[2] 1416 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[1] 1900 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][28] 1495 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_6[12] 1423 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[13] 1423 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[30] 1675 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIAEPM[16] 1613 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_4 1688 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_1_d_valid_0_RNO 1533 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1606 1694 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102531_2 1365 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIM0L92[26] 1617 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[16] 1854 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[9] 1691 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[44] 1800 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[7] 1372 58
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_100 1475 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[31] 1736 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v_RNIMI3T[15] 1695 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[17] 1726 136
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[5] 1542 127
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[4] 1793 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[18] 1717 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1621 1698 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI6FAV[13] 1642 111
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_3 1449 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[31] 1464 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1967_RNIBT8E1[0] 1522 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2085 1662 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[8] 1575 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q_RNO 1409 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[5] 1761 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/_T_22 1541 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[23] 1662 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[18] 1950 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[8] 1586 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_Z[21] 1836 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81348_0_a2 1438 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[45] 1898 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0[7] 1720 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[11] 1529 46
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[8] 1673 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_15_bm 1630 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/resetting_0_0 1578 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[23] 1807 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_836_1 1686 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_RNIAH243[13] 1688 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[17] 1612 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[4] 1581 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[26] 1573 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3578_iv_RNO_0 1372 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_cpu_s2_nack 1603 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[0] 1573 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/less_u_1_0 1651 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI4DAV[12] 1641 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[22] 1776 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[30] 1581 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[7] 1453 70
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_242 1441 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_out_2_a_valid_2 1556 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[9] 1661 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_609[41] 1569 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_252[1] 1540 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1502[4] 1691 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640_7_0_am[0] 1525 72
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_mtx_alldone_2_sqmuxa_2_i_0_0_a2 1737 9
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/un34_fifo_mem_d_31 1737 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[21] 1646 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_lut_RNO[3] 1652 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[10] 1616 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[13] 1524 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[31] 1687 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_8 1508 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[17] 1726 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[27] 1724 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[9] 1850 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_90 1940 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_m7_0_a4 1572 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNIDBKE[26] 1575 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[7] 1427 34
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[5] 1533 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1811 1826 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][8] 1511 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[16] 1618 103
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_1[6] 1726 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[31] 1563 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[22] 1564 58
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO_0[1] 1544 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_5e_RNO_0 1475 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0__RNIJA4D[4] 1561 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[38] 1896 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[6] 1590 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIK3RG1[15] 1637 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_408[64] 1558 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[29] 1450 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIMI0M[5] 1584 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_full 1683 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[23] 1783 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[14] 1787 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[25] 1595 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_31_ns_1[0] 1610 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/value_1 1611 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[0] 1704 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[24] 1628 103
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_bm[3] 1724 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[18] 1371 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_bm[5] 1700 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7[8] 1674 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_1[10] 1571 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_size.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram0_[0] 1513 106
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/full_3_RNIO35B1 1772 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_11[2] 1446 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[14] 1782 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[47] 1593 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[26] 1710 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[31] 1713 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_hartsel[9] 1427 22
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[26] 1633 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_4[30] 1864 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_2[1] 1471 63
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_bit_sel_RNO[2] 1786 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[0] 1376 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI48161[3] 1689 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_676_6[0] 1523 42
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_datain[6] 1739 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[3] 1705 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2083_2_3 1507 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[16] 1576 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[31] 1812 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[5] 1525 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[22] 1780 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_10e_RNO 1482 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444[0] 1512 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[25] 1665 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_272 1676 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[45] 1915 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_3_RNO[14] 1367 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[12] 1717 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[12] 1676 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[25] 1801 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_address[4] 1528 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_hartsel[5] 1426 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[10] 1759 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_valid_masked_0_a2 1627 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_ctrl_fence_i_3 1714 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_harts_0_0lto1 1481 21
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/full_4 1774 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_0[0] 1522 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIGRCV[27] 1600 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_40_5_0_331 1345 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0_RNO_1[7] 1507 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[11] 1517 73
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST3/U0 1587 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[13] 1570 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_RNO[3] 1410 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m8_4 1551 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_am[10] 1770 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[28] 1637 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[1] 1593 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117_RNO[2] 1736 78
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_full_indicator.fifo_write23 1794 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[29] 1643 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_Z[0] 1495 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560[58] 1608 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][16] 1609 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/s2_req_addr_9_i_m2[0] 1641 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/maybe_full 1505 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1658_1 1667 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_RNO[2] 1445 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_0_RNO 1361 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_address[9] 1647 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[15] 1575 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_4 1394 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[31] 1634 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1469[2] 1578 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][10] 1642 64
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv[4] 461 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/value_2 1528 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_7[9] 1422 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI2MQ21[21] 1646 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[10] 1362 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_flush_valid_pre_tag_ecc_RNIE1MT 1605 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1__RNI21831[5] 1584 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[11] 1586 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNI3A7Q[2] 1682 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[21] 1623 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[26] 1791 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[21] 1709 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[0] 1593 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[12] 1752 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[28] 1799 85
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/un1_data_out_dx_31_1 1732 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[11] 1548 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[23] 1721 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[27] 1574 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_bm 1520 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1036 1834 114
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[2] 1563 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[31] 1792 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[24] 1671 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[12] 1580 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/insn_call_RNIP3SH 1752 96
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[14] 1623 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[22] 1619 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1290_RNI3JUC 1616 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[8] 1672 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[18] 1488 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109[8] 1496 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_size[0][0] 1500 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[2] 1704 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[16] 1734 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_0_RNO 1837 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_416[69] 1536 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_8[15] 1859 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[21] 1646 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[53] 1793 136
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_bit_cnt[1] 1812 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[2] 1806 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[3] 1669 105
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[7] 1664 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_8[1] 1871 105
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_oen_1_sqmuxa_0_a3_0_a2 1729 9
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clock_rx_re 1707 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[115] 1933 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[25] 1787 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[18] 1720 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136[2] 1503 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2177 1700 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_RNO[30] 1779 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[12] 1699 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_21 1595 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[4] 1638 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[19] 1345 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1559[60] 1607 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedReqs_0_tag[4] 1650 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[18] 1561 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[3] 1545 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[3] 1388 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0[52] 1735 84
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[19] 1674 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_63_1 1714 78
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/masterRegAddrSel_RNO_1 1532 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1546[4] 1563 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[12] 1684 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_valid_hit_pre_data_ecc 1614 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[16] 1729 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[5] 1639 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_opcode_Z[1] 1561 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1316lto1 1496 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_228[0] 1695 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[10] 1586 123
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO_0[1] 1685 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[6] 1644 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Queue_3/_T_21 1501 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[69] 1896 94
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_47 1655 15
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_92 1499 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_20 1696 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[7] 1465 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[3] 1541 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[16] 1509 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[19] 1728 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a3[91] 1889 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/q_RNO 1385 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[16] 1560 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[17] 1912 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[7] 1426 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[8] 1769 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[21] 1693 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dcsr_cause[1] 1804 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/wb_dcache_miss_RNI9NIJ1 1653 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_72 1916 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedInFlight_0 1613 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNIJ8VT[19] 1615 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[14] 1621 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_473[2] 1559 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[6] 1420 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNI95IE[15] 1621 141
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[28] 1681 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[14] 1737 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5[0] 1613 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[29] 1675 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2161_RNO_10 1663 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[30] 1630 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[6] 1932 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[24] 1682 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m58_0_0 1525 27
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_shift_9_u[7] 1814 27
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST1/U0 1591 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[31] 1793 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_899 1697 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[1] 1847 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q_RNO 1362 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[5] 1729 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/value 1612 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_20_rep1 1492 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[14] 1803 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o3[5] 1483 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[13] 1550 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_lm_0[4] 1879 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/io_deq_bits_opcode[1] 1575 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[25] 1756 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[5] 1656 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][28] 1630 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[2] 1558 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[0] 1412 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[15] 1656 42
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_datadelay[7] 1699 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_4[9] 1423 72
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST3/U0 1588 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIFF3K[0] 1495 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[7] 1353 52
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count_n3 1657 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279[2] 1532 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_resumereq 1418 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[9] 1433 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[8] 1711 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[20] 1654 124
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_2[0] 476 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_ns[3] 1738 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[2] 1527 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[29] 1714 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[8] 1641 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][15] 1617 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/ram_size[0][1] 1517 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[8] 1352 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_RNO[2] 1386 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_2330 1580 24
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_190 1568 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_1_RNO 1419 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[13] 1552 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[2] 1594 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[34] 1910 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_cause_4_am[3] 1757 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[19] 1652 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[9] 1761 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_1_1[9] 1829 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[13] 1603 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_control_chain 1818 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_473_RNO[2] 1559 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[27] 1704 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[1] 1565 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[15] 1376 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[30] 1387 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[26] 1791 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7154_0_a2_0_RNI2A398 1421 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[20] 1538 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_906 1689 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[6] 1731 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_26_5_0_0 1394 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[7] 1864 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551_0[77] 1557 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_hsize_6[0] 1546 126
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[9] 1566 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_mem_0_a_bits_opcode_0_0_o3[1] 1626 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[6] 1614 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2976[3] 1590 69
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[5] 1653 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[99] 1905 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[19] 1909 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[28] 1436 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_13 1468 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[16] 1953 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[5] 1382 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_a2_3_RNIJPUF4[5] 1616 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_73_i 1535 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[29] 1808 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[8] 1677 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_RNIH48J1[3] 1367 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_736_7_5 1692 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[25] 1763 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[23] 1819 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2086 1670 51
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[6] 1819 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_sel_imm[2] 1683 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[27] 1582 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[18] 1593 31
set_location IO_0/UART_0/UART_0/iPRDATA_Z[7] 1787 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[13] 1724 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[17] 1567 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[29] 1775 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[21] 1801 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2161_RNO_12 1675 75
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[15] 1675 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158[11] 1500 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2100 1652 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_3 1662 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/busyReg_2_RNO_0 1386 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_22_RNO 1404 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIAO6H1[1] 1634 123
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_m3[3] 1616 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[26] 1802 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_hartsel[7] 1425 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_RNO[20] 1425 54
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_frames[2] 1701 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[3] 1686 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNID9IE[17] 1611 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_18e_1 1479 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_26 1603 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_15_sqmuxa_0_a3_0_a2 1448 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI09AV[10] 1634 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[28] 1382 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[8] 1375 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[21] 1869 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[4] 1688 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_data[25] 1627 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[7] 1462 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag[1] 1629 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_lm_0[5] 1883 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0_1_1[12] 1774 93
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[10] 1668 28
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[3] 1689 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/maybe_full_RNIIFSP 1525 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[2] 1626 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[2] 1547 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109[5] 1502 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a13_10_0_0 1685 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_37_1 1685 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[14] 1640 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[6] 1420 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2865_1 1614 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[3] 1507 69
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREGATEDHADDR[6] 1646 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/_T_567_0_a2_2 1805 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[20] 1784 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[24] 1696 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[12] 1652 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_Z[1] 1466 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[28] 1438 33
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteens2_i_a2 1563 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_speculative_5_u 1735 87
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv[1] 459 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_RNO[3] 1385 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_RNO[2] 1448 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[1] 1465 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[0] 1699 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[27] 1955 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[25] 1573 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_13[1] 1470 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[20] 1645 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[0] 1719 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIC80M[0] 1578 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIIKP61[0] 1624 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_29 1685 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[3] 1397 72
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_cZ[1] 1562 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[4] 1835 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_686_1_1_1_1_sx 1519 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[3] 1437 31
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/xmit_clock 1790 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIU3G92[10] 1639 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[2] 1414 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIPR1N[14] 1585 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1897 1727 99
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][6] 1754 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[18] 1716 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[57] 1918 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[20] 1531 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_RNO[4] 1433 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_473[0] 1554 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[31] 1652 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv_0[6] 1703 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[52] 1887 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause[2] 1782 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[30] 1598 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1976[4] 1832 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[28] 1665 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source[0][1] 1524 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[11] 1773 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[21] 1680 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_25 1382 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240 1846 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_112 1783 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_19_5_0_0 1392 27
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/count[3] 1533 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[56] 1892 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_5435 1520 24
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_RNO[7] 1647 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[25] 1760 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/full_RNISEVN 1568 24
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[0] 1799 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[19] 1878 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_RNO[4] 1447 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[12] 1725 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_84 1773 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[45] 1868 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_Z[30] 1845 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[21] 1436 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNICLAV[16] 1703 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_13 1664 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291[7] 1728 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_13[1] 1488 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[24] 1408 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158[13] 1513 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7_i_m2_i_m3[2] 1440 72
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o_2[2] 1778 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[21] 1874 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[0] 1713 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_1 1700 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[3] 1716 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444_RNO_0[3] 1517 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIVK8V[2] 1543 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[15] 1580 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0_0_tz[32] 1578 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[18] 1902 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1060_RNIMF7P 1843 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[17] 1660 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_6 1350 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[10] 1612 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[12] 1659 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1_0_o2_RNIC3G58[23] 1473 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[27] 1550 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_size[0][0] 1577 52
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/latchahbcmd3_1 1548 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[9] 1655 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[20] 1364 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel[1] 1415 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[36] 1929 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1948[0] 1820 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[25] 1676 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[30] 1791 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN/reg$_4 1410 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_a2_2[5] 1582 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[19] 1728 109
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[16] 1617 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_lm_0[9] 1488 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_20 1369 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[28] 1738 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[18] 1615 42
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST3/U0 1605 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_686_1_1_1 1540 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[27] 1564 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_a3_2 1374 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[31] 1565 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[14] 1711 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[9] 1785 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0[2] 1563 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_a6[5] 1624 96
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_count[3] 1810 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[8] 1694 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[2] 1382 52
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_firstrx 1721 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_2 1359 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_15_4_RNO[5] 1504 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[21] 1649 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[21] 1596 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[6] 1845 91
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[0] 1689 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[62] 1811 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[5] 1410 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_3[26] 1445 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[31] 1411 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2900[1] 1614 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_18_sqmuxa_0_a3_0_a2 1460 48
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_0[6] 1782 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[16] 1560 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_3_sqmuxa_i 1712 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[15] 1773 97
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/count_n4 1524 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[17] 1356 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/s2_hit 1759 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_23_RNIEIO13 1551 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_cmd_1[1] 1587 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102531 1379 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[76] 1556 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/_GEN_21_0_o2_RNI7OOJ 1609 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[10] 1535 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[22] 1673 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un2__T_2123 1693 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[23] 1867 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142[6] 1471 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[11] 1611 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_853[3] 1506 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_a6_0 1689 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_250_1_7 1493 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[26] 1648 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[9] 1461 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_15_am 1629 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[7] 1923 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_a2_0[0] 1580 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_3[20] 1622 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[0] 1709 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[22] 1374 54
set_location IO_0/UART_0/UART_0/uUART/tx_hold_reg[7] 1782 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4] 1694 43
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count[2] 1663 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_control_dmode_0_sqmuxa_RNIRGID 1814 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][23] 1611 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[30] 1626 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[25] 1859 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[1] 1377 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full 1521 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[11] 1809 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI8TMN[0] 1582 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/m0_2_03_2_0 1628 111
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clock_rx_re_slave 1711 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1387_bm[0] 1486 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_258 1485 15
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_holdsel_RNO 1720 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_cry_RNINQOG[5] 1879 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[16] 1621 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[27] 1811 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[15] 1596 114
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_byte_Z[3] 1808 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[4] 1371 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[6] 1371 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[25] 1657 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1028_4 1825 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_131_1_CO1 1687 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_28[1] 1473 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[26] 1474 45
set_location IO_0/UART_0/UART_0/uUART/make_RX/un1_rx_bit_cnt_1.CO1 1814 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[20] 1698 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[9] 1512 58
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[7] 1712 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[24] 1797 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_4[6] 1863 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[16] 1664 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2986 1602 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2145_0_RNO_3 1679 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNIKBIE1[7] 1691 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_41[1] 1478 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[7] 1368 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[16] 1713 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1368_ns[0] 1495 18
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[25] 1667 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[15] 1765 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[115] 1933 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_209 1732 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3053 1604 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[31] 1566 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[10] 1623 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0[0] 1565 111
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/read_n_hold 1788 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_3[2] 1483 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[5] 1817 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[16] 1678 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_183_0_a2_0 1617 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[6] 1461 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[8] 1856 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_m2[5] 1486 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3069_1.blockProbeAfterGrantCount_0[0] 1573 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[19] 1784 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_481_i 1345 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[28] 1724 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[23] 1627 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[13] 1436 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_142 1810 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[4] 1631 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[4] 1383 79
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[5] 1797 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[23] 1767 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[5] 1671 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_609_0 1544 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[19] 1521 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_23 1368 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNI6SPF1[31] 1531 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_cause_4_am[2] 1752 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[22] 1612 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[24] 1449 30
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_RNI2A69D[14] 1568 126
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_RNO[0] 1658 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[8] 1767 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[0] 1425 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[18] 1903 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_823[1] 1515 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[2] 1411 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_136_0_sqmuxa_i_o2 1870 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_108 1789 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[21] 1667 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2230_3 1668 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1297lto4_RNI1TFT 1609 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114_0[37] 1615 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[21] 1864 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_1 1663 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[83] 1933 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[12] 1784 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[12] 1826 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a_last_RNIRNLI 1505 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel[9] 1413 25
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_d_cry_0_0_RNI0C3A1 1688 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_10_5_0_915_i_i_m3 1387 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[14] 1366 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[19] 1408 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[2] 1595 133
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[6] 1665 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_125_1 1729 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[19] 1370 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIM23C1[8] 1614 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_28_RNO_0 1499 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[4] 1390 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7_i_m2_i_m3[4] 1446 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_16_1[5] 1447 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102589 1364 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIALCV[24] 1616 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_8 1795 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_mem_busy 1632 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[14] 1738 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_9_sqmuxa_0_a2 1454 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[7] 1705 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[13] 1576 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_64_i 1530 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[4] 1651 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[31] 1621 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[21] 1492 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_738_5 1723 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[14] 1782 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[8] 1400 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[16] 1762 123
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/resetn_rx_d2 1716 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[10] 1725 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_9 1421 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[14] 1782 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_39 1938 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[30] 1725 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_953_RNI1MR22 1583 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[26] 1598 69
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState_ns[1] 1694 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[15] 1621 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[7] 1838 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3515_ma_ld 1620 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1403 1608 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[18] 1737 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[21] 1934 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[14] 1866 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[21] 1412 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[2] 1815 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o2[28] 1482 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[20] 1757 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/tlb_io_resp_cacheable_i_i_a2_0_5 1599 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[13] 1566 97
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count_RNO_1[4] 465 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[102] 1924 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[68] 1915 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_lm_0[1] 1860 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_1[27] 1450 45
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q_3_i_0_o2_0[2] 1694 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[21] 1891 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_mask[0][0] 1561 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[7] 1616 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[0] 1640 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[27] 1843 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[19] 1600 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[59] 1920 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNI7E7Q[4] 1691 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI2CK92[21] 1655 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_i_x2_0 1407 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[4] 1732 102
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_51 1447 24
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[11] 1659 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNI30JO1[22] 1650 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/skipOpReg_RNITQ053 1379 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[14] 1680 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_8_rep1 1494 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[0] 1653 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[51] 1955 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[6] 1535 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/haltedBitRegs_0_RNO_1 1448 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/maybe_full 1609 55
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST4/U0 1497 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v_0[0] 1630 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_1[11] 1782 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_mask[0][2] 1568 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444[3] 1523 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_Z[15] 1840 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[2] 1460 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[19] 1872 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un2__T_2102 1775 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[29] 1489 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[12] 1673 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[30] 1703 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_first_RNO_0 1687 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_645_i 1412 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[21] 1689 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[22] 1608 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[6] 1424 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[21] 1662 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_160_RNI2JQP[2] 1687 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_a2[26] 1449 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[4] 1473 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[14] 1603 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_153 1643 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[16] 1739 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[6] 1490 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[37] 1560 33
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[10] 1684 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2092_a0 1651 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_d[31] 1439 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/un2__T_1134lto9_6 1422 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[18] 1739 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[24] 1849 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_246 1549 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[30] 1649 58
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_23 1520 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[7] 1615 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][29] 1560 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[25] 1784 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[28] 1682 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_10[17] 1363 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_66 1905 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_RNI4FB13 1569 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[16] 1576 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/N_2655_i 1368 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[21] 1781 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[7] 1805 85
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREGATEDHADDR[19] 1653 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[100] 1920 94
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][6] 1753 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[3] 1730 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_25_0_a2_1_a2_RNIPPIR8 1389 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[1] 1384 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_254_1 1818 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[25] 1657 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_probe_state_state_3[1] 1549 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[8] 1572 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[13] 1680 135
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer_RNO[0] 1799 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/io_resp_cacheable_0_a2_1 1803 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[18] 1575 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[4] 1759 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[4] 1604 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_37 1948 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[3] 1470 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[31] 1804 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[14] 1850 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[7] 1417 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[3] 1447 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[9] 1646 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[1] 1412 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[6] 1369 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_78_i 1526 21
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/tck_clkint 1166 162
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedReqs_0_tag[5] 1639 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_46 1942 90
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/rd_pointer_q_3[3] 1729 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqValidReg 1389 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_release_data_valid 1554 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIDEKS[7] 1586 54
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/un1_rd_pointer_q_1.CO1 1738 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_36 1782 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_1903_i 1610 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2161_RNO_2 1674 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_xcpt 1662 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[16] 1737 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[9] 1585 97
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRESPs2 1698 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[11] 1822 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][11] 1570 70
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_122 1590 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[7] 1768 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[102] 1924 93
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control1[1] 1726 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_bm[11] 1594 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[8] 1795 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[8] 1388 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_16_8[5] 1463 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/un1_value_4 1560 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[2] 1387 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[15] 1374 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_13[0] 1474 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_storegen_mask[0] 1572 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[28] 1737 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_RNO[13] 1381 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_76 1481 42
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC2_msrxp_strobe 1697 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIFCJO1[26] 1642 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2102 1641 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[22] 1699 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[0] 1375 76
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_1 1759 21
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_4[0] 450 3
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[1] 1683 36
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[18] 1680 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[7] 1682 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[3] 1753 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[28] 1435 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNI06SK1[11] 1657 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[8] 1752 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[29] 1460 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[6] 1405 55
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_PenableScheduler/nextPenableSchedulerState_0_0[1] 1708 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_2330_9 1579 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[8] 1785 100
set_location IO_0/UART_0/UART_0/controlReg1[6] 1782 28
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_re 1709 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[7] 1794 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_1_5[24] 1481 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[1] 1491 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[19] 1948 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[31] 1436 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[16] 1782 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[7] 1632 45
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_PenableScheduler/penableSchedulerState_ns_0_a3_0_a3[0] 1689 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109[1] 1492 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][5] 1572 52
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_RNI764T2[1] 1546 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_5[2] 1487 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[18] 1718 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a_last 1500 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[1] 1435 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_14_i_m2[0] 1381 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNITKBJ1[14] 1600 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1475[4] 1598 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[29] 1811 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[27] 1467 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_count[2] 1719 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_RNIVKEH[24] 1726 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[12] 1638 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109[3] 1490 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[24] 1435 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[19] 1885 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/insn_break 1757 99
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_249 1568 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[14] 1909 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_609[42] 1568 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1_0_o2[23] 1472 48
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_82 1675 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[14] 1780 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_ack_wait_0_sqmuxa 1603 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_26_RNO_0 1490 15
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_full_indicator.fifo_write5 1788 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[12] 1446 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[27] 1803 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_188 1822 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1401 1621 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[11] 1351 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[8] 1594 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_extra[0][4] 1541 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[10] 1842 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/wb_reg_cause_4_cZ[0] 1756 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158[29] 1490 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[4] 1831 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[27] 1674 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[22] 1676 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_67_i 1525 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1685 1611 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_addr[6] 1576 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_size[1] 1536 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[8] 1877 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[22] 1713 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640_7_0_am[2] 1529 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_4[11] 1835 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m0_2_0_0_0 1673 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNIHBC91 1521 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316[7] 1531 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[3] 1924 82
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_154 1483 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[40] 1862 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[44] 1850 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c_RNIDL2Q[10] 1509 72
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_shift_11[2] 1805 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[31] 1566 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.awe1 1553 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause_12_0_iv[2] 1782 96
set_location IO_0/UART_0/UART_0/uUART/rx_state[0] 1808 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[17] 1707 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[11] 1713 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[0] 1561 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_lm_0[5] 1502 99
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNIG6JE[23] 1594 135
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/count_n3 1531 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_242 1733 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[13] 1788 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[0] 1422 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[19] 1690 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_8 1345 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[15] 1387 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_19 1940 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIKAKJ[22] 1601 126
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_am[6] 1788 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/rx_cmdsize 1694 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_62588_0_a2_RNI30RH1 1410 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/q_RNO 1387 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[2] 1494 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[24] 1448 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[44] 1901 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[12] 1784 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0_0[0] 1604 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_valid 1663 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[3] 1479 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_330_0_3_RNIQOOL1_0 1514 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136[8] 1509 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[0] 1704 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[28] 1815 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q_RNO 1385 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_16 1511 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_mask_i_m2[0] 1575 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[2] 1756 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[8] 1781 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_5e 1472 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825_7_ns_1[0] 1594 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[30] 1951 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[9] 1643 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[2] 1790 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_prb_ack_data_1_i 1538 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_RNO[4] 1539 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[0] 1579 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[16] 1529 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1948[27] 1816 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[26] 1797 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[20] 1414 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291[3] 1718 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[108] 1917 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[29] 1605 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_hsize[0] 1546 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[25] 1666 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[14] 1596 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[27] 1784 103
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_checkorun_5_u 1713 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[2] 1756 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[21] 1659 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_823[0] 1503 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_cnt_i_o2[2] 1651 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[30] 1651 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_2 1505 25
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_164 1446 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[23] 1572 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[28] 1680 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNI6UBJ1[17] 1631 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134[30] 1650 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_full_RNO 1683 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[5] 1395 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[5] 1555 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][18] 1562 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_70 1760 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_2[25] 1633 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_control_tmatch_0_sqmuxa 1845 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[15] 1676 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951_5_bm[1] 1567 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_m3_0_a3_8 1438 42
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[32] 1633 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[26] 1573 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[4] 1462 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2107_2_a1 1532 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[29] 1700 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[2] 1633 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4] 1627 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[30] 1609 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[21] 1712 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[19] 1624 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[26] 1735 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[14] 1781 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[4] 1438 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[12] 1621 100
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST4/U0 1605 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_3[27] 1474 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/replay_wb_common_1 1634 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[25] 1945 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[114] 1939 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[2] 1617 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dcsr_cause[2] 1805 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[17] 1765 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[16] 1395 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_123 1770 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[16] 1618 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data_1_0 1562 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI4HEV_0[30] 1629 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[24] 1683 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_438[4] 1538 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_RNO[7] 1452 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_17 1932 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_228_RNO[1] 1694 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291[2] 1719 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[30] 1675 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[5] 1354 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNIOSN5C_0 1435 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[24] 1792 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[16] 1858 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_23 1533 33
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_am[4] 1786 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[55] 1925 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/count[3] 1648 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/un1_io_in_0_a_bits_address_2 1546 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[7] 1461 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/maybe_full_RNO 1508 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2087 1670 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[30] 1650 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[24] 1651 75
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[21] 1631 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_d[5] 1426 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNI4OHN[9] 1668 30
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state[0] 1540 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[2] 1511 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[10] 1438 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[22] 1394 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[10] 1868 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][20] 1581 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[26] 1711 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[6] 1374 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[21] 1637 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_a3[1] 1359 45
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control2_1_sqmuxa 1753 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_typ[2] 1622 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[1] 1598 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/wb_cause_RNO[1] 1674 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][21] 1619 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[52] 1894 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][22] 1651 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[12] 1437 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[12] 1712 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_1e 1581 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr[1] 1359 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_58_0 1708 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[0] 1455 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[21] 1889 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[9] 1531 61
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_1_sqmuxa_1 1715 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[12] 1852 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[5] 1384 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[3] 1477 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[48] 1869 85
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_0_a2_4 1530 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/q 1417 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[11] 1881 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_160_RNI0HQP[1] 1667 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[7] 1597 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/sticky[1] 1714 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[26] 1661 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_hartsel[3] 1420 25
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state_RNISQO41[1] 1766 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[16] 1700 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_RNIH68I2[5] 1384 45
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].APB_32.edge_pos_RNO[3] 1777 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_214 1672 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2[15] 1366 66
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_fiforead_0_sqmuxa_0_a3_0_a2 1708 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_GEN_129_2_sqmuxa 1602 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[1] 1390 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[22] 1714 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/_T_22 1540 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[55] 1891 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[1] 1425 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Queue_3/io_enq_ready 1500 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[10] 1709 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[24] 1722 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1559[59] 1729 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_RNISHEH[21] 1725 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_14 1473 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[17] 1615 103
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_am[7] 1790 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_445[2] 1639 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[13] 1617 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[23] 1642 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[3] 1392 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[28] 1710 129
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_22 1494 36
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNI4PKJ[9] 1588 129
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST1/U0 1615 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[26] 1653 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_29_0_a2 1415 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[10] 1734 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[27] 1829 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2161_RNO_6 1672 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/un1_reg_mstatus_mpp_0_sqmuxa_1[0] 1853 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[9] 1727 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[11] 1573 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037[9] 1696 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[19] 1735 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_RNO[7] 1411 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[29] 1642 46
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/count_n1 1534 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5_1[18] 1448 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNISNNH[0] 1572 81
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNIH7JE[24] 1611 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1605_i_o2[0] 1385 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_d[15] 1396 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_187 1735 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][6] 1549 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[24] 1802 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_jalr 1708 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[12] 1639 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_1665_0_sqmuxa_0 1573 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[1] 1753 126
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control1[3] 1711 25
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[2] 1683 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[2] 1381 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[4] 1389 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[11] 1411 72
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control114 1730 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_361_1_RNIPDBT 1543 90
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_4_am[3] 1718 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/ram_param[0][0] 1522 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[5] 1753 94
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/rd_pointer_q[4] 1736 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[58] 1917 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0_0[2] 1759 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[1] 1452 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_10_RNO_0 1615 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_extra[0][1] 1547 19
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state[1] 1659 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[31] 1761 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_lm_0[7] 1523 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[28] 1657 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[13] 1758 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[27] 1715 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[35] 1892 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1349.ALTB[0] 1466 27
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/iPSELS_0_a2[1] 1720 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[36] 1595 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_600_i 1410 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[5] 1391 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[16] 1734 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0[7] 1633 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[109] 1923 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_i_o5[3] 1531 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[8] 1586 139
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_0_iv_0_a4_0 1565 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[18] 1763 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[16] 1606 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/io_mem_0_a_bits_mask_f1_0[2] 1580 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[50] 1909 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushed 1572 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_35_iv[1] 1544 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_75_i 1575 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_0[4] 1650 117
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o_2[3] 1780 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[6] 1615 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[28] 1630 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/m0_0_03_1_0 1632 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[38] 1887 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[13] 1847 90
set_location IO_0/UART_0/UART_0/uUART/rx_byte_in_1[6] 1789 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_215 1469 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[29] 1578 54
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_79 1445 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_extra[0][8] 1567 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[12] 1769 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[12] 1573 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_address[3] 1658 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[17] 1876 81
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREGATEDHADDR[17] 1649 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[17] 1400 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[21] 1611 144
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg_Z[2] 1780 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[5] 1680 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[5] 1581 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[16] 1713 45
set_location IO_0/UART_0/UART_0/uUART/make_TX/tx 1775 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_bm[12] 1754 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[22] 1678 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[0] 1370 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[21] 1629 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[37] 1936 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_107 1769 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_18 1481 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_m3_0_a3_4 1437 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_Z[28] 1832 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[6] 1605 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[16] 1760 121
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[18] 1876 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0[54] 1592 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[31] 1806 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[8] 1781 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[9] 1592 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[31] 1877 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[7] 1920 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[3] 1503 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[53] 1881 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/N_34_1_i_i_a2_2 1485 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[8] 1429 64
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/masterRegAddrSel_RNICPMU1 1552 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_29_0_a2_RNISA8PD 1413 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNO[0] 1412 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[5] 1724 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[2] 1815 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_29 1492 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[2] 1408 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[0] 1692 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_opcode[0] 1672 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3014_param_cnst_i_a2[0] 1555 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[10] 1599 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_source[1] 1536 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[16] 1407 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_823_ns_1[2] 1522 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_12_RNO 1407 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_11e_1 1475 18
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count_n1 1662 18
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitsel_RNO[1] 1723 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_274 1529 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[4] 1584 63
set_location IO_0/UART_0/UART_0/uUART/tx_hold_reg[1] 1783 22
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state[6] 1770 19
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_133 1503 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[25] 1804 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8/maybe_full 1610 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_114_1_i_o2[0] 1696 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[22] 1867 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[21] 1786 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_RNINA8J1[6] 1366 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[4] 1460 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[5] 1410 52
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_q[0] 1680 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[45] 1915 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_98_0_s_32_RNIGIKG 1715 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c[10] 1507 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv_0_cZ[3] 1506 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2088 1667 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_3e 1495 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[25] 1426 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[90] 1898 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[14] 1585 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[13] 1771 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_hartsel[4] 1419 22
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/tx_alldone 1708 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2081 1659 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_control_r 1820 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[0] 1572 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[17] 1723 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[21] 1778 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[20] 1554 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/m0_0_03_3_0 1702 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[22] 1739 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_446_1_1 1521 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_2[21] 1652 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_473_2658_0 1543 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_1_0[31] 1494 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[22] 1709 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[24] 1804 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_266_6[0] 1528 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[78] 1898 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[13] 1544 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[19] 1730 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full 1567 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[6] 1380 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[0] 1389 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[23] 1674 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[8] 1597 54
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_1[4] 1718 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[18] 1766 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_6 1694 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[12] 1639 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[8] 1765 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[20] 1663 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[5] 1808 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[4] 1600 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_am[7] 1759 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[24] 1874 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[20] 1778 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[24] 1854 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[18] 1660 63
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel_RNO[3] 1729 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[5] 1704 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[5] 1446 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[8] 1720 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[13] 1661 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[15] 1779 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[26] 1813 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[4] 1759 133
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[22] 1596 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[0] 1670 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[19] 1644 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[25] 1716 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[4] 1737 132
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST3/U0 1599 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[12] 1784 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[14] 1634 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_mask[2] 1604 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIFJ755[16] 1618 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[7] 1585 55
set_location IO_0/UART_0/UART_0/uUART/tx_hold_reg[4] 1784 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][3] 1542 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[20] 1754 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushCounter[0] 1605 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[11] 1768 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[0] 1425 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_4701_0 1364 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[6] 1477 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_0[31] 1526 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[23] 1631 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_10[27] 1431 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m0_2_03_0_0 1712 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[0] 1405 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_4_0 1736 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_0_8_iv_RNO[1] 1707 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1487[5] 1640 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_16_RNO 1640 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$[3] 1368 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[12] 1541 61
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg_5_3_151_a2 1737 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[10] 1679 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[25] 1945 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[17] 1622 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[5] 1728 141
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNID2IE[11] 1586 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_385[35] 1503 78
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 1798 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[15] 1563 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address_Z[7] 1553 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[19] 1704 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_lm_0[1] 1492 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_2[1] 1492 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[29] 1804 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[1] 1546 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_407_1 1543 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[2] 1451 76
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNI36RO[0] 1662 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_m2_0_a2_1 1555 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_28 1679 123
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un1_duttck_inferred_clock_RNITU6B 470 6
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST4/U0 1594 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/i38_mux_i 1519 27
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[1] 1614 33
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNIUIKJ[3] 1599 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248_RNO[4] 1491 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[24] 1656 52
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[11] 1678 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0_0[10] 1758 93
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_datahold[2] 1693 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/io_tl_out_0_a_valid 1762 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[11] 1584 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_addr[12] 1571 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_836 1684 81
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg_Z[0] 1779 31
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_232 1577 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[73] 1896 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[11] 1765 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[45] 1580 51
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/un1_data_out_dx_31 1735 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv_RNO[32] 1657 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_627[36] 1552 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[31] 1800 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am_1[8] 1611 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[1] 1651 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[13] 1639 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[1] 1544 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_23_0_sqmuxa_0 1618 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7[0] 1717 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[18] 1676 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[11] 1503 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[15] 1704 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_pc_valid 1667 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[7] 1714 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[20] 1684 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][8] 1568 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[23] 1670 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_55 1686 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[14] 1394 64
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_185 1508 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_20_5_0_0_0 1374 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source[0][0] 1540 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[3] 1792 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[17] 1664 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIQFNN[9] 1585 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q_RNI137H 1404 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248_RNO[2] 1490 84
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[20] 1622 144
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[14] 1533 117
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_ns[0] 1723 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_27_u 1533 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12[10] 1449 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_1459 1596 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[61] 1798 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[14] 1820 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_1[5] 1795 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[24] 1396 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[55] 1798 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[3] 1717 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_1[24] 1480 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[14] 1708 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[18] 1683 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[26] 1523 48
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[30] 1570 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[2] 1383 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[17] 1675 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3069_1.blockProbeAfterGrantCount_0[1] 1581 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[2] 1395 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_52 1939 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[1] 1632 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1056_0_a2 1854 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1040 1846 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_5 1351 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqValidReg_RNO_3 1378 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[18] 1368 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[29] 1711 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[27] 1591 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[24] 1670 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[18] 1719 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_994_RNO 1688 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[44] 1562 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_66 1812 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2252 1611 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[4] 1667 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[17] 1856 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[4] 1383 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[31] 1949 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[12] 1694 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[17] 1705 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][25] 1479 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI0KQ21[20] 1662 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[22] 1649 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_size[2] 1657 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_RNO[5] 1495 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[0] 1603 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[10] 1758 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[15] 1675 57
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o[3] 1781 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_6 1663 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[20] 1603 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_am[6] 1776 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[19] 1772 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[16] 1771 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[28] 1861 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[20] 1737 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[13] 1627 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[12] 1540 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2_i_m3[0] 1489 63
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/HRDATA[6] 1737 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[27] 1780 102
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[5] 1805 16
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC3_stxp_strobetx 1715 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[30] 1694 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[22] 1583 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[7] 1386 55
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.udrck_clkint 1152 162
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_RNO_3 1588 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[41] 1519 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_control_w 1831 85
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg_5_0_181_a2 1730 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[30] 1808 127
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_11 1570 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1559[66] 1568 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[25] 1724 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[22] 1724 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[15] 1670 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_138 1535 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[25] 1656 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[0] 1373 58
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_98 1445 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[5] 1572 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address_Z[10] 1533 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[13] 1507 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[11] 1769 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNITJ6L[25] 1464 45
set_location IO_0/UART_0/UART_0/uUART/genblk1.RXRDY_RNO 1805 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/s2_req_typ_9_i_m2[1] 1632 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[7] 1399 37
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_consecutive 1698 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[6] 1423 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_address_Z[6] 1526 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_bits_size[2] 1510 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[106] 1914 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/s2_valid_miss 1640 96
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_260 1675 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_27_RNO_0 1499 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2_i_m3[7] 1478 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[15] 1672 102
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SDATASELInt[5] 1696 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[29] 1642 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[25] 1406 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_m3_0_a3_5 1436 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[33] 1913 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0_0_tz[34] 1573 60
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[7] 1808 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[2] 1392 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/c_first_1 1534 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[17] 1716 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_size[1] 1558 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0[0] 1485 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/_GEN_15_1_2_iv_0_0[1] 1363 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_180 1589 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[15] 1364 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2141 1672 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[3] 1514 64
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/d_PWRITE_0_o3 1714 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[12] 1604 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[18] 1602 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[25] 1626 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0[1] 1480 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[26] 1672 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[15] 1712 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[12] 1602 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[16] 1830 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[28] 1793 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[6] 1585 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am[1] 1688 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7146_0_a2_1_RNIR4OO7 1406 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[27] 1772 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[30] 1636 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[24] 1792 112
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST2/U0 1616 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_1_RNO_7[1] 1459 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[18] 1574 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[25] 1435 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7_i_m2_i_m3[5] 1432 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[4] 1872 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[2] 1583 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[20] 1917 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[6] 1545 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIKCMJ[31] 1587 117
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state[1] 459 4
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_q[4] 1684 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_cause[31] 1761 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI6EPO[22] 1635 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[25] 1734 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[19] 1398 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[10] 1373 79
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState[4] 1698 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[13] 1409 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[14] 1346 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNITR901[7] 1524 48
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/masterAddrClockEnable_1_1 1679 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[27] 1630 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[13] 1632 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_rxs2 1693 97
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_mtx_alldone_2_sqmuxa_2_i_0_0 1735 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[19] 1651 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[90] 1898 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_3[16] 1630 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_2[21] 1476 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_336 1530 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[9] 1433 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1379_0_sqmuxa 1518 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[14] 1625 46
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o_2_1_1[2] 1784 24
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_300 1500 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[26] 1414 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_bm[8] 1589 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[14] 1583 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[22] 1692 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[2] 1633 123
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNIH6IE[15] 1560 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[39] 1596 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[25] 1792 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[19] 1396 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_cmd_2[2] 1628 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_ex_hazard_0 1699 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[3] 1564 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_4 1354 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_20e_RNO 1464 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[6] 1385 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3075_0 1589 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_ns[11] 1614 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[18] 1403 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[7] 1381 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[10] 1414 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_valid 1695 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_610[3] 1550 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[75] 1552 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[8] 1861 82
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_324 1493 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[16] 1611 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[14] 1609 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[11] 1829 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_28 1952 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[17] 1673 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[12] 1718 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNITPIO1[20] 1648 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[19] 1650 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[23] 1739 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[5] 1399 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[4] 1603 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444_7_0_am[2] 1513 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7_i_m2_i_m3[3] 1437 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[9] 1801 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_ns[3] 1718 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[30] 1676 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[5] 1453 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[8] 1675 70
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[30] 1695 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[13] 1634 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[2] 1413 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_24 1672 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[21] 1809 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[18] 1758 88
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[5] 1686 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560[79] 1567 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI6FAV_0[13] 1700 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_0 1928 84
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[0] 1658 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[27] 1796 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIEQSB1[1] 1548 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2105 1628 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[18] 1620 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[3] 1410 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1314_bm[1] 1498 21
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[30] 1550 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12[7] 1467 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[7] 1444 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[20] 1684 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[2] 1581 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[27] 1683 49
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_119 1676 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_15_1[5] 1477 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[13] 1616 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[18] 1772 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[12] 1726 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_hartsel[2] 1419 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[4] 1407 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[16] 1498 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[112] 1943 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[17] 1568 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING/_T_109_0[0] 1782 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[31] 1376 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3034_1[0] 1686 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/count[4] 1649 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[3] 1574 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_160[1] 1634 78
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state_ns_a3[5] 1764 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[10] 1627 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[28] 1790 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[4] 1762 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[21] 1626 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316[0] 1527 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_s_0_2080_2084 1708 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[10] 1593 127
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_39 1487 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIH0RG1[14] 1625 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[15] 1895 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[3] 1508 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[11] 1532 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_2 1697 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_2 1728 76
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST2/U0 1615 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_bypass_0_3 1708 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[6] 1861 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[2] 1727 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/un1_value_1_2 1607 78
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[23] 1673 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2163 1650 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[7] 1424 33
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[5] 1818 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/g0_19 1596 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o3_RNID5ON6[28] 1424 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_o2_0[5] 1581 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_control_tmatch[1] 1819 100
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_247 1554 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[6] 1588 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][15] 1571 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o2_RNIU2H9T1[28] 1479 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/resHi_1 1669 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_a2[13] 1455 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_16_RNIIDOB 1470 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[28] 1719 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[23] 1651 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_88_1 1502 81
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[30] 1654 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[31] 1816 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_253 1567 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117_RNO[8] 1732 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[11] 1709 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1357[1] 1458 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][25] 1556 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[18] 1570 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[13] 1890 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[2] 1442 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][2] 1663 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[13] 1391 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/un1_misaligned 1617 111
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG2_1 1613 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_5_RNIMRUG3[6] 1497 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m58_2_tz_1 1545 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[8] 1530 64
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state_ns_1_0_.m8_0 1659 21
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SADDRSEL[5] 1696 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[22] 1650 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0_0_tz[29] 1471 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data_1_0_1 1564 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[17] 1732 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[20] 1696 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[15] 1855 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/io_dataChainOut_shift 1362 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29] 1543 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2980[0] 1599 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_2 1673 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIGS2C1[6] 1574 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_full 1546 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[14] 1616 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[4] 1764 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3484 1593 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[11] 1696 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[3] 1690 63
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[6] 1707 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_4_sqmuxa_i_RNIVV2Q 1360 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_Z[24] 1866 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[1] 1705 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_18_0 1725 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[29] 1716 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[13] 1712 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[12] 1619 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[101] 1903 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_2330_11 1572 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[12] 1381 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1523_1 1625 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[35] 1894 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3576_0_1_1[1] 1759 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[3] 1585 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNIPP8U[7] 1570 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[7] 1859 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[4] 1456 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_102 1578 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[5] 1765 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/maybe_full 1625 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/ram_size[0]_RNIPNSD1[1] 1522 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[20] 1689 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_1[6] 1558 126
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[2] 1527 123
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state84 455 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[3] 1436 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_sn_m8_RNILJH85 1603 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control_RNO[6] 1414 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[29] 1734 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[7] 1379 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[5] 1490 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[48] 1866 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/busyReg_2_RNO_1 1377 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[7] 1424 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14[24] 1451 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a3[87] 1888 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_one_beat_RNI769K 1886 90
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_358 1491 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_ctrl_jalr 1715 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_1[10] 1633 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[12] 1539 97
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_277 1637 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_o13_2 1684 84
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST4/U0 1593 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[15] 1729 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1574 1671 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[21] 1645 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_7[0] 1491 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[4] 1488 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_1_RNO_3[1] 1494 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_RNO_0[3] 1646 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[22] 1618 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[25] 1407 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[24] 1558 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][0] 1573 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_4982_0 1519 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[15] 1899 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_3_5_0_51_a2 1357 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[8] 1560 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[24] 1878 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[2] 1573 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1494_u_1_1 1692 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[23] 1674 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_RNO[3] 1801 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[32] 1893 78
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.INTR_reg49_1 1773 27
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_RNO[4] 1719 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_27 1689 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1370_0_sqmuxa 1512 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNI7AQ61[7] 1638 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[19] 1627 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2289_0 1752 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_RNO[4] 1463 57
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count_n4 1666 18
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_352 1670 21
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state_ns[5] 1772 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2885_1[2] 1628 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102547_0_a2_4 1378 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[29] 1752 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[12] 1555 127
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_202 1606 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[28] 1558 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[24] 1706 120
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[2] 1795 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscCount[0] 1599 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[5] 1410 43
set_location IO_0/UART_0/UART_0/uUART/rx_byte_in_1[7] 1792 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1469[4] 1572 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[15] 1632 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_21 1571 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_RNO[1] 1493 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_bm[3] 1665 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[17] 1858 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[10] 1604 55
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST2/U0 1615 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[30] 1475 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[29] 1709 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[4] 1783 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_3 1377 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[25] 1444 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_405[3] 1543 19
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_61 1437 15
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[26] 1629 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_18_1[4] 1460 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_0 1736 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[6] 1762 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[3] 1736 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_Z[22] 1862 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_0[2] 1466 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[28] 1664 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control_RNO[8] 1369 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142_RNI2LLH_0[5] 1509 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7_i_m2_i_m3[3] 1472 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_RNO[5] 1412 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_7 1700 87
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_count_RNO[2] 1808 21
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC1_stxp_dataerr 1704 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_252[0] 1539 112
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_125 1605 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[24] 1890 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[17] 1598 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[28] 1573 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_2e_1 1493 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[5] 1394 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[8] 1587 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[56] 1876 84
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST3/U0 1604 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[5] 1679 64
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state_RNI978D[2] 1767 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[11] 1691 103
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_74 1504 15
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state87_1 449 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_431_1[2] 1523 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[16] 1411 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[24] 1425 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[19] 1782 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_25[0] 1647 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[36] 1867 81
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG2_0 1617 27
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[2] 1680 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[19] 1650 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_size[0]_RNIMGC91[2] 1507 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[1] 1687 61
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[4] 1667 37
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_355 1484 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7146_0_a2_1_RNI6MMD1 1400 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[11] 1810 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[22] 1765 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4] 1577 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_2_d_ready_RNIQ0EL 1517 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[17] 1707 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/io_deq_valid 1539 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2211_0 1687 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[7] 1377 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_171_i_m2_RNIPD3O1 1546 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_mem_cmd[2] 1663 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[3] 1395 36
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHSIZE_Z[1] 1664 31
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG2_2 1612 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[24] 1652 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[0] 1572 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[26] 1558 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[18] 1803 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_438[5] 1546 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST2/U0 1614 36
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/un1_HTRANS 1703 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[27] 1638 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_30_rep1 1491 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0_a2_0[6] 1664 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_control_dmode_0_sqmuxa 1837 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_hit_way 1556 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0[2] 1604 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[14] 1892 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_in_0_d_valid_ns 1591 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[15] 1898 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_5[13] 1387 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[30] 1582 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[5] 1597 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_14 1674 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_6[1] 1483 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[8] 1865 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_a6_2_3 1698 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIIRTR[14] 1587 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[27] 1674 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_3461_3 1363 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[15] 1387 69
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[4] 1562 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[17] 1640 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_15[0] 1602 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316[4] 1528 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[17] 1661 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0[5] 1697 141
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_count[2] 1808 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[7] 1373 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[5] 1565 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_release_data_valid_RNIOSI01 1554 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2985_1_RNO[0] 1614 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/un2__T_1134lto9 1416 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7_i_m2_i_m3[5] 1471 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_19_1_sqmuxa_i_a2_8 1399 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2209 1686 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[11] 1771 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[26] 1572 127
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg[5] 1702 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[1] 1511 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[13] 1767 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[0] 1703 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_83 1938 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_23 1693 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_o2[10] 1478 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCON/tx_fifo_write_sig12_1 1755 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNILL3K[3] 1501 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[0] 1723 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_1_5_0_835_i_i 1379 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[15] 1730 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI4FCV_0[21] 1641 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[27] 1497 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[2] 1383 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[77] 1904 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[25] 1653 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[13] 1781 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[5] 1453 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m0_2_03_2_0 1678 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5_am[3] 1531 99
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1 1742 179
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_flush_valid_pre_tag_ecc 1596 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[20] 1774 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0_0[2] 1592 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[6] 1708 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI9JBV[19] 1653 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_0_1_sqmuxa_0_RNI58N31 1389 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_5[27] 1468 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/replay_wb_common_1_0 1636 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/maybe_full_RNO 1598 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[10] 1841 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1_0_o2_RNIS66C8[23] 1424 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_9[3] 1848 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_RNO[7] 1386 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[29] 1881 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1026_3 1697 78
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_5 1604 42
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/un1_rd_pointer_q_1.CO2 1731 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[28] 1853 108
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/wr_pointer_q[3] 1737 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_11 1466 19
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[4] 1792 37
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_36[2] 1734 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[30] 1882 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_mask[0] 1581 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIBTTG1[21] 1623 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[27] 1797 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_ctrl_csr_3_cZ[0] 1706 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[4] 1491 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[92] 1899 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_error[0] 1656 73
set_location IO_0/UART_0/UART_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a2_1 1809 24
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv_0[7] 1700 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/LevelGateway_1/inFlight_RNO 1580 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_5_0_a2[23] 1436 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[104] 1908 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640_7[0] 1533 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_7[10] 1437 75
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_par_calc.rx_parity_calc_4_u 1803 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[19] 1702 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[52] 1614 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[30] 1721 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3141[6] 1702 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109[9] 1488 97
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_57 1653 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[2] 1727 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[21] 1721 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3[1] 1845 84
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_120 1666 15
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_am[3] 1787 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[30] 1654 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_debug_if_u 1754 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189_1__T_1189_1_0_1_RNO 1756 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1216 1501 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_ctrl_branch 1720 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[54] 1612 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[9] 1848 81
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/INVBLKY0[0] 1581 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_4[8] 1386 69
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnextzero_m6 464 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[17] 1769 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[20] 1623 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_812 1547 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[27] 1776 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[15] 1398 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[17] 1649 63
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_0[4] 466 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am[6] 1603 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/un1_value_2 1699 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_RNO[2] 1803 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_472 1566 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[27] 1356 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[14] 1334 43
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[10] 1671 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNII6IJ[12] 1605 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[19] 1633 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_ns[1] 1687 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[28] 1641 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_first 1539 118
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC3_msrxp_strobe 1703 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[34] 1897 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_0_RNIQCI26[29] 1414 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[30] 1652 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[24] 1849 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279[1] 1533 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[60] 1788 135
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_m3[2] 1561 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[25] 1571 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_write_0_0 1631 84
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[1] 1802 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1475[6] 1601 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[28] 1703 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[15] 1640 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[18] 1370 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNIVB986 1518 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_925_i 1637 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[28] 1393 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[8] 1340 43
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 1796 24
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[5] 1678 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114_2[45] 1594 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0 1416 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[19] 1703 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[12] 1662 111
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_RNI55OED[6] 1566 129
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_ns_i_0_0_a2_2[3] 1731 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_lm_0[0] 1866 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_o3_0_0_o2_0[2] 1484 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[11] 1565 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[15] 1785 93
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_RNI5AMJC[4] 1562 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_m9_1 1640 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[5] 1613 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[30] 1434 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[31] 1784 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns_1[3] 1773 114
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv[0] 465 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[20] 1884 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_RNO[2] 1385 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[22] 1708 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[15] 1608 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIA11G2[17] 1614 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[6] 1627 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_448[3] 1662 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_160_RNIUEQP[0] 1679 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[9] 1578 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_186_0_I_4 1789 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[29] 1704 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][25] 1623 49
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_strobe 1700 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[17] 1634 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_RNO[2] 1496 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[19] 1543 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[0] 1373 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[3] 1505 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[8] 1337 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[7] 1756 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_18_rep1 1427 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5[8] 1609 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560[60] 1549 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[24] 1703 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_722[3] 1521 45
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_3[0] 1710 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[4] 1757 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_37_5_0_0 1353 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[3] 1404 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[15] 1674 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[17] 1784 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[14] 1682 102
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_88 1679 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_sn_m8_RNIO0R12 1585 102
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[29] 1668 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full 1701 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[13] 1884 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_valid 1539 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[27] 1720 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_sn_m8_RNIHEG85 1600 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1405[1] 1479 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_RNO[4] 1494 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_39 1820 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[31] 1590 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/value 1550 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid_sync_0/reg_0/q 1418 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_1155 1363 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/io_singleStep 1833 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_43 1679 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/invalidated_2 1729 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[14] 1673 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7_i_m2_i_m3[6] 1461 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[6] 1585 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[14] 1712 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[1] 1558 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1242 1830 111
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[6] 1782 16
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST2/U0 1605 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[24] 1663 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[28] 1391 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[2] 1399 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[22] 1646 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_1 1419 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[14] 1655 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[23] 1692 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16[21] 1436 51
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHSIZE[1] 1538 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[30] 1568 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[5] 1937 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[25] 1551 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[9] 1612 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_axb_0 1645 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91_RNIR3FQ4 1639 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[3] 1420 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_25 1915 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNI12KS[1] 1590 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_addr[5] 1569 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[20] 1892 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[13] 1807 88
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[11] 1569 127
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_state4 1725 9
set_location IO_0/UART_0/UART_0/uUART/un2_clear_framing_error 1802 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0__RNIH84D[3] 1563 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3[16] 1529 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[44] 1930 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_storegen_mask[3] 1575 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_14_i_m2[8] 1396 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_118 1509 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_4_tz 1683 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[20] 1561 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[15] 1357 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_256 1537 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0[30] 1562 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[14] 1722 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[0] 1389 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[13] 1674 132
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/CLK_DIV[7] 1726 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_1_RNO_8[1] 1481 15
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/masterRegAddrSel 1537 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_7e 1496 9
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_343 1483 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[21] 1719 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_ld_array_i_a2_1[5] 1615 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0[12] 1753 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[21] 1376 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2040 1662 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[1] 1574 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_10[30] 1437 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[13] 1754 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[4] 1659 135
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNIKAJE[27] 1597 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[30] 1706 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_typ[2] 1621 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0_1_1[5] 1696 141
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_239 1503 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3576_0_1_1[0] 1727 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_169_0_sqmuxa_2 1664 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_mem_0_a_bits_opcode_0_0_1[1] 1554 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_973_0 1683 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_31 1465 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_mask[0][1] 1581 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_266_6[1] 1531 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_20e 1467 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[13] 1884 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_0[14] 1365 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[2] 1404 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[10] 1595 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_5[0] 1606 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[10] 1819 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[4] 1559 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIK8IJ[13] 1609 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_m3_0_a3_1 1433 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_69 1910 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[26] 1575 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[0] 1389 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[28] 1815 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_35 1727 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[27] 1556 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[7] 1474 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[10] 1814 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158[12] 1523 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[74] 1903 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_0_917 1589 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[27] 1580 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[4] 1573 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[12] 1771 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[53] 1872 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12[24] 1450 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[11] 1581 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_21 1650 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[5] 1758 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI6MGP[4] 1620 117
set_location IO_0/UART_0/UART_0/uUART/make_RX/framing_error_0_sqmuxa 1791 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[0] 1641 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_victim_state_state[0] 1555 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_793 1546 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1052_0_a2 1853 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1046_3_0 1833 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI0Q4S[2] 1687 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[30] 1540 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[4] 1534 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[27] 1654 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][2] 1639 64
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST1/U0 1617 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_4[2] 1829 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns_1[4] 1775 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_1[13] 1430 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[96] 1913 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1398[6] 1558 79
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel_10_i_0_o2[3] 1728 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[25] 1646 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI28G92[12] 1638 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[8] 1362 72
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/tckgo_2_sqmuxa 437 3
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[2] 1663 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[7] 1760 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1449_ns[0] 1483 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_address[8] 1355 37
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST3/U0 1603 36
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_alldone_0_sqmuxa 1700 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1353_0 1681 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[6] 1391 54
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.udrck_clkint_1 576 5
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[25] 1649 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_RNI2ODH[19] 1711 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_49 1929 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[17] 1735 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1578 1717 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_2_d_ready 1522 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/completedDevs_8[1] 1518 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[26] 1562 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a13_1_0 1698 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_5[6] 1483 57
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[0] 1801 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_RNO_12 1591 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3318_cry_2_RNIV3NN 1589 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_sn_m8_RNIQCSD5 1591 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[23] 1399 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[14] 1632 48
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_shift[7] 1818 28
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o_2_1_1[1] 1768 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[47] 1907 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3304_RNI36RF 1528 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_Z[1] 1441 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[117] 1932 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1040_3_0 1837 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[30] 1652 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_20 1928 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_840_i 1367 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_65 1695 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[13] 1562 76
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[17] 1673 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_4982_sx 1517 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[19] 1774 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[0] 1519 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3068 1585 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_Z[15] 1844 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[7] 1407 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_probe_way 1550 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_lm_0[9] 1503 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_39 1346 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2976[1] 1587 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/io_deq_bits_address[4] 1531 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[6] 1853 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_breakpoint 1821 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][12] 1573 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_2[2] 1636 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[27] 1679 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[18] 1603 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[23] 1375 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[20] 1625 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_0[0] 1563 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[6] 1753 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3028[6] 1694 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[46] 1561 87
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[34] 1676 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[126] 1916 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1414_1 1697 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[8] 1611 117
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[6] 1795 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[29] 1893 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_victim_state_state[1] 1552 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[28] 1445 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[30] 1593 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[21] 1608 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_Z[1] 1454 61
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0_RNO_0 1706 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_67 1889 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_0[29] 1470 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037[2] 1697 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[17] 1400 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_29 1496 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[5] 1592 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[30] 1544 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[26] 1791 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[7] 1841 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[31] 1469 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_debugint 1723 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[11] 1560 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_full_RNIVLLK 1547 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_31_am[0] 1618 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_643[2] 1544 27
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNO 1731 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/wb_dcache_miss 1649 87
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/count[0] 1526 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_14 1649 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_addr[0] 1365 34
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel[1] 1728 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[36] 1556 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[9] 1688 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[7] 1690 117
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_28 1455 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[15] 1640 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[1] 1435 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[16] 1705 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC1_msrxp_pktsel 1715 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[4] 1931 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am_1[11] 1605 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[9] 1506 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_RNO[6] 1462 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_cause[2] 1781 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[16] 1710 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_47 1943 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_28[0] 1640 138
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[11] 1800 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_925_i_0 1621 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[6] 1733 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_2_a_bits_mask_i_a2[0] 1561 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825[3] 1588 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1502[2] 1694 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_1_RNO_2[1] 1457 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedReqs_0_tag[0] 1637 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2_i_m3[1] 1498 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[21] 1372 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[62] 1914 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[1] 1371 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_19_1[4] 1440 57
set_location IO_0/UART_0/UART_0/uUART/make_RX/clear_parity_en_1_sqmuxa 1812 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1469[0] 1615 130
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[3] 1605 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_9 1629 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[6] 1848 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[31] 1692 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_first_RNO 1682 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_1_d_bits_size[0] 1549 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[31] 1615 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[25] 1756 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[14] 1560 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_6[6] 1447 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3069_1.CO2_i_a2 1580 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1247 1557 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[0] 1519 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_0[25] 1424 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[8] 1715 114
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNIE3IE[12] 1567 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNID929B[29] 1613 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_34 1909 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[11] 1503 52
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[2] 1616 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[24] 1678 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_replay_4 1760 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_471[2] 1553 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_722_1 1554 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[15] 1724 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[16] 1831 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[0] 1732 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[25] 1661 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[10] 1519 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_973 1675 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1028 1835 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[11] 1862 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c[3] 1500 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[14] 1385 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[6] 1739 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[19] 1734 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNINF8L[31] 1492 45
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_34 1567 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[65] 1925 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_18[0] 1649 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[7] 1565 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_addr[2] 1577 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source[0][0] 1531 79
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/DEFSLAVEDATASEL_3 1697 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246[1] 1881 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[21] 1612 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[11] 1439 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_RNO[0] 1898 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[8] 1364 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[4] 1682 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_275_12_i_a2_RNIMTGG 1364 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[57] 1548 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[10] 1733 121
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[27] 1851 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/un1_value_1_4 1591 132
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[7] 1676 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[126] 1929 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[20] 1812 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[0] 1407 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[23] 1578 97
set_location IO_0/UART_0/UART_0/uUART/rx_byte_in_1[3] 1798 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[17] 1626 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[7] 1684 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[4] 1539 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[18] 1530 58
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_RNI38MJC[3] 1535 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_10 1675 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_o3_0_a2_0_0_o2_RNITSLD6[2] 1451 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[14] 1663 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[8] 1580 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/invalidated 1729 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[13] 1723 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_2_0 1738 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[24] 1549 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[4] 1529 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[11] 1579 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_700 1627 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_RNO[6] 1492 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[10] 1769 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/id_reg_fence 1696 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[4] 1478 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[4] 1574 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[4] 1632 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/ram_opcode[0][0] 1573 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2865_1_5 1616 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIOFFH[30] 1600 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_5 1420 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[24] 1610 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7[30] 1630 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[8] 1720 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_20 1666 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[13] 1597 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_0_sqmuxa 1715 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[26] 1758 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[6] 1423 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[0] 1422 33
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[7] 1675 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560[65] 1591 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[23] 1783 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_107 1542 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/cfg_ssel[4] 1718 28
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/selNextAddr_0_a2 1692 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[2] 1460 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[1] 1509 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_ns[4] 1689 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[17] 1753 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[24] 1735 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[8] 1574 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1058 1665 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[29] 1674 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[12] 1651 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[0] 1433 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[5] 1865 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_722_0_3 1545 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[25] 1461 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[14] 1364 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIGKPM[19] 1617 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[33] 1713 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_6[24] 1470 33
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/HREADYOUT_4_0_1 1702 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[20] 1891 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[16] 1601 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[104] 1919 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[28] 1708 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1042 1845 114
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST2/U0 1590 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_23_RNIUE5B1 1695 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1459_ns[1] 1473 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[5] 1538 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][19] 1560 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[30] 1432 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[29] 1716 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[12] 1696 100
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST2/U0 1545 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNIOCTA[12] 1726 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[20] 1583 34
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[33] 1618 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[9] 1916 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_m3 1696 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[17] 1706 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause_12_0_iv_i[1] 1783 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[31] 1709 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[7] 1374 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1487[3] 1636 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_cause[2] 1719 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_ctrl_csr_3_cZ[2] 1705 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[29] 1689 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_20 1561 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[34] 1906 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[30] 1810 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2865_1_RNITCTH 1606 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[28] 1580 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/blockProbeAfterGrantCount_0_sqmuxa_1 1608 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[22] 1782 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_RNO[2] 1446 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[17] 1705 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag_9[3] 1628 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[19] 1715 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[63] 1918 96
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[1] 1766 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[20] 1680 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[0] 1445 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[26] 1673 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_1[4] 1460 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[11] 1610 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_i_0[3] 1662 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[18] 1706 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[28] 1699 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[29] 1731 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[18] 1620 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[18] 1870 108
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[17] 1704 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[24] 1657 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_93 1904 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0[31] 1554 114
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state[2] 474 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[25] 1777 102
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/tckgo 469 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[46] 1913 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[1] 1761 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[29] 1868 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_0 1661 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[20] 1614 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNI3O4L[19] 1490 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[83] 1937 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[0] 1372 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[43] 1810 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[40] 1909 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[6] 1551 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1559[65] 1590 84
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o_2[1] 1767 24
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_0[7] 1778 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_2[5] 1759 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2106 1628 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[24] 1772 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1_0[20] 1698 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[1] 1455 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[21] 1615 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[5] 1390 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[2] 1409 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[22] 1700 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[19] 1689 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[8] 1861 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[14] 1711 67
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_146 1657 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[14] 1791 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[6] 1708 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_i_RNO[0] 1650 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[6] 1377 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[14] 1607 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[55] 1909 103
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_i_RNO[2] 454 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[23] 1524 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[27] 1649 54
set_location IO_0/UART_0/UART_0/iPRDATA_Z[6] 1784 31
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv[4] 1698 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[22] 1878 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[18] 1401 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/io_in_0_d_valid_ns_1 1523 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7_i_m2_i_m3[4] 1460 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIE3NN[3] 1537 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[4] 1584 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_757 1544 72
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg[1] 1692 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[12] 1771 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNIB0VT[15] 1618 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[26] 1810 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_2[21] 1631 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[5] 1635 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14[3] 1502 60
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST1/U0 1604 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_probe_state_state_3[0] 1559 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037[5] 1698 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1__RNIQO731[1] 1582 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_tag[2] 1653 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[15] 1668 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[10] 1671 91
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[3] 1779 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[8] 1707 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[27] 1720 108
set_location IO_0/UART_0/UART_0/uUART/DATA_OUT[6] 1777 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[25] 1783 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[5] 1700 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[40] 1896 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[7] 1587 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/ipi_0_RNO 1544 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[30] 1795 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[3] 1670 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[35] 1892 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[8] 1775 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[27] 1572 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[6] 1534 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[14] 1603 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_opcode[2] 1544 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[31] 1651 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/m0_4_03_3_0 1927 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[26] 1709 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[15] 1697 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[29] 1642 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_14 1936 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_93 1537 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[10] 1675 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[11] 1621 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[17] 1717 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[23] 1736 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[16] 1694 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[7] 1604 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_252[2] 1550 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_opcode[0][0] 1508 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_23 1713 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[25] 1786 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_11[7] 1813 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[25] 1473 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1588_1[0] 1381 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_addr[4] 1566 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[48] 1887 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_16e_RNO_0 1452 15
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNISGKJ[1] 1547 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[4] 1430 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[28] 1575 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[71] 1560 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_10[16] 1376 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr[3] 1586 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[3] 1730 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[3] 1735 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[4] 1575 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0_1_1[4] 1754 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[7] 1424 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[29] 1392 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[19] 1770 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[12] 1575 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[20] 1865 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[20] 1939 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Queue_3/maybe_full 1501 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3014_param_ns[1] 1556 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[10] 1649 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[20] 1939 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[25] 1721 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[5] 1817 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[28] 1690 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_1[14] 1542 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_421_i 1348 45
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_209 1652 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[2] 1860 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[12] 1657 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[4] 1528 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[3] 1429 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[7] 1658 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[102] 1931 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_debug_RNO 1825 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[71] 1901 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12[21] 1429 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[30] 1770 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_RNO_0[2] 1651 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[39] 1769 141
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_datain[4] 1732 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[50] 1951 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[9] 1690 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[1] 1646 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[13] 1626 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_15_sqmuxa_0_a3_0_a2_0_RNIOFJR5 1433 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[19] 1801 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109[4] 1494 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[29] 1775 84
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count[1] 1661 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[28] 1874 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[1] 1706 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_send_1_sqmuxa_0_o2 1638 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_0_RNIN2O01[16] 1369 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0_a2[5] 1676 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_33[0] 1539 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/c_last 1530 87
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[6] 1655 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_23_2 1704 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[6] 1587 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[21] 1600 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_0[30] 1557 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[3] 1840 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag[5] 1638 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[12] 1350 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[6] 1426 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1007 1674 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[10] 1563 31
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/latchAddr4 1709 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_15 1683 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_49 1814 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[27] 1805 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1_0[19] 1693 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[14] 1653 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[13] 1653 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ma_st_array_i_o6_0[5] 1625 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_62668_0_a2 1442 51
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[7] 1820 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[7] 1770 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[3] 1687 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[16] 1716 103
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/latchahbcmd3_2_1 1531 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[10] 1590 115
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_bit_sel[1] 1784 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7_i_m2_i_m3[0] 1495 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs[0] 1572 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$_RNO[0] 1371 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_275_12_i_a3_1_3 1363 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16[27] 1466 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2_RNO[22] 1484 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[5] 1462 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[7] 1480 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[14] 1622 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[6] 1766 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[11] 1568 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[30] 1553 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_RNO[7] 1377 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[8] 1592 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5_ns[1] 1534 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[94] 1902 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2145_0_RNO_6 1667 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_0_8_iv_RNO[0] 1715 105
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sram_done_RNI5N831 1693 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[28] 1663 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[22] 1764 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[26] 1658 126
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 1795 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[28] 1787 100
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[0] 1796 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[24] 1625 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[49] 1782 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_9_RNO 1352 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/io_deq_bits_size[2] 1537 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/commandWrIsAccessRegister_1_i_o2_3 1390 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[27] 1635 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_0_i_0_1 1422 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[40] 1918 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[26] 1659 111
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state_RNO[3] 1768 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_31_bm 1673 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[23] 1806 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[5] 1384 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[0] 1405 42
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_1[2] 1727 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[11] 1779 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[9] 1567 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114_2[44] 1583 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[2] 1685 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1024_3 1844 111
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[11] 1678 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][5] 1657 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1631_3_sqmuxa_2_0 1531 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_29 1541 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[5] 1799 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[31] 1794 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[3] 1397 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[19] 1538 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/un2__T_3052_RNIQU791[0] 1642 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[72] 1899 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[17] 1788 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2470 1817 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend_sync_0/reg_0/q 1364 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[3] 1411 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[23] 1584 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[25] 1598 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_25[1] 1453 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_out_0_a_valid 1543 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI6OO21[14] 1644 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7_i_m2_i_m3[0] 1447 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_3076_RNIOFOR 1610 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[30] 1879 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2052[2] 1555 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_0_AND_INST3/U0 1575 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_10_RNO 1626 111
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_17 1567 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[124] 1930 97
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNILBJE[28] 1574 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[9] 1755 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/_GEN_61_i_o3_0 1376 24
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[5] 1683 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_addr[7] 1561 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[3] 1411 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[2] 1567 52
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA[0] 1728 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI7IVAA[27] 1628 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[6] 1421 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v_0[3] 1627 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_1_RNO_3 1626 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[26] 1610 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_RNO[4] 1430 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[70] 1908 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[14] 1906 99
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_73 1513 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_10[25] 1457 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[48] 1949 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[13] 1869 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_Z[19] 1870 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1363_am[0] 1470 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_16 1638 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[0] 1372 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[20] 1363 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_21_5_0_0_0 1376 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_27_i_o2 1569 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[23] 1353 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_4_RNO_2 1627 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_1 1506 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_30_RNIEFOB 1469 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7146_0_a2_1 1403 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[55] 1925 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[4] 1434 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[17] 1914 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[26] 1642 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[17] 1789 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q 1389 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[30] 1847 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/un1_value_1_2 1532 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[14] 1836 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[6] 1677 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[3] 1620 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[2] 1573 34
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST2/U0 1584 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_release_data_valid 1599 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[2] 1530 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_0_sqmuxa 1837 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[22] 1752 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2145_0_RNO_15 1711 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un2__T_2106_1_RNIDSBH1 1666 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[20] 1362 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_446_1 1518 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[11] 1501 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[10] 1691 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid_sync_2/reg_0/q 1363 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[30] 1739 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_0[2] 1482 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[10] 1586 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[8] 1721 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/tag_array_0_tag_rdata_addr_pipe_0_0[2] 1764 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_source[0] 1569 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_3 1729 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_618_ns_1[2] 1543 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1 1807 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[17] 1348 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][16] 1569 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[1] 1728 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_75 1758 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1376_i_a3_2 1518 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_RNO[6] 1378 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_10 1585 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[31] 1572 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_RNO[6] 1410 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_81 1937 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[19] 1731 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_10 1355 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1247_sx 1558 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[17] 1648 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[1] 1683 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag[4] 1626 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[28] 1816 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7082_0_a2_1_a2_0 1356 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_last 1682 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[8] 1721 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[23] 1737 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[15] 1828 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_sn_m8 1594 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[1] 1707 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[18] 1660 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_123_1_5 1734 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2047 1668 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1559[61] 1728 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_xcpt_ld_u 1820 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_82 1564 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$[1] 1378 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_532_1.CO0 1558 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[28] 1848 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[3] 1418 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[26] 1654 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[10] 1568 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[43] 1929 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[24] 1576 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[20] 1735 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[26] 1861 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_sn_m8_RNION202 1584 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[1] 1390 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[16] 1625 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[44] 1901 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[31] 1728 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[6] 1409 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_ns[8] 1602 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_0_d_valid 1506 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_size[1] 1658 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_737_1.CO0 1520 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[16] 1795 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[21] 1879 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0[10] 1605 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[18] 1626 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/count[5] 1650 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7_i_m2_i_m3[7] 1453 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[20] 1781 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[4] 1440 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[50] 1888 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_19_9[4] 1495 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[30] 1489 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[15] 1637 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[56] 1873 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[16] 1713 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[15] 1611 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[21] 1612 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[11] 1780 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[8] 1584 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[15] 1840 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[11] 1704 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0[4] 1476 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/_T_21_0_a2_1 1566 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[7] 1613 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0[10] 1771 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[1] 1706 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[15] 1779 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am_1[9] 1604 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_0[15] 1361 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m33_4 1548 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[11] 1403 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2[15] 1828 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[10] 1841 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_0/reg_0/q 1438 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am_1[7] 1599 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_132 1806 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4] 1593 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[48] 1560 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[25] 1720 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[78] 1553 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mstatus_mie_0_sqmuxa 1857 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[30] 1455 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI4MO21[13] 1653 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_15 1809 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5[7] 1623 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_4 1736 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[21] 1604 135
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg_5_2_161_a2 1735 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0_0[6] 1604 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[12] 1677 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNI34KS[2] 1592 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[31] 1577 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_27 1538 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_4 1695 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[11] 1683 69
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel7 1722 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_831_1 1585 51
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[1] 1657 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[12] 1617 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1406_ns[0] 1487 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[26] 1675 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_6350_RNI60U31 1425 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_midbit 1708 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[3] 1599 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[30] 1787 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_RNIA01MO[4] 1423 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_i_o2_0[1] 1529 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_6_0_3 1699 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[5] 1849 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102563 1373 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[5] 1422 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1342.ALTB[0] 1454 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_13 1346 49
set_location IO_0/UART_0/UART_0/uUART/make_RX/un1_parity_err_0_sqmuxa 1792 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_299 1482 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[28] 1794 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[6] 1411 21
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_ns_i_0_0_1[3] 1730 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_63 1674 129
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_dhold_dec_0_0_a2_1_a2 1735 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_hwrite 1654 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825[1] 1585 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[20] 1361 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI79OM2[7] 1641 117
set_location CLOCKS_RESETS_0/AND3_0 550 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_ctrl_sel_alu1_5_iv_i_RNO[0] 1673 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI2MST1[3] 1627 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3016_1_3 1630 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_extra[0][5] 1546 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNIQUN5C 1416 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[3] 1475 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_RNI0BB13 1562 117
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_7 1678 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[16] 1739 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0[43] 1653 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136[5] 1506 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[18] 1638 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[12] 1413 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNITFUG1[27] 1630 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[31] 1846 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_1963_i 1614 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_76 1951 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[110] 1922 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[5] 1439 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[31] 1878 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[9] 1687 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_20_2_a2_0_a3 1365 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[26] 1790 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[15] 1730 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_20[0] 1645 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid_sync_1/reg_0/q 1362 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[13] 1598 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_9[0] 1580 117
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[2] 1670 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[2] 1513 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_25 1489 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[119] 1907 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][14] 1653 55
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/rd_pointer_q[3] 1729 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[21] 1724 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[3] 1396 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[7] 1431 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0[8] 1767 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[1] 1723 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[26] 1443 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[18] 1400 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][1] 1666 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[20] 1616 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1948_0[7] 1816 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[11] 1469 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[4] 1459 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mie[3] 1853 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[13] 1701 102
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[1] 1712 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[26] 1870 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1459_bm[1] 1486 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[5] 1757 82
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HSIZE_d[0] 1656 31
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_0_a2_5 1525 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_RNO_9 1594 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[17] 1952 96
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/un1_rd_pointer_q_1.CO0_i_0 1690 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[18] 1760 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_size[0] 1537 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[5] 1849 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[30] 1626 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[22] 1933 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[21] 1640 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[14] 1333 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_6e 1453 18
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA[1] 1707 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_10[0] 1609 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_1/reg_0/q 1433 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[25] 1572 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[5] 1678 112
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_byte_Z[5] 1803 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_136 1819 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[22] 1719 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[12] 1637 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/maybe_full 1531 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_3[12] 1642 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1047_0 1666 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[9] 1765 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1024_3_0 1802 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2280 1677 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[26] 1566 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[27] 1450 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ma_st_array_i_o6_0_RNIB77R[5] 1620 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2093 1657 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[52] 1931 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1481[2] 1649 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[23] 1861 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7154_0_a2_0_RNIQUNLD 1425 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[28] 1436 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[29] 1778 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[12] 1899 108
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST2/U0 1539 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[26] 1878 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNI0GRG1[19] 1639 45
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/un1_PADDR_2 1736 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[19] 1543 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[10] 1576 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_6035 1516 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[5] 1761 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[30] 1710 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNIUPNH[1] 1578 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][9] 1601 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[27] 1400 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14[23] 1398 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1487[2] 1647 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[5] 1399 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[7] 1473 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_RNO[3] 1453 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[16] 1624 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_o2_2 1361 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[10] 1808 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/q 1365 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[16] 1697 130
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control2[2] 1722 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[5] 1412 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[22] 1717 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[6] 1559 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[0] 1452 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_size[1] 1657 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[31] 1496 46
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/masterRegAddrSel_RNO_0 1530 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[2] 1440 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[23] 1610 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[14] 1384 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[120] 1911 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[14] 1862 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_flush_pipe 1662 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[12] 1691 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNIHDIE[19] 1628 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_0_RNIANRM6 1421 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_1[4] 1798 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[107] 1927 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248[1] 1488 85
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[10] 1651 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[7] 1760 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_37 1678 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/io_interrupt 1832 84
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[11] 1649 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/_GEN_7_1_1_RNO 1376 18
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState_ns[4] 1698 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[26] 1709 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIKERL[2] 1626 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7[5] 1681 33
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[17] 1705 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[8] 1586 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[11] 1772 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3103[35] 1575 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_6[27] 1443 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[14] 1873 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[23] 1878 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[12] 1572 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/full 1529 34
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST1/U0 1586 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/q 1424 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[30] 1815 96
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg_empty 1811 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[0] 1616 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[15] 1365 66
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_67 1562 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING/_T_693_0[0] 1577 31
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_72 1433 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_91 1755 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_1[9] 1458 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_31_RNO 1627 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[3] 1438 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[12] 1710 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167[16] 1629 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[18] 1823 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[3] 1420 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[7] 1386 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ma_st_array_i_o6_0_RNI4QUO[5] 1629 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[25] 1866 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[3] 1531 112
set_location IO_0/UART_0/UART_0/uUART/rx_byte_in_1[4] 1809 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[8] 1761 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_244 1680 43
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[14] 1568 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_am_1[5] 1584 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_9[25] 1445 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1__RNIUS731[3] 1595 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNO[1] 1415 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_ns[9] 1596 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[26] 1662 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[12] 1815 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_1_6_cZ[1] 1709 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[4] 1830 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[19] 1601 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[22] 1374 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[0] 1583 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2878_RNIRR5O1[0] 1590 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIRV3N[24] 1578 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_eccMask_ss0 1593 111
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_bit_cnt_4[0] 1816 21
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr8_1 1791 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0_0_tz_0_RNO[29] 1469 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[2] 1875 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q 1373 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[7] 1468 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[22] 1778 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv_0_cZ[4] 1489 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[0] 1574 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[9] 1723 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1__RNISQ731[2] 1593 75
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[15] 1630 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[9] 1732 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_27_i_a2_0 1532 96
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[9] 1798 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_440[0] 1636 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[5] 1564 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[31] 1789 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[19] 1872 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[20] 1713 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[14] 1621 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_11 1388 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[13] 1599 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3341_0 1558 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[4] 1388 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[26] 1788 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[22] 1644 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_686_1_1 1534 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[12] 1599 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[13] 1624 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[16] 1559 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2176_NE_0 1681 96
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_183 1672 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[18] 1627 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1240 1828 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_dmem_invalidate_lr_0 1672 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[22] 1546 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_8[4] 1829 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_1/reg_0/q 1420 28
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel7_0_0 1710 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[5] 1716 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[7] 1660 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[8] 1567 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[18] 1399 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[7] 1394 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[15] 1895 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_0_RNO[0] 1439 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dcsr_cause_7[0] 1807 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][6] 1628 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[6] 1493 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7_i_m2_i_m3[1] 1497 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[3] 1588 61
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clock_rx_q2 1727 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushing 1586 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[19] 1719 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[5] 1445 70
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_a3[0] 1787 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_nss_i[0] 1564 87
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/ram256x8_g5/INV_1 1796 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNI40OH[4] 1543 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_10[0] 1472 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[107] 1920 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[7] 1724 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[8] 1578 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[17] 1667 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_a3_0_0[1] 1357 45
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[5] 1691 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[23] 1532 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_0 1372 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0[1] 1723 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIIORM[29] 1536 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[2] 1385 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a2_1_0 1703 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[10] 1565 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[14] 1580 85
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HWDATA[6] 1702 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[6] 1523 61
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state_ns_1_0_.m10 1811 24
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST2/U0 1602 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2469 1831 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12_1[26] 1456 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_RNO[0] 1492 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[7] 1538 85
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_0_a2_5_RNI4F8R 1543 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_valid_RNO 1754 87
set_location IO_0/UART_0/UART_0/uUART/rx_byte_in_1[2] 1802 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[29] 1400 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST4/U0 1603 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[28] 1793 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_1[12] 1422 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_842 1565 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[19] 1392 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[5] 1728 100
set_location IO_0/UART_0/UART_0/controlReg1[1] 1781 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_ns[18] 1697 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[9] 1592 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7098_0_a2_1_a2_0_RNI8CT34 1428 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_524_s 1514 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIAQMH6[31] 1654 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.awe1 1599 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_29 1672 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_replay 1788 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/blockUncachedGrant_0_sqmuxa 1606 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[16] 1616 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_opcode[0][1] 1514 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2157_1 1660 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_815[3] 1513 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[7] 1759 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[22] 1627 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_9 1641 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[12] 1873 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[2] 1707 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7_i_m2_i_m3[1] 1454 60
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/rd_pointer_q[2] 1736 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[16] 1708 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel[6] 1411 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[11] 1890 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[14] 1701 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[0] 1683 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7082_0_a2_1_a2_0_RNIRG3V 1436 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7_i_m2_i_m3[3] 1429 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[22] 1424 54
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[13] 1602 145
set_location IO_0/UART_0/UART_0/uUART/genblk1.RXRDY 1805 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1972[1] 1515 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_33 1565 42
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q[0] 1701 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[28] 1541 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[8] 1373 69
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_261 1482 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[21] 1434 64
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[31] 1568 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_13_0_a2 1374 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_12[9] 1421 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[6] 1475 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_33[0] 1662 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[20] 1659 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[20] 1762 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[9] 1644 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/commandWrIsAccessRegister_1_i_a2 1378 42
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[3] 1638 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_RNO[3] 1491 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_1_RNO_9[1] 1485 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[27] 1631 46
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST1/U0 1612 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_618_ns[2] 1542 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_292 1834 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[12] 1700 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI8CPM[15] 1560 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[6] 1700 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[5] 1760 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[24] 1865 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_616 1572 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[25] 1848 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_o6_3 1687 72
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState_ns_a3_0_0[1] 1696 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_44 1771 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/N_2656_i 1388 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[2] 1678 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12_0[26] 1454 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_0_AND_INST2/U0 1578 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1771 1786 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[5] 1590 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_92 1815 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[24] 1652 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189_1__T_1189_1_0_2_RNO 1763 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[9] 1712 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3052 1600 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[28] 1395 31
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[1] 1686 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/un1_io_in_0_c_bits_address_1_0 1559 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[1] 1596 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[23] 1594 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[7] 1408 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[30] 1805 117
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count[1] 456 7
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][7] 1761 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[3] 1602 100
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel[0] 1736 16
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST3/U0 1602 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[103] 1899 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[4] 1439 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[31] 1803 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[7] 1515 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_opcode[0][0] 1539 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscCount[3] 1602 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[19] 1648 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_361_1_RNI1I4D 1553 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[19] 1607 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7_i_m2_i_m3[5] 1434 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_hsize[1] 1663 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_65_0_I_10 1767 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[4] 1484 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[5] 1348 37
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[5] 1674 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIUQ0M[9] 1591 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[28] 1575 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[24] 1655 54
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[1] 1534 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[7] 1712 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[1] 1633 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[24] 1774 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[10] 1641 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[30] 1715 132
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[23] 1567 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[14] 1599 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_RNO[7] 1373 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[16] 1867 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[23] 1782 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][16] 1617 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[8] 1370 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_618_ns[3] 1550 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[2] 1637 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_0[14] 1662 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_266[0] 1528 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/LevelGateway_1/inFlight_RNO_0 1573 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_27 1494 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[20] 1634 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts[5] 1645 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[30] 1944 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIODNN[8] 1590 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[18] 1602 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0_a4_2_bm[6] 1658 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248[7] 1495 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[2] 1534 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[9] 1357 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_param[0] 1621 64
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[29] 1575 139
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/cfg_ssel[2] 1723 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNI3Q0U[20] 1617 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[14] 1602 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[6] 1907 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIVV3K[8] 1401 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[4] 1376 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_mask[0][3] 1579 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0[45] 1654 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_91 1939 99
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_txready_at_ssel 1717 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[28] 1588 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[25] 1630 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_9[27] 1883 108
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel_10_0_0_o2[0] 1722 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_0[8] 1647 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[2] 1757 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_1[13] 1412 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_r[1] 1365 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_Z[1] 1457 61
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA[2] 1706 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[15] 1399 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1__RNIA9831[9] 1645 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_5[6] 1505 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2889[4] 1599 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1320_bm[0] 1497 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[6] 1932 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[3] 1622 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[8] 1860 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_am_1_0[3] 1757 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_RNIUJDH[15] 1737 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNILIKM[13] 1566 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_4_RNO 1418 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_1/reg_0/q 1408 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[4] 1488 64
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_RNI7CMJC[5] 1543 126
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/rx_cmdsize_4_RNO 1698 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[33] 1903 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_71 1687 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI6QQ21[23] 1680 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIMCKJ[23] 1556 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_19 1465 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825_7_ns[1] 1590 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_RNO[0] 1440 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[25] 1409 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_74 1664 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0[28] 1522 42
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST3/U0 1601 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[10] 1588 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[29] 1688 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[8] 1593 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[2] 1454 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[24] 1727 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIE2R21[27] 1658 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2878[0] 1595 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_fifoId[0] 1539 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[14] 1700 55
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/empty_out 1686 19
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_333 1505 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_336 1715 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_0[30] 1437 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[28] 1543 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_23 1589 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[7] 1790 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[13] 1598 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1475[5] 1626 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233[2] 1836 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[8] 1765 88
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_pktsel_0_sqmuxa 1717 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[114] 1941 97
set_location IO_0/UART_0/UART_0/un1_NxtPrdata23_0_RNIUSTA1 1769 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[9] 1719 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_hit_way_RNIJLA71 1550 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_6[6] 1854 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[121] 1915 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[16] 1616 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[7] 1448 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[4] 1389 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[13] 1682 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/skipOpReg_RNO 1375 24
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel_10_0_0_o2[2] 1737 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIDQ6L2[16] 1699 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[1] 1606 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_5[14] 1386 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[24] 1850 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2228 1685 90
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_167 1646 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[17] 1612 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1466 1673 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[46] 1917 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushed_0_sqmuxa 1572 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291[9] 1767 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/un2__T_1674_0 1572 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[24] 1691 49
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][3] 1755 25
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[9] 1681 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[30] 1795 76
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_256 1671 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[11] 1355 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[18] 1875 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2_i_m3[4] 1392 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3515_ae_st 1630 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[10] 1854 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNISGIJ[17] 1597 126
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[13] 1666 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_4 1814 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_bm[0] 1697 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[7] 1375 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037_7_0[7] 1702 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_76388_0_a3 1428 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[16] 1871 85
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[18] 1651 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_25 1527 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause_12_0_iv_i[0] 1809 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[47] 1885 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12[23] 1397 60
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][5] 1763 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[25] 1622 82
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_RNIA3DS[30] 1554 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[16] 1388 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[1] 1905 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1363_bm[0] 1474 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[4] 1710 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[30] 1773 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7_i_m2_i_m3[7] 1458 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[5] 1408 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mip_meip 1481 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[1] 1900 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_0_sqmuxa 1877 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_ns[7] 1730 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[7] 1928 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause_0_sqmuxa_0_a2 1839 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_0_sqmuxa_2 1493 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[9] 1587 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[23] 1563 58
set_location IO_0/UART_0/UART_0/controlReg2[4] 1786 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[18] 1383 45
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o[0] 1779 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[13] 1780 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[23] 1610 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[11] 1392 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state[1] 1557 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNILC1U[29] 1608 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[16] 1770 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[22] 1754 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_94 1597 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[30] 1702 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[3] 1631 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI9M6L2[14] 1697 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[15] 1360 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[16] 1567 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7_i_m2_i_m3[6] 1481 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[19] 1625 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_20_1_0_a3 1378 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[2] 1403 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[6] 1476 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_3[0] 1475 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_1e_RNO 1578 30
set_location IO_0/UART_0/UART_0/uUART/DATA_OUT[7] 1783 30
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_RNO_0[0] 453 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[13] 1613 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[18] 1681 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr[5] 1592 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[18] 1667 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[58] 1555 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI5EQO[30] 1625 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_24 1605 78
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_RNIV559D[10] 1565 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[3] 1788 106
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_320 1590 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_RNO[5] 1410 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_266 1581 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns_1[5] 1759 114
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_dhold_dec_2_0_a3_0_a2_0 1730 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[10] 1398 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[27] 1673 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[12] 1383 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[22] 1793 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_Z[1] 1485 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_RNO[5] 1434 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_valid_masked 1656 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[25] 1779 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_282 1533 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_15_0[5] 1432 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[30] 1405 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_6[7] 1814 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[3] 1376 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[99] 1906 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_796_1.CO2_0 1519 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIG2P21[19] 1607 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2_i_m3[4] 1486 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_1[1] 1837 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1__RNIA94L[2] 1538 99
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HWDATA[2] 1682 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[42] 1911 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[26] 1953 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[29] 1630 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_550_2 1540 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7_i_m2[7] 1457 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[19] 1885 103
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[28] 1549 144
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_shift[0] 1804 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14[11] 1421 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_source[2] 1545 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[3] 1436 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_97 1731 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIK1T91[5] 1589 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_RNO[0] 1416 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[31] 1674 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_4 1360 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[6] 1656 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[42] 1579 78
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/HRDATA[3] 1739 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[15] 1889 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[9] 1561 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_34 1351 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_a2[9] 1552 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[31] 1730 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_178 1834 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[28] 1620 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[24] 1400 33
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[19] 1589 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_43 1687 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[20] 1399 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[7] 1397 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_117_1 1489 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_ctrl_mem 1696 97
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST2/U0 1601 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1299.ALTB[0] 1494 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqValidReg_RNO_1 1380 24
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST4/U0 1418 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[1] 1842 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[25] 1541 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[23] 1756 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2090 1660 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNI8VT62[28] 1547 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_22 1664 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[14] 1586 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mstatus_mpie 1851 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[9] 1526 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[9] 1532 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[111] 1922 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[4] 1595 61
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[13] 1680 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[25] 1789 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[22] 1864 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91 1628 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_Z[1] 1497 70
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state_0_sqmuxa_0_a2 1806 21
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/ssel_rx_q1 1717 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_46 1799 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[23] 1611 85
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[5] 1641 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1672[1] 1580 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[7] 1721 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_GEN_153_0_sqmuxa 1537 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[10] 1556 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[19] 1537 61
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[5] 1781 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/value[0] 1521 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[28] 1597 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_2_d_ready_d_x 1516 48
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_32 1606 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1046 1844 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[18] 1553 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1_RNO[5] 1671 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[72] 1897 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[3] 1708 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/dcache_kill_mem_0 1613 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[60] 1910 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[5] 1496 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[13] 1769 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[27] 1659 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_20 1590 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_cause[31] 1780 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[55] 1918 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[29] 1760 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[6] 1764 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[10] 1718 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_19 1391 19
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST2/U0 1586 15
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_alldone_4 1699 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[6] 1761 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_29_622 1593 102
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_1[5] 1711 24
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST1/U0 1591 45
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/cfg_ssel[3] 1726 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_a2[30] 1445 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_30 1424 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_55 1818 114
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sram_ren_d 1647 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_25274_1_0 1543 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[45] 1736 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_addr[9] 1591 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/un1_s2_uncached_2_i_x3 1554 90
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_123 1556 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_2[2] 1483 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[3] 1413 72
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/count[1] 1525 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[37] 1859 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[28] 1667 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[7] 1566 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[10] 1855 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0[47] 1598 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[48] 1885 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[9] 1758 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[7] 1387 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[30] 1818 111
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[7] 1794 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1_0_a2[23] 1453 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[96] 1913 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[27] 1759 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_413[1] 1536 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_2_d_ready_d_sx 1531 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[16] 1346 54
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST3/U0 1496 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233[0] 1841 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[24] 1619 49
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state91 448 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7_i_m2_i_m3[2] 1470 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1680_10 1603 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[16] 1778 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_6[9] 1420 75
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_tick_4 1725 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[5] 1407 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[18] 1890 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[26] 1894 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[10] 1600 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[26] 1385 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_slow_bypass 1664 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[12] 1663 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_5 1395 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444_7[1] 1522 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[30] 1605 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[8] 1566 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNINQA41_0[31] 1627 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[27] 1647 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[18] 1649 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[11] 1594 127
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_checkorun_1_sqmuxa 1707 9
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA[5] 1696 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[4] 1555 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[2] 1453 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[9] 1557 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[23] 1582 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_1879_i 1627 102
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/rd_pointer_q_3[1] 1685 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[10] 1833 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_RNO[4] 1389 75
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_30 1565 45
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/tmsenb_RNO 473 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_coh_state_1 1566 90
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/masterDataInProg[0] 1667 28
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_q[2] 1682 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_1429_1_N_2L1 1608 93
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state_ns_1_0_.m4_0_a2_0 1667 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST4/U0 1494 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_ctrl_mem 1703 97
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxp_lastframe 1695 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_size[2] 1643 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[20] 1658 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[0] 1722 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_1[7] 1514 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[30] 1779 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[7] 1690 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_23_5_0_0_0 1371 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][20] 1636 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2_i_m3[5] 1480 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[31] 1612 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_542 1654 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_0[30] 1464 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[45] 1899 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863[2] 1618 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/maybe_full_RNINB25 1513 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr[2] 1358 52
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST4/U0 1530 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/un2__T_1134lto9_5 1425 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_a3_4 1357 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_243 1440 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[23] 1721 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[1] 1475 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/maybe_full_RNO 1626 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/maybe_full 1599 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[21] 1778 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[29] 1858 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[21] 1406 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_232 1723 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[10] 1705 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI2BAV[11] 1637 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1965_Z[0] 1517 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[16] 1708 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[7] 1838 90
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_341 1592 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037[8] 1701 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_source_4[2] 1542 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_2059_i 1621 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_RNO[5] 1412 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[2] 1510 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[3] 1411 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[53] 1915 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[17] 1399 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_3[16] 1362 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3552_cZ[14] 1698 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7[2] 1723 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_param_i[1] 1655 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_297 1468 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[20] 1724 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[23] 1595 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause[1] 1783 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[32] 1885 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_fifoId[1] 1541 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_248_RNIJ0TE 1703 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[23] 1375 48
set_location IO_0/UART_0/UART_0/controlReg2[5] 1779 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_1427_0 1630 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_8 1914 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1[13] 1444 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_7[20] 1435 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[10] 1614 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/q_RNI6AU31 1358 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_flush_pipe_3 1704 90
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_222 1677 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[25] 1607 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_1_RNO_6[1] 1484 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[4] 1926 102
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[9] 1667 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[5] 1406 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[3] 1707 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[18] 1677 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[3] 1671 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[1] 1449 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/value 1532 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/wb_reg_cause_4_cZ[3] 1772 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_sink_ram_sink_ram0_[0] 1612 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_15 1673 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[27] 1614 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[19] 1588 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[7] 1451 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_0[11] 1400 75
set_location IO_0/UART_0/UART_0/controlReg1[2] 1798 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][12] 1501 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[4] 1668 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[16] 1398 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1789 1563 27
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST1/U0 1528 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_1[7] 1450 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1487[4] 1634 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7082_0_a2_1_a2_0_RNINN9B9 1423 51
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un1_state88 460 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1054_i 1843 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_mask[0][3] 1567 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158[34] 1536 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[13] 1598 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_address_Z[7] 1532 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[23] 1375 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_source[0] 1659 72
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state_ns[0] 1774 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[31] 1675 136
set_location IO_0/UART_0/UART_0/controlReg2[1] 1786 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_0 1725 120
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST1/U0 1613 36
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[0] 1612 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[25] 1578 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[7] 1759 78
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state6_RNI9CN02 436 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_typ[1] 1632 91
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_136 1674 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][9] 1506 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/un1_value_4 1520 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2880_d[1] 1624 72
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_busy 1730 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[12] 1622 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_273 1676 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_ctrl_sel_alu1_5_iv[1] 1670 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[2] 1454 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_a3_5_2 1359 36
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SADDRSEL[6] 1670 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[18] 1662 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_64 1938 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[25] 1840 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[18] 1676 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIBIOO[18] 1692 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_68 1504 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_22 1375 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/value[4] 1516 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316_7[2] 1527 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1624_3 1587 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_cause[31] 1770 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[27] 1882 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7[4] 1622 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_reg_fence_0_0 1711 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2161_RNO_8 1671 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[43] 1613 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_RNIMJEN[11] 1692 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[2] 1403 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][8] 1555 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[16] 1775 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_236 1545 105
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_ns_i_0_0_0[3] 1736 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[11] 1726 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_a3_1_1 1377 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[23] 1733 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1531_1_u 1682 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNO[5] 1423 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[21] 1650 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/un1_s2_uncached_i_0_0 1553 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_65_8 1704 78
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC3_msrxp_pktsel 1695 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[2] 1579 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_112_RNIN0UP1 1681 36
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HWDATA[3] 1689 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag_9[4] 1626 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[26] 1393 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[0] 1535 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_5_RNO[2] 1481 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[7] 1409 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[23] 1579 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[25] 1840 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_o3_0_a2_0_0_o2[2] 1483 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[118] 1937 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[7] 1473 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_44 1917 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[31] 1554 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[30] 1630 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_am_RNO[4] 1591 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_31 1664 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_160[4] 1651 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[15] 1786 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[20] 1778 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/insn_call_RNI53SJ 1778 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[1] 1449 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI5I6L2[16] 1698 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_valid 1596 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[29] 1893 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_1 1397 16
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] 1783 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[27] 1881 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full 1529 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[26] 1761 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_10_m0[2] 1362 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][10] 1605 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[26] 1675 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[14] 1754 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/s2_req_addr_9_i_m2[1] 1633 90
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_303 1467 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_306 1515 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[4] 1757 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_72 1778 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_31_ns[0] 1615 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][7] 1596 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[24] 1592 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[17] 1795 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[15] 1383 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[7] 1598 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI9V8V[7] 1525 42
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[12] 1662 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_114 1602 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_481_1_2 1547 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[125] 1913 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[22] 1546 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_42668_i_RNI01S71 1422 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_spi_data_out 1697 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91_RNIDAMI6 1640 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIU92C1[0] 1619 117
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/data_out_d[8] 1701 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[18] 1649 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_2_885 1585 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNINL901[4] 1526 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_bm[4] 1711 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[15] 1633 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_mask[1] 1580 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[5] 1429 79
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/PREGATEDHADDR[31] 1532 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIBVF45[17] 1640 114
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_112 1674 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI5H049[25] 1653 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_xcpt_ae_inst 1792 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_error_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_error_ram0_[0] 1584 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_RNO[2] 1656 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_19_1_sqmuxa_i_0 1383 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[20] 1695 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[20] 1394 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_831_1_RNI8V9B 1589 51
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_bm[0] 1722 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1680_5 1561 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_13 1640 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[2] 1770 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[3] 1480 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[5] 1415 75
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNIMCJE[29] 1576 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNITUFB[8] 1574 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1974[12] 1846 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[17] 1857 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[13] 1377 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr[4] 1585 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2095 1661 60
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg[7] 1698 10
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_bm[2] 1721 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_526_i 1346 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIOLJO1[29] 1635 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[9] 1648 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[44] 1928 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[18] 1451 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[14] 1608 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[31] 1729 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[1] 1459 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[64] 1926 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[4] 1461 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1376_i_a3_2_0_RNIKG4C1 1517 21
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_bit_sel_RNO[3] 1785 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[8] 1763 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1680_1 1566 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[1] 1594 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[3] 1458 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_7_5_0_904_i_m3 1344 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[7] 1490 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[3] 1705 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[14] 1605 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[17] 1668 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[15] 1569 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[13] 1580 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param[0][0] 1519 79
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/rd_pointer_q_RNO[0] 1683 24
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sram_done_RNI595A1 1542 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_cmd_2[1] 1629 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_169_0_sqmuxa_0 1662 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[16] 1631 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[2] 1723 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_Z[27] 1829 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[7] 1451 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_12 1765 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_ctrl_fence_i 1714 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid_sync_3/reg_0/q 1361 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_69_7_2 1508 24
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/clr_rxfifo 1706 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[65] 1804 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_2[10] 1630 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[0] 1580 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[17] 1705 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[16] 1674 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[8] 1737 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIEPCV[26] 1609 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3014_param_cnst_i_a2_RNO[0] 1552 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_source_Z[1] 1545 34
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[25] 1628 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[7] 1753 87
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][4] 1758 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIQ79L9[31] 1638 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2115[1] 1764 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_30 1574 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[9] 1561 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[9] 1724 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[8] 1345 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[6] 1380 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[2] 1538 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_sn_m6 1680 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[85] 1934 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[2] 1465 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[10] 1552 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_am[5] 1590 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6[16] 1560 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[15] 1729 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_3[2] 1467 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[7] 1626 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[30] 1770 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0[8] 1765 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[21] 1862 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[0] 1843 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[20] 1571 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_10_m2s2 1363 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[15] 1632 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[28] 1393 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[17] 1578 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[4] 1502 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNIJA1U[28] 1610 45
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[0] 1543 130
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/un1_SDATASELInt_29_0_a4 1542 123
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/clr_txfifo_5 1704 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[3] 1409 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_251 1753 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[2] 1543 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117[0] 1719 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[21] 1624 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[27] 1640 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1044_2_1 1848 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[16] 1601 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[21] 1508 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNIOSN5C 1434 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167[24] 1625 81
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/masterRegAddrSel_RNO 1537 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[25] 1798 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][23] 1579 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[0] 1722 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[31] 1812 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[24] 1949 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_mem_cmd[3] 1660 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[2] 1503 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0_a4[4] 1632 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[18] 1609 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[8] 1597 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0_0_tz_1[29] 1468 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_RNO[7] 1384 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[2] 1659 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[4] 1753 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value 1524 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[23] 1910 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[11] 1594 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[50] 1951 91
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[3] 1531 124
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg[5] 1732 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[27] 1673 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7146_0_a2_1_RNIQ3OO7 1414 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[46] 1896 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[6] 1584 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][27] 1629 49
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[8] 1675 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[26] 1895 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[31] 1557 133
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[3] 1768 16
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sram_done 1542 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_a2 1370 36
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][1] 1763 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_17e 1460 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102547_0_a2_8 1372 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[20] 1685 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[53] 1915 103
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[6] 1618 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_ns[2] 1606 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[4] 1638 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_19_10[4] 1424 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[23] 1407 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control_RNO[13] 1377 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_1_1[0] 1719 36
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_fiforead 1712 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_1_0 1698 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[21] 1785 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_6355 1515 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[17] 1609 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][4] 1584 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1481[4] 1638 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[2] 1409 75
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST4/U0 1585 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[11] 1769 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1060_3_0 1800 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_19 1486 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_6350_RNI7U321 1410 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7_i_m2_i_m3[5] 1469 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[1] 1387 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/g0_13 1601 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[24] 1409 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[33] 1904 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_ns[10] 1769 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[2] 1593 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[14] 1637 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_0_0[13] 1556 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[9] 1765 91
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_289 1458 45
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST1/U0 1588 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_56 1927 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/un1_value_1_4 1697 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[12] 1472 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[13] 1731 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_dmem_invalidate_lr 1671 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_6_RNO 1625 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[14] 1604 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[29] 1579 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[18] 1582 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_56[1] 1490 24
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1[2] 1784 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[22] 1392 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/g0_10 1590 102
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState_ns[0] 1706 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[0] 1503 58
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_ns_1_0_.m9 1665 18
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o[2] 1787 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[27] 1879 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNISL4S[0] 1668 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q_RNIJV482 1410 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[5] 1421 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[25] 1660 51
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_0_iv_0_a4_0_1 1558 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[18] 1738 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[6] 1604 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[22] 1679 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[10] 1395 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[30] 1816 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_cause[3] 1762 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[15] 1660 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[24] 1948 90
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[1] 1698 34
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST1/U0 1588 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI9NVQ2[26] 1612 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[6] 1632 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_5 1687 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[0] 1644 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[16] 1714 108
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[3] 1670 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4] 1584 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82[3] 1509 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_a3_1 1702 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[11] 1719 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1387_ns[0] 1483 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[5] 1431 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[20] 1730 102
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST1/U0 1589 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[29] 1410 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_RNO[2] 1548 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/stickyBusyReg_0_sqmuxa_1 1374 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[19] 1625 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[3] 1593 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14[8] 1398 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_23_0_sqmuxa 1667 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_addr[2] 1364 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[1] 1711 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[2] 1708 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[30] 1672 129
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HWDATA[5] 1678 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[4] 1380 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_678_RNO[2] 1533 36
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stx_async_reset_ok 1723 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_Z[0] 1487 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_97 1501 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[10] 1759 82
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_strobe 1710 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[35] 1714 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[9] 1648 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_RNIL88J1[5] 1382 45
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/full_out 1762 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[18] 1715 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[5] 1550 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedReqs_0_tag[2] 1635 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[6] 1645 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_done_i_0 1728 87
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[7] 1669 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg[1] 1365 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[7] 1535 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[17] 1635 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[8] 1714 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[14] 1806 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_294_1_0_o2_RNIQ4T69 1518 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[3] 1754 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_a6_1 1688 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_12 1705 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNIQGE81 1504 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[3] 1385 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[22] 1365 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134[3] 1621 81
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/tckgo_2_sqmuxa_1_RNIEBG82 475 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_8e 1459 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIV34N[26] 1544 45
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_1 1567 51
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg[2] 1697 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1026_1 1703 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNIVT901[8] 1531 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[2] 1896 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_28 1671 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[17] 1612 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1[2] 1787 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[3] 1584 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7_i_m2[1] 1466 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[4] 1613 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_19_1_sqmuxa_i_a2_6 1398 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[29] 1715 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNIH6VT[18] 1609 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[11] 1385 78
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNIF6KE[31] 1561 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[25] 1864 111
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[9] 1543 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[15] 1561 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[1] 1415 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_2035_i 1612 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[24] 1579 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1144_0 1685 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[17] 1556 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[9] 1828 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_ack_wait_1 1526 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[10] 1711 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[105] 1912 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7_i_m2_i_m3[6] 1456 69
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[0] 1673 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_size[0][2] 1658 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[16] 1852 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[8] 1531 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[0] 1717 37
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[7] 1665 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[31] 1643 124
set_location IO_0/UART_0/UART_0/controlReg2[7] 1785 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[74] 1904 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[0] 1668 64
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST2/U0 1544 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNINEBJ1[12] 1607 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2980[2] 1604 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[56] 1873 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[30] 1544 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIL53E1[5] 1565 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[27] 1671 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_Z[26] 1867 94
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_RNO[1] 1735 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[6] 1377 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_m0s2 1630 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037[0] 1698 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[15] 1854 106
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][3] 1756 25
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/counter_q[3] 1755 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][24] 1646 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[20] 1650 79
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_datain[0] 1738 22
set_location IO_0/UART_0/UART_0/NxtPrdata_2[0] 1779 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[11] 1692 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[68] 1583 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[7] 1724 126
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][6] 1762 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[12] 1852 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_replay 1797 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_485[0] 1594 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][14] 1465 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[4] 1602 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_110 1596 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[17] 1615 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[6] 1763 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[20] 1773 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_4_tz_1 1682 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[73] 1896 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2096 1652 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[24] 1796 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[5] 1441 37
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/rd_pointer_q_3[4] 1699 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscCount[2] 1601 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_9 1384 16
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][5] 1756 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/blockProbeAfterGrantCount_0_sqmuxa_1_RNI9GO17 1591 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/un1_value_4 1531 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[14] 1660 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[11] 1402 78
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[5] 1690 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address_Z[15] 1556 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[21] 1811 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_bm[12] 1570 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/_T_204_3 1386 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1410 1684 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[4] 1713 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[28] 1847 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_446_1_RNIDQ6A 1534 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_RNIAFSS3[7] 1495 48
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[6] 1794 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[26] 1577 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[1] 1709 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[4] 1426 31
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_1[6] 1724 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[6] 1732 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[12] 1701 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[29] 1683 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[24] 1580 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNILNP61[1] 1640 33
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[2] 1684 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[30] 1721 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_0[13] 1666 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[17] 1683 102
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/masterDataInProg[0] 1662 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[27] 1760 123
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_78 1576 42
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/HREADYOUT_4_0 1699 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[10] 1720 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[13] 1856 90
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_wmux_0_RNINTHM[4] 1761 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2161_RNO_17 1672 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[9] 1584 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_9 1944 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/io_eret 1759 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[24] 1656 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3016_2_3 1580 75
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[0] 1689 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_3461_3_RNIL0211 1362 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134[22] 1650 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/maybe_full_RNO 1552 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[36] 1931 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[15] 1876 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[5] 1612 60
set_location IO_0/UART_0/UART_0/uUART/make_RX/last_bit[0] 1813 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[24] 1571 64
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[0] 1659 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_bm[7] 1567 108
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHTRANS_RNIV6UBA_0 1529 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_12_RNO 1345 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[3] 1534 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[31] 1789 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[11] 1678 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[5] 1345 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIRT1N[15] 1586 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[15] 1764 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[19] 1863 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[46] 1896 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[15] 1647 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_266[3] 1525 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[25] 1724 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[14] 1644 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[13] 1841 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[24] 1739 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[14] 1359 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1624_4 1585 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[28] 1617 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[18] 1710 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clk_div_val_reg[3] 1726 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[13] 1349 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[17] 1376 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[20] 1391 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[7] 1636 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[4] 1676 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_sink_ram_sink_ram1_[1] 1619 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[19] 1423 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI8GPO[24] 1614 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[13] 1695 123
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_shift_11[0] 1804 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_4[14] 1646 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_am[9] 1765 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state[1] 1660 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[0] 1821 103
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[1] 1793 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_250[0] 1645 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_79 1903 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[28] 1683 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[6] 1812 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/_T_567_0_0_RNIKCS91 1807 84
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[1] 1665 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[33] 1908 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[19] 1893 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[6] 1481 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7_i_m2_i_m3[2] 1444 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[4] 1793 100
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST4/U0 1610 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNICNCV[25] 1613 108
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_RNIGMSHI[13] 1534 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[3] 1709 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7098_0_a2_1_a2_0_RNI04VP7 1418 63
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_1_0 1760 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[9] 1716 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[27] 1681 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[7] 1486 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[26] 1712 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_first_RNO 1539 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[20] 1884 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[28] 1434 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[37] 1554 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[23] 1639 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[13] 1502 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1398[9] 1561 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[5] 1394 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_531_1_v[2] 1625 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[18] 1703 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[22] 1492 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[2] 1739 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI6A161[4] 1690 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[9] 1611 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_RNO[7] 1398 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14[13] 1435 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[8] 1730 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_676_6[2] 1496 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[9] 1685 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[6] 1704 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[31] 1693 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[18] 1676 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_16_5[5] 1458 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_cpu_req_ready_1 1601 90
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state[1] 1806 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/completedDevs_5[1] 1502 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[1] 1582 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[6] 1573 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[9] 1579 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_xcpt_ae_inst 1793 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[9] 1729 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_107_0 1539 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[10] 1757 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[10] 1596 129
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 1799 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[12] 1603 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[15] 1640 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82[0] 1505 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/g0_23 1587 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[5] 1843 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[21] 1695 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/full_RNO 1535 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[3] 1419 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_size[0][2] 1540 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[17] 1578 57
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2]2_1 1759 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[20] 1773 106
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[6] 1665 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[9] 1717 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7[12] 1722 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1[6] 1461 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_1873 1593 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[28] 1423 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_275_12_i_a3_1_2 1362 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[32] 1811 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[0] 1874 91
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_bm[1] 1720 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_param[0][2] 1578 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[1] 1658 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[18] 1494 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[30] 1695 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_1_1[2] 1789 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[12] 1396 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[7] 1412 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[1] 1603 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_valid 1761 85
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNIF5JE[22] 1586 135
set_location IO_0/UART_0/UART_0/uUART/make_RX/samples[1] 1808 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m15_4 1554 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[21] 1417 48
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNIRFKJ[0] 1573 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[12] 1778 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[7] 1390 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[1] 1577 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[1] 1383 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[4] 1413 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[5] 1444 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][27] 1482 31
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state[0] 1739 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[26] 1886 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_3[24] 1493 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source[0]_Z[1] 1595 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[26] 1868 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[1] 1459 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_77 1950 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[56] 1555 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[19] 1719 103
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[2] 1803 37
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY 1701 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/grantInProgress_RNO 1599 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_6[11] 1827 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_62628_0_a2 1421 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[31] 1824 97
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNIE4JE[21] 1599 135
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_40 1535 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[10] 1770 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address_Z[8] 1557 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_0[14] 1375 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[4] 1538 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[3] 1389 43
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_1_sqmuxa_1_0_a3_0_a2 1692 15
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_first_3_f0 1712 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[23] 1395 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[14] 1817 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[0] 1837 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[18] 1674 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863[0] 1613 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[24] 1418 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[12] 1704 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[6] 1691 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_795_i 1345 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[27] 1359 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[51] 1912 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[52] 1908 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/io_deq_bits_address_i_m2[14] 1543 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[5] 1537 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_0[13] 1550 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[0] 1389 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_8 1389 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_676[2] 1496 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_294_1_0_a2_0_0 1560 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_source[0] 1536 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_cmd_1[0] 1625 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][3] 1508 34
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state88 447 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[10] 1434 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2892[2] 1574 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m16_am 1549 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[6] 1376 72
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clk_div_val_reg[7] 1716 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][22] 1550 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[4] 1468 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_18_2[4] 1480 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[5] 1495 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[60] 1908 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/un2__T_1618_0 1573 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_250_1_RNIQBFF 1519 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7_i_m2_i_m3[4] 1448 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1987[1] 1514 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_89_i 1527 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_3e_RNO_0 1498 9
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[9] 1661 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[18] 1597 100
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_1_sqmuxa_i_1 1710 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[16] 1708 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[32] 1907 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[17] 1414 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid_sync_0/reg_0/q 1360 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[2] 1404 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_am[5] 1758 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_bypass_src_0_1 1692 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_4 1379 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[13] 1869 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[1] 1628 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_Z[0] 1459 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[8] 1770 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2991_18_i_0_a2_2_0_RNI2S7P3 1506 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[16] 1828 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[14] 1819 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[0] 1572 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_1[12] 1475 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_887 1691 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[7] 1634 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[5] 1673 63
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][3] 1757 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[101] 1900 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIG5NN[4] 1543 81
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[17] 1601 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_845 1524 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNIB21U[24] 1618 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_43908_0_a2_0_a2 1408 54
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_229 1641 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_0[28] 1639 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[0] 1453 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[66] 1930 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_9 1352 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[18] 1666 126
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHWRITE_RNI22DFC 1570 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNIAAJV[12] 1549 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_4701 1361 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[4] 1417 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1398[5] 1557 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[14] 1661 28
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_347 1670 42
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[6] 1806 16
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][5] 1757 28
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_ns_1_0_.m6 1656 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[3] 1451 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2209_1 1683 90
set_location IO_0/UART_0/UART_0/uUART/make_RX/framing_error_int 1804 25
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_196 1473 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][30] 1508 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[29] 1950 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[24] 1794 76
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST2/U0 1540 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/_T_21 1504 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1953_1 1574 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[20] 1722 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_RNO[0] 1483 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[25] 1792 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[7] 1372 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_a2[30] 1564 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[23] 1652 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[19] 1735 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[13] 1893 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[3] 1427 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2048 1670 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[6] 1409 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_90_1 1510 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[4] 1494 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[5] 1398 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[8] 1600 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[9] 1533 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[23] 1549 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[1] 1649 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/un1__T_102529_3 1356 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[109] 1910 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[11] 1721 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_23_0_sqmuxa_0_RNIA9A86 1557 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/_T_109_4 1522 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_23_0_sqmuxa_0_RNIUTA86 1554 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[59] 1920 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[26] 1631 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[22] 1739 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNI0JUG1[28] 1620 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_174 1531 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[20] 1757 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0__RNIQCSS[10] 1654 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_17 1405 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[16] 1849 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_23 1913 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_opcode[0][0] 1672 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[28] 1637 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_address_Z[5] 1500 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[4] 1601 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr[0] 1367 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[27] 1707 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[21] 1641 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[1] 1716 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_fence_i 1707 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_size.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram0__RNIUS4O[0] 1512 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[18] 1370 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[24] 1450 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[22] 1785 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_1553[0] 1590 111
set_location IO_0/UART_0/UART_0/iPRDATA_Z[4] 1786 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2176_NE_1 1694 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_9_RNO 1639 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[9] 1582 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[29] 1687 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[16] 1769 85
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_3 1605 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[4] 1755 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[1] 1712 102
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[3] 1804 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[8] 1429 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNO 1514 105
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[12] 1549 127
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_frames[1] 1699 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[30] 1624 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[8] 1592 55
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel[3] 1729 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/value[3] 1515 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[11] 1821 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_855_i 1366 33
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREGATEDHADDR[5] 1682 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[0] 1923 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2892[0] 1588 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[12] 1622 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_365 1522 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_3[20] 1638 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_6[6] 1466 54
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_1[1] 1545 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_mask_i_m2[2] 1579 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_550_1 1543 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[20] 1868 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[11] 1726 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3323 1531 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_o2_RNIA6NI6_0[10] 1434 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_m1_e_0 1525 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[21] 1808 102
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_count[5] 1722 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[2] 1410 21
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/tckgo_10_iv 469 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_115 1770 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][17] 1578 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_7 1425 19
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HSIZE[1] 1663 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[3] 1721 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNIRVN5C 1423 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[39] 1924 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_74308_i_i_a2_RNI48341 1422 51
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clk_div_val_reg[4] 1724 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[31] 1804 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[23] 1642 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[17] 1526 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[17] 1873 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2985_1[2] 1613 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[8] 1384 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[24] 1447 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[16] 1656 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[29] 1446 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNI1THE[11] 1586 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_RNO[6] 1409 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[9] 1792 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[5] 1678 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_1328[1] 1357 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_314 1569 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[18] 1657 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[2] 1444 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[27] 1715 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1436 1611 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_param[0][0] 1545 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/io_dataChainOut_update_0_a2_RNIE1UF 1373 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_52 1817 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[9] 1782 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNIKQSK1[16] 1645 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[27] 1639 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[6] 1420 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_Z[24] 1863 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[25] 1724 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[8] 1358 72
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[20] 1600 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[1] 1606 123
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_fiforead_0_sqmuxa_0_a3_0_a2_0 1706 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[87] 1934 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[7] 1710 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/io_enq_ready 1541 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNI2INK5 1519 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[26] 1953 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[4] 1864 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][29] 1642 52
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnext_1[0] 463 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[2] 1594 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158[8] 1470 60
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[3] 1790 31
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[14] 1682 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[3] 1537 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[20] 1932 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[29] 1839 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_Z[18] 1870 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[9] 1579 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[3] 1643 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_268[2] 1531 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNI47Q61[6] 1633 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[12] 1596 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/s1_read_i_o6 1639 87
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req_RNIN4L61 1549 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_218_0 1542 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_opcode[0] 1583 70
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/un1_wr_pointer_q_1.CO2 1738 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[2] 1835 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[56] 1927 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[2] 1444 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[19] 1378 54
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_count[4] 1721 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_36_5_0_0 1344 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[24] 1712 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[31] 1756 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[10] 1752 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82[2] 1507 82
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST4/U0 1601 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[12] 1614 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[17] 1686 129
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[4] 1789 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[11] 1703 126
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[13] 1660 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[8] 1816 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_size[0] 1537 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[10] 1686 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1966[15] 1870 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[17] 1704 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[13] 1566 103
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[3] 1791 37
set_location CLOCKS_RESETS_0/Init_Monitor_0/Init_Monitor_0/I_INIT 508 2
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[21] 1687 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[22] 1608 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5_bm[3] 1541 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[11] 1705 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_cause_4_cZ[1] 1761 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[23] 1636 48
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/HSIZE_d[1] 1539 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIMAIJ[14] 1606 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[29] 1813 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[16] 1851 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[31] 1649 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[22] 1782 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_opcode[0] 1684 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[11] 1817 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0_a4_2_ns[6] 1671 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[7] 1498 64
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1]2_0 1758 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_a5_1[5] 1528 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/io_dataChainOut_update_0_a2_RNIJIPT1 1372 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[7] 1712 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[20] 1734 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][29] 1489 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_159 1648 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[0] 1590 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am[6] 1709 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[5] 1574 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[28] 1643 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[1] 1589 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_opcode[0][0] 1520 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[29] 1561 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_m1_e_0_1 1373 18
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/PREGATEDHADDR_RNIPV201[28] 1528 126
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][4] 1760 28
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3] 1777 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[23] 1857 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[22] 1720 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[3] 1396 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[122] 1914 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[48] 1567 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/_T_35 1423 27
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req_d1_RNO 1544 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037_7[3] 1703 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[1] 1718 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_15 1466 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[22] 1723 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[25] 1572 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[31] 1718 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_Z[1] 1498 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[31] 1547 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[23] 1644 51
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[24] 1536 126
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_38 1506 42
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[15] 1671 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_10_1_0[17] 1360 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[7] 1756 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[2] 1422 79
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q_RNO[1] 1698 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_12[27] 1434 42
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[4] 1524 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2027_RNIF3G6 1641 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[21] 1911 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_Z[20] 1871 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[2] 1708 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_1[26] 1453 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[5] 1539 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[20] 1405 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[54] 1926 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_618_am[2] 1541 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[26] 1709 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][1] 1540 22
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[0] 1792 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[7] 1439 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[12] 1712 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[11] 1773 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_9[7] 1852 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_1[0] 1684 114
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_d_0_sqmuxa_1_0_a2_i_m2 1705 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[21] 1633 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[24] 1494 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[22] 1651 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2083_1 1506 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3058 1598 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI8ERM[24] 1556 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[18] 1498 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560[64] 1565 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2107 1626 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_write 1561 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[28] 1815 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[30] 1613 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[22] 1857 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[29] 1409 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[26] 1575 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[8] 1382 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_m9_0_0 1660 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_11_RNO_0 1638 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[1] 1385 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1144_4 1688 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[13] 1625 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_lm_0[8] 1496 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[3] 1473 73
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST3/U0 1607 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_18_sqmuxa_0_a3_0_a2_0 1436 45
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[7] 1708 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_a3_0_4[0] 1381 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[8] 1582 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[10] 1758 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_RNIVHR82[4] 1433 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_52[1] 1489 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[2] 1583 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control_RNO[12] 1374 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_609_0_RNIH6PNC 1534 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[4] 1398 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST4/U0 1616 15
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][1] 1760 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[2] 1387 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[26] 1399 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[29] 1710 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_ns[4] 1584 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291[4] 1758 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_opcode[0][1] 1542 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[11] 1399 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_coh_state[0] 1565 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_25_RNO_0 1497 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[25] 1685 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_3[16] 1468 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0_4[0] 1485 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_5 1503 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_8[8] 1866 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[16] 1563 97
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnext_1_0[5] 459 6
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST3/U0 1495 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[19] 1734 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[4] 1370 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[28] 1802 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_1429_1_0 1627 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_opcode[0][1] 1539 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_resumereq 1404 25
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[14] 1682 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[22] 1526 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[8] 1688 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[10] 1717 123
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].APB_32.INTR_reg_76_ns[3] 1783 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[12] 1599 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1411[0] 1626 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$[0] 1371 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/grantIsUncached 1597 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_322_0[1] 1524 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[23] 1681 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_28 1490 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][27] 1649 55
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_alldone 1693 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[14] 1628 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_25 1529 96
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[20] 1677 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[27] 1473 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_50 1615 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[28] 1676 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[15] 1383 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value 1699 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[16] 1399 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_0[16] 1777 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_735_i 1411 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[31] 1849 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16[10] 1439 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[6] 1812 102
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_287 1569 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNINP1N[13] 1580 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[38] 1767 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_csr[0] 1706 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3288 1600 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[19] 1685 129
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/wr_pointer_q[2] 1731 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2097 1659 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_1[1] 1491 72
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/xmit_pulse 1769 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[26] 1671 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[16] 1583 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_8[30] 1862 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_RNICMRE46_0[32] 1496 45
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[14] 1650 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[6] 1377 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[2] 1481 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[2] 1409 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[7] 1478 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/un1_value_4 1612 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[12] 1636 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[25] 1549 145
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREGATEDHADDR[1] 1664 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1355 1710 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[2] 1788 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_253 1756 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[21] 1635 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[15] 1707 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[21] 1435 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_0[9] 1416 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[23] 1803 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNINN8U[6] 1551 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/un2__T_1618 1583 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7_i_m2[2] 1468 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[31] 1786 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_RNO[10] 1398 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_RNO[4] 1388 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_error_1_1 1558 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[19] 1633 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[7] 1389 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_20 1672 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/g0_7 1586 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_RNIPBR82[2] 1398 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/value_0_0_a2[2] 1515 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[4] 1681 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[23] 1642 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[21] 1779 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[11] 1406 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[3] 1568 133
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_frames_4[1] 1699 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[23] 1819 111
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[14] 1560 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state[3] 1663 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_addr[8] 1585 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_10 1657 81
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_ns[13] 1674 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_opcode[0][0] 1543 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[3] 1676 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[3] 1411 54
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_PenableScheduler/penableSchedulerState[1] 1708 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[1] 1388 54
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[12] 1662 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[27] 1806 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_0[28] 1540 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[18] 1631 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_m7_0_a4_0 1612 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[42] 1893 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIENAV_0[17] 1698 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3552_cZ[10] 1723 120
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_RNIEEOED[9] 1570 126
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state_ns_1_0_.m16_1_1 1807 24
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clock_rx_q1 1720 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[48] 1779 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[13] 1805 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[22] 1704 127
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state[1] 1767 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[21] 1887 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_738_9 1696 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[26] 1660 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_stxs_bitsel_1 1727 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_70_2 1702 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1559[58] 1733 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[1] 1711 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/_T_27_0 1532 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[56] 1927 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[25] 1629 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[37] 1577 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/_T_23 1617 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[22] 1379 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][21] 1478 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[6] 1462 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_size[1] 1543 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_source[1] 1573 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[0] 1373 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[116] 1942 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/cached_grant_wait_0_sqmuxa 1581 90
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_4 1712 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7[3] 1686 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_23 1693 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[29] 1560 48
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_233 1481 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_131_0_I_10 1783 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[1] 1444 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[22] 1726 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/un1__T_190 1546 48
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[8] 1649 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[5] 1463 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_525_1.SUM[1] 1519 108
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[2] 1691 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0[9] 1770 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[23] 1498 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2976[0] 1594 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[19] 1849 97
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state_ns[4] 1773 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_lsb_0[0] 1704 118
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[2] 1678 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/lhs_sign 1634 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_a6_0[5] 1580 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_i_1[1] 1554 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0_RNO[7] 1503 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[26] 1655 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[7] 1787 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/_GEN_46_m1_1_0 1384 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[29] 1802 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[3] 1581 69
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un7_countnext_c2 462 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$_RNO[3] 1368 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[124] 1928 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_typ[0] 1620 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[0] 1842 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[3] 1563 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/skipOpReg_RNI41Q51 1371 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[10] 1681 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[12] 1504 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[64] 1929 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[21] 1686 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_14_RNO 1381 15
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_state 1717 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_m3_e_1 1545 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[31] 1570 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[18] 1642 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/rf_wen 1662 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[4] 1760 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/un1_value_1_2 1611 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[50] 1616 42
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[25] 1643 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_m1_e 1385 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_29 1669 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_55_2 1715 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[6] 1410 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[30] 1723 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[18] 1726 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_7_RNO[6] 1445 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata[0] 1388 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_a2_2[6] 1483 51
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/clr_txfifo_RNIHEA4 1691 18
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[24] 1691 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[20] 1381 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[31] 1792 73
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[8] 1675 28
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREGATEDHADDR[29] 1686 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[2] 1423 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[88] 1901 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_20 1791 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[15] 1734 69
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_110 1589 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[25] 1910 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[26] 1538 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109[2] 1495 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[14] 1777 100
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/HREADYOUT 1699 28
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][4] 1759 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_233 1752 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_out_0_d_ready 1559 105
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA[1] 1736 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_223 1731 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid 1424 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[2] 1386 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q 1372 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_35_iv[1] 1658 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_RNO_1[6] 1444 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[17] 1768 72
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[26] 1548 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_mask[1] 1581 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_i_o2[2] 1652 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_4_0 1712 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[46] 1577 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[19] 1732 123
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[12] 1637 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[24] 1722 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[3] 1354 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[24] 1397 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[49] 1586 84
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[10] 1552 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_opcode_Z[0] 1546 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[8] 1568 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8/_T_21 1610 78
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[15] 1549 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_130_0_a2 1675 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_413_ns_1_0[3] 1539 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[9] 1591 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[23] 1669 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_38 1949 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[17] 1863 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1036_2 1831 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_bm[18] 1694 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_104_0_RNI300D6 1543 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_14 1381 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[11] 1585 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2145_0 1677 78
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/tckgo_2_sqmuxa_1 474 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[7] 1591 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferAccess_i_a6 1360 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2098 1655 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[3] 1823 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1026_1_0 1694 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_1 1416 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/maybe_full_RNO 1511 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_size[1] 1659 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[8] 1625 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5_RNO[3] 1479 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[17] 1863 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[4] 1512 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[4] 1680 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[3] 1737 100
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[26] 1676 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[124] 1912 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[6] 1472 46
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg_Z[3] 1778 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[6] 1836 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[11] 1921 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_38 1348 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[26] 1646 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[10] 1821 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[8] 1856 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[13] 1598 51
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][1] 1759 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[0] 1647 73
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/masterRegAddrSel_RNIEVLVL 1527 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[20] 1639 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_17 1484 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[2] 1400 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[83] 1933 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[5] 1681 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/un1_io_in_0_c_bits_address_0_1 1570 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_a2_RNI77TV2 1447 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[3] 1560 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[8] 1468 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/io_deq_bits_error 1580 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142[18] 1468 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[5] 1386 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[10] 1919 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_1951_i 1629 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/maybe_full_RNO 1613 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[7] 1424 30
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[19] 1705 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[24] 1578 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[3] 1799 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_a2_0[30] 1572 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[3] 1758 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[28] 1810 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_2_a_bits_mask_i_a2[3] 1566 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[10] 1353 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[19] 1672 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_RNO[1] 1406 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[3] 1411 75
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/tmsenb 473 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI4QS21[31] 1576 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[15] 1769 123
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST3/U0 1600 36
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_sel.tx_4_iv_i_RNO 1765 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[17] 1631 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_12[11] 1826 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[6] 1518 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[28] 1553 145
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_datain_0_sqmuxa_1 1715 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_1_424_0 1694 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_16 1637 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[24] 1669 61
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[8] 1567 127
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/d_PWRITE_0_a2 1705 27
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[12] 1660 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2052[3] 1553 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[2] 1710 70
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_91 1590 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[9] 1796 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[22] 1603 127
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[18] 1714 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c_RNIC5FQ[27] 1499 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_24_RNO 1494 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_ctrl_fence_i 1716 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_585_i 1409 21
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxp_lastframe_5 1695 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_31_RNO_0 1464 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[15] 1601 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_100 1775 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[1] 1640 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[28] 1809 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/io_in_0_a_ready 1538 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316[1] 1525 82
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/rd_pointer_q_3[2] 1736 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_24_5_0_0 1398 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[11] 1389 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[23] 1789 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIIAMJ[30] 1576 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7154_0_a2_0 1419 60
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_dataerr_5_u 1709 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[25] 1635 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI04PM[11] 1568 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_2_RNI78CQ[5] 1630 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/io_mem_0_a_bits_mask_f1_cZ[1] 1595 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[24] 1677 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_1_RNIDLLA1 1709 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[1] 1445 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[5] 1732 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_25 1659 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[8] 1571 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[20] 1731 117
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].APB_32.INTR_reg_76_ns_1_1[3] 1780 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[7] 1609 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_size[0] 1656 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[24] 1592 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117[5] 1733 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_mask[0] 1573 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_1_sqmuxa_i_0_a2 1457 48
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[28] 1630 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[31] 1394 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7082_0_a2_1_a2_0_RNIJQBR7 1391 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[15] 1565 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[3] 1478 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_10e 1485 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIGC0M[2] 1555 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[17] 1404 57
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_RNINJH92[3] 446 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[31] 1679 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[22] 1398 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[6] 1390 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNIVJ4L[17] 1493 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[3] 1682 70
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[6] 1672 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3044_2_1_3 1703 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_bm[5] 1723 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[47] 1621 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[6] 1460 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[7] 1687 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[29] 1361 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNIJGKM[12] 1567 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[28] 1707 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[8] 1696 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_1[9] 1627 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[5] 1422 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[3] 1453 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[12] 1696 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[21] 1717 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_alu_fn[0] 1672 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control_RNO[14] 1376 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[18] 1710 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[21] 1720 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_43948_0_a2_1_a2 1422 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[7] 1387 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0[1] 1595 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[6] 1414 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_591 1548 105
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SDATASELInt[3] 1699 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/doUncachedResp_r 1618 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[18] 1597 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[14] 1661 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_0_8_iv_RNO_0[0] 1701 96
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_RNO[11] 1649 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037_7[0] 1698 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[6] 1882 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/inWriteback_i_a2 1548 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_194 1734 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[3] 1890 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[39] 1943 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[23] 1852 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/_T_567_0_a2_1_3 1806 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[19] 1804 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[5] 1802 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[16] 1734 100
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control2[3] 1720 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_Z[17] 1838 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[24] 1469 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_RNO[6] 1371 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[23] 1759 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_327_1.CO1 1532 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[16] 1708 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_18 1926 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2[2] 1487 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[24] 1795 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[8] 1597 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[19] 1647 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2991_18_i_0_o2_RNIOB8V3 1501 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[23] 1820 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[12] 1560 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_327_1.CO2 1527 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[6] 1593 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[28] 1795 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[19] 1725 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[20] 1805 102
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_sn_m12 1734 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[35] 1585 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_701_1.SUM[1] 1532 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[4] 1509 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[17] 1532 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_lm_0[2] 1507 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_16 1383 16
set_location IO_0/UART_0/UART_0/NxtPrdata_2[4] 1782 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[10] 1720 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_6[2] 1482 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_4[0] 1577 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_o3_0_a2_0_0_o2_RNI00MD6[2] 1417 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[3] 1419 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[8] 1815 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[8] 1678 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[11] 1697 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[23] 1682 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[1] 1427 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/CO2 1539 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_size[0] 1576 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[7] 1819 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[6] 1379 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_valid_RNO 1761 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI4BOO[11] 1636 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[22] 1537 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_1_d_ready 1540 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[62] 1919 99
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/iPSELS_0_a2_0[0] 1708 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1_0[17] 1671 129
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_227 1415 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[21] 1830 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2050[0] 1562 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_10 1667 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[0] 1571 97
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[26] 1684 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_16_5_RNO[5] 1456 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[5] 1733 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_485[1] 1655 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[11] 1567 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mstatus_mpp_0_sqmuxa 1863 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[9] 1631 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[0] 1497 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[10] 1654 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1[12] 1774 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[29] 1642 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[89] 1901 79
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clock_rx_fe 1709 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[7] 1481 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_size[0][1] 1659 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_37 1353 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[30] 1808 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/exception_RNI5SS31 1898 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_31_RNO 1381 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[50] 1944 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[29] 1671 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_25_0_a2_1_a2_RNIRRIR8 1407 45
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[1] 1571 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_o2 1703 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_0_8_iv[0] 1704 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_RNO[2] 1453 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[18] 1759 121
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_18 1684 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[4] 1356 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[30] 1570 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_31 1410 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_3461_4 1376 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_18_sqmuxa_0_a3_0_a2_0_RNI5F614 1489 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Queue_3/maybe_full_RNO 1507 99
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][2] 1819 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_391_i 1344 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIV12N[17] 1567 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[23] 1581 52
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt[3] 1713 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[8] 1785 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[12] 1786 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[2] 1533 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0_0_tz_0[29] 1467 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[34] 1575 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[15] 1587 31
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns[5] 1691 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[26] 1644 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_9 1455 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[19] 1719 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[3] 1374 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5_am[2] 1527 99
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/counter_q[5] 1757 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_14_i_m2[1] 1397 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82[8] 1508 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[8] 1587 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[15] 1600 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[7] 1372 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[11] 1772 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[17] 1669 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNI8VVS[0] 1703 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[26] 1659 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[18] 1398 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[7] 1535 43
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_shift_11[4] 1811 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[36] 1929 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_1[12] 1556 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[16] 1668 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[21] 1599 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_18 1391 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_174[0] 1707 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[36] 1934 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_1_0_RNI2T1D6[24] 1493 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][5] 1554 22
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_shift_11[8] 1815 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[13] 1737 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[23] 1584 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[16] 1397 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1430_ns[0] 1482 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/un1_value_2 1587 132
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[3] 1615 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[28] 1623 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[15] 1528 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[5] 1467 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_738_8 1722 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[0] 1669 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[15] 1563 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[27] 1446 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_30 1400 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[10] 1739 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2866 1619 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0[9] 1557 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[21] 1717 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[16] 1718 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[3] 1545 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[4] 1755 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117_RNO[4] 1730 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_23 1385 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_opcode_Z[1] 1538 34
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SDATASELInt[4] 1697 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[27] 1857 105
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_203 1503 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_1[30] 1431 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[28] 1366 34
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnextzerott_m2_0_a2 461 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_0[3] 1537 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[16] 1716 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[54] 1922 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_23 1485 28
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_301 1444 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[0] 1608 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[19] 1610 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15[12] 1420 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[23] 1401 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[31] 1635 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[6] 1861 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_nss_i_i_1_2[0] 1661 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_8 1624 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_385[34] 1511 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_609[43] 1564 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_925_i_a2_1 1630 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_out 1736 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[2] 1718 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[39] 1930 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_35_iv[0] 1665 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037[4] 1694 64
set_location IO_0/UART_0/UART_0/p_CtrlReg1Seq.controlReg14_1 1768 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[2] 1650 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dmiResetCatch/reset_n_catch_reg/reg_1/q 1357 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_21 1925 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2976[2] 1588 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_59 1948 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNI5S6L[29] 1498 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[2] 1629 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNIVDO81[2] 1396 33
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HADDR[0] 1568 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[29] 1644 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[31] 1430 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[8] 1652 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_42 1686 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[29] 1814 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/ram_opcode[0][1] 1577 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[14] 1776 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[22] 1613 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[27] 1622 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[21] 1763 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[6] 1495 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[22] 1564 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[11] 1822 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[13] 1727 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[17] 1370 57
set_location IO_0/UART_0/UART_0/uUART/overflow_reg5 1807 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_3[13] 1435 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[17] 1952 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[5] 1508 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2_i_m3[1] 1478 69
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][0] 1818 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_lm_0[3] 1509 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_16e_RNO 1458 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2107_2_a0_1_RNIJRPJ1 1530 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640_7[1] 1531 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_3_5_0_a3_3 1375 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[2] 1457 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/count[2] 1647 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[12] 1695 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[9] 1589 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[30] 1611 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[1] 1427 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[29] 1572 73
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREGATEDHADDR[7] 1687 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_2/_T_27_2_RNIA0FR3 1576 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[0] 1705 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2204_NE 1682 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[34] 1880 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[12] 1539 61
set_location IO_0/UART_0/UART_0/NxtPrdata_1[1] 1778 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[1] 1576 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[27] 1768 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[6] 1493 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[11] 1365 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[22] 1935 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_2[18] 1648 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_11[30] 1458 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[55] 1798 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[4] 1434 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[18] 1758 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[0] 1542 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[6] 1385 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[28] 1684 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5_bm_RNO[2] 1540 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_a2[9] 1421 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0_0[3] 1723 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[12] 1888 78
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[6] 1771 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][19] 1642 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[22] 1673 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_sink_ramout[0] 1612 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[31] 1403 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIHH3K[1] 1504 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_1[8] 1458 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[30] 1674 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[6] 1684 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[9] 1411 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[4] 1563 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[9] 1889 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[12] 1673 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[4] 1675 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_RNO[1] 1396 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[23] 1655 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[22] 1717 129
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/xmit_cntr[3] 1795 25
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[4] 1804 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[31] 1626 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1305_0_a2_1 1605 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_ack_wait 1526 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIGRCV_0[27] 1597 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_18_RNIMVA08 1428 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_57 1912 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_23_0_a2_0 1355 54
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_pktsel_RNO 1727 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag_9[5] 1638 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[1] 1411 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[19] 1397 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/full_RNIAD421 1561 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1948[8] 1819 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[21] 1809 102
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[15] 1569 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_131_m[1] 1571 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_typ_RNI2U0E[0] 1555 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[25] 1591 135
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/wr_pointer_q_3[0] 1729 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_cmd[3] 1632 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[39] 1851 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[24] 1661 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[7] 1386 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_ack_wait_0 1529 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[3] 1795 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[13] 1610 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_35 1911 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[68] 1915 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[21] 1570 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI8JCV[23] 1612 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[16] 1669 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_sn_m2 1715 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[12] 1521 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[27] 1779 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[7] 1760 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_RNO[5] 1467 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[28] 1542 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_19_6[4] 1443 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_d[3] 1506 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[1] 1666 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_0_a2[31] 1840 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m20_1 1517 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[1] 1578 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[30] 1429 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1402.ALTB[0] 1480 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[4] 1457 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[28] 1874 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[35] 1883 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[23] 1610 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[28] 1574 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_6[23] 1823 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[27] 1628 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state[2] 1548 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0_3[31] 1828 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_169_0_sqmuxa_1 1671 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_RNO[12] 1383 33
set_location IO_0/UART_0/UART_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0 1770 21
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[5] 1550 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[26] 1557 144
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/un1_wr_pointer_d_1_sqmuxa 1730 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_732[1] 1518 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_opcode_1_0[0] 1685 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1046_2 1841 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[11] 1682 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[4] 1572 49
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHTRANS_RNIV6UBA_1 1526 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[1] 1733 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[18] 1766 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248[8] 1498 85
set_location IO_0/UART_0/UART_0/uUART/make_RX/rcv_cnt.receive_count_3_i_a2_0_1[0] 1803 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/replay_wb_common_a1_0 1635 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1571_5 1568 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am[7] 1722 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[2] 1629 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[4] 1546 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_o2[6] 1488 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[6] 1411 36
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/latchRdData_0_a3 1695 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1040_2_0 1840 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[12] 1689 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[29] 1567 48
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[0] 1561 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2145_0_RNO 1676 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[2] 1446 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value 1522 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[20] 1781 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167[8] 1626 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[1] 1712 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[10] 1699 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q 1374 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_validc_3 1663 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_tag[5] 1645 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[26] 1623 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_1553[1] 1589 111
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[14] 1627 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[29] 1753 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[122] 1919 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[4] 1400 42
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNI4SMRB[0] 1547 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2161_RNO_1 1665 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[10] 1858 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[5] 1578 52
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_26 1580 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316_7[3] 1535 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am_RNIIR2J2[6] 1703 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[1] 1690 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_14e 1457 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[1] 1641 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_am[3] 1588 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[30] 1402 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[6] 1574 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/N_2609_i 1418 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_183 1530 108
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[2] 1678 37
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[28] 1583 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_765_i 1334 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[21] 1673 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_622 1579 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[15] 1670 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248_RNO[5] 1523 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[2] 1713 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[1] 1387 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[63] 1915 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[13] 1730 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_bm[2] 1721 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[27] 1706 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[2] 1732 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[26] 1544 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address_0_sqmuxa 1841 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[19] 1348 54
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_ns_1_0_.m6_0 1538 129
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[14] 1541 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[24] 1690 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_ctrl_csr_3_cZ[1] 1710 90
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_278 1721 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[5] 1383 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142[2] 1504 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[4] 1579 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[23] 1803 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[1] 1793 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_wb_hazard 1644 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0[23] 1458 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_5_RNI0G9501[6] 1457 51
set_location IO_0/UART_0/UART_0/NxtPrdata_2[1] 1781 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[21] 1694 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_RNO[1] 1452 60
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[1] 1657 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_Z[26] 1861 94
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[10] 1532 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[44] 1928 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[6] 1689 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_132_0_sqmuxa_RNI3B96 1869 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[14] 1670 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[13] 1851 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[17] 1813 123
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[15] 1653 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_sn_m8_RNIIF002 1592 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1[11] 1780 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_21_RNO 1409 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[26] 1726 103
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[9] 1669 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[2] 1576 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[31] 1859 108
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HSIZE[0] 1656 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_RNIA7QA2 1368 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[22] 1801 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_30 1947 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][23] 1582 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/commandWrIsAccessRegister_1_i_o2 1385 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[29] 1493 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[11] 1650 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_3[14] 1374 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[11] 1722 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[23] 1497 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[24] 1612 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_12[2] 1505 63
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[21] 1688 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_typ_9[2] 1621 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[19] 1596 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNIL94L[12] 1516 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[19] 1776 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[7] 1579 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[3] 1471 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_10[12] 1838 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[21] 1439 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[26] 1787 135
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST4/U0 1594 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[9] 1727 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1024_5 1839 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[6] 1708 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[21] 1703 135
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg4_0 1811 33
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_am[0] 1786 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2289 1699 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[17] 1616 85
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q_3_i_0_o2_1[2] 1693 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[29] 1789 111
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG2_5 1614 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[35] 1574 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_10[1] 1499 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNITT3K[7] 1489 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/_GEN_7_1_1 1356 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q 1392 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0_data_arrays_0_0_0_3_RNO 1783 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[19] 1675 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[6] 1593 123
set_location IO_0/UART_0/UART_0/uUART/make_TX/txrdy_int 1772 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNIVQHE[10] 1592 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[23] 1379 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[31] 1721 109
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_am[2] 1772 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[12] 1799 75
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/latchNextAddr_0_a3_1 1712 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[115] 1940 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[30] 1838 102
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_293 1662 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_addr[1] 1347 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[42] 1624 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_5_0_a2[20] 1438 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[11] 1928 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[30] 1672 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_5_RNI42LJA[6] 1504 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[1] 1418 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[13] 1634 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1054_i_1 1851 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/io_dataChainOut_capture 1367 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_361_1 1526 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_size[1] 1574 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_853_a0_0[4] 1517 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[0] 1383 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNO 1692 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[16] 1626 141
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[5] 1793 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7_i_m2_i_m3[4] 1476 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[25] 1610 103
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_81 1512 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_10 1660 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[18] 1567 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_281_1 1533 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[13] 1468 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/haltedBitRegs_0_RNO_2 1440 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[1] 1477 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_104 1768 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[10] 1688 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0_0[10] 1633 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[10] 1349 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[88] 1901 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[29] 1706 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[9] 1916 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_0/reg_0/q 1385 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[7] 1637 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[16] 1851 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[26] 1792 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[29] 1801 73
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_323 1579 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_326 1553 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_50908_0_o2_i_a2_RNIBKH62 1471 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_380_0 1529 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_64_4 1710 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2094 1653 51
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state84_RNIVTKR 452 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_RNO[0] 1370 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/un1__T_125_1 1664 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0__RNIBJ2D[5] 1528 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[10] 1716 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_1_d_ready_RNI3P0J 1539 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_datain[5] 1733 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[11] 1815 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[17] 1767 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[17] 1859 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNIND6L[22] 1496 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[18] 1561 100
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_255 1697 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/req_tag[3] 1647 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1984[2] 1504 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[6] 1456 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[4] 1397 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_15 1926 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1949 1662 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_29_RNO 1492 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_1429_1_0_1_1 1626 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[19] 1633 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address_Z[9] 1552 25
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/empty_out 1759 19
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_337 1644 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[0] 1377 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_o2_2_tz 1374 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[27] 1715 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[16] 1636 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[31] 1577 73
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[6] 1791 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1986[7] 1855 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[1] 1591 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_Z[0] 1492 70
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/counter_d_cry_0_0_RNIQJBU 1761 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142[1] 1505 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[14] 1635 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117_RNO[0] 1719 78
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_nextd4_NE_3 1721 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[2] 1400 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[22] 1797 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_a5[0] 1540 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[13] 1767 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2056_0[1] 1552 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[4] 1931 81
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_ns_i_0_0_m2[2] 1738 9
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_3[5] 1713 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[35] 1895 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_source[0][0] 1612 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[7] 1608 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/maybe_full_RNO 1521 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNI5KO81[5] 1408 30
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA[3] 1739 33
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int 1802 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[5] 1738 123
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/full_out 1689 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[31] 1624 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[28] 1387 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[23] 1684 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[27] 1672 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[10] 1851 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_236 1683 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[5] 1675 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[26] 1791 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[28] 1681 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[19] 1617 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_size[0][0] 1631 52
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/un1_rd_pointer_q_1.CO2 1691 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[10] 1887 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q 1402 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2985_0[1] 1587 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[23] 1734 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1060 1843 111
set_location IO_0/UART_0/UART_0/uUART/make_TX/fifo_read_en0 1771 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refillError 1690 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_cmd_2[3] 1621 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[25] 1608 48
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_265 1591 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv[2] 1697 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[15] 1528 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_m3 1389 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[7] 1409 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[13] 1574 72
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_ns[7] 1733 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91_RNICEQ43 1650 114
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[3] 1670 28
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/full_out_RNO 1762 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[22] 1652 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[4] 1494 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[5] 1399 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIQEIJ[16] 1611 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[18] 1710 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[1] 1540 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_source[0] 1610 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_RNO[4] 1811 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_addr[11] 1594 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[1] 1548 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[29] 1811 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[30] 1716 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_storegen_mask[2] 1579 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_RNO[3] 1412 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[25] 1457 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[20] 1888 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_32_5_0_0_0 1373 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[2] 1804 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[7] 1572 115
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_144 1710 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[6] 1632 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[17] 1690 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[23] 1557 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_20_5_0_0 1369 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1[5] 1756 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_250[1] 1629 46
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_byte_Z[0] 1807 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[9] 1667 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[7] 1442 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0[50] 1605 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[29] 1811 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[94] 1896 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[9] 1754 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_413[2] 1541 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037_7_0[5] 1698 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[13] 1623 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_d[6] 1447 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[54] 1796 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_7617_129 1516 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_471[1] 1555 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[13] 1781 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_io_in_0_a_bits_address_1_tz_4 1349 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189__T_1189_0_0_RNO 1694 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1240_1 1833 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_extra[0][0] 1539 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_RNO[4] 1408 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[31] 1629 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_25_5_0_a2_1 1392 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[20] 1609 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[26] 1454 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[18] 1863 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_10 1946 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_Z[0] 1482 61
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/un1_SDATASELInt_29_0_a4_RNIPBEH1 1541 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[5] 1595 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[6] 1521 64
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST4/U0 1614 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_15 1423 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[30] 1721 70
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST3/U0 1606 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[13] 1730 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[2] 1444 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[31] 1678 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNI97KE[24] 1578 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI4U4S[4] 1676 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[15] 1381 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7098_0_a2_1_a2_0_RNIAET34 1420 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[2] 1455 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_GEN_67_1_sqmuxa 1618 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[6] 1410 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[51] 1876 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[17] 1634 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/io_deq_bits_param[0] 1518 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1050_i_0 1831 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[17] 1427 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_5[2] 1478 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[1] 1407 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIAQGP_0[6] 1638 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_39 1650 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_690_i 1408 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2284_RNIOD7P 1854 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_244 1537 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2885[4] 1622 72
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[4] 1667 36
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg5_1_0 1705 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[37] 1708 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[16] 1849 90
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HREADY_M_0_iv 1696 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[25] 1669 60
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_ns[5] 1729 33
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[18] 1714 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0_4_ns[2] 1484 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_control_x 1814 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_RNO[0] 1414 48
set_location IO_0/UART_0/UART_0/iPRDATA_Z[5] 1785 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[4] 1566 52
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[2] 1682 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[10] 1552 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[4] 1757 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_275_12_i_0_RNID58G1 1361 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[4] 1428 31
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_RNO[0] 457 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_replay_4 1788 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[24] 1648 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_35 1681 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2892[1] 1629 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_o3_0_a2_0_0_o2_RNIJ9NDO[2] 1442 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[30] 1696 138
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_0_sqmuxa 451 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[15] 1844 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[2] 1878 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[23] 1871 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[1] 1380 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[8] 1778 100
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState_ns_a3_0[0] 1715 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[57] 1877 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[12] 1692 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[8] 1417 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[14] 1399 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[22] 1705 66
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_174 1656 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[0] 1572 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[3] 1479 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/_GEN_46_m1 1374 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNIS1SK1[10] 1648 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1036_2_0 1824 111
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_21 1521 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_74 1947 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIRR3K[6] 1471 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[5] 1462 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[0] 1925 81
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv[5] 1702 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_2 1422 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[4] 1756 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_104_0 1541 84
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg39_0_0 1707 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[1] 1715 76
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[15] 1534 118
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_29 1604 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[9] 1532 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2083_0_RNIAB79 1502 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/io_deq_bits_source[0] 1531 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[1] 1420 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2083_2 1523 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q_RNO 1386 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_o3_0_a2_0_0_a2[2] 1410 54
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[10] 1565 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_mem_0_d_ready_iv_c 1611 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[7] 1757 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5[0] 1535 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_nss_i_i_o2[0] 1660 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/stickyBusyReg_2_RNO 1370 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_source[0][0] 1660 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[21] 1386 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_control_dmode 1816 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[20] 1390 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[13] 1739 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[2] 1860 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[2] 1561 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_1[29] 1528 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1064_1 1842 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_183_2_i 1615 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[25] 1755 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_14e_RNO 1461 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_853_a0_0_RNILDMF[4] 1514 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[6] 1566 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_valid_a1 1592 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/_T_567_0_a2_1_11 1771 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[7] 1468 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[5] 1627 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[0] 1375 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[8] 1500 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[26] 1442 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[47] 1783 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2157_3 1658 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[5] 1806 99
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[15] 1658 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_61_1 1694 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_size[0] 1668 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[21] 1536 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/_N_3_mux_0_i 1590 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[22] 1841 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_108_0_state[1] 1540 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_3 1371 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[22] 1705 67
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[0] 1673 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_0_1_sqmuxa_a0 1383 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[29] 1594 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_42 1578 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/tlb_io_resp_cacheable_i_i_a6 1616 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_136_1_sqmuxa 1836 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_in_0_a_ready_am 1528 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[10] 1658 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[23] 1737 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[7] 1374 72
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_RNO[2] 1663 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[15] 1686 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951[0] 1554 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[25] 1410 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/s2_valid_miss_sx_RNIK5UI1 1638 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[45] 1898 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_23e_RNO_0 1474 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[1] 1412 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3016_2 1598 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[21] 1548 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2121 1696 90
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state_ns_i_x2[3] 1781 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_28 1777 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[25] 1874 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_738_3 1727 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[11] 1652 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[3] 1407 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI6MGP_0[4] 1630 117
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[7] 1570 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNO 1574 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg[3] 1700 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[13] 1645 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0_0[8] 1610 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI2ATM[30] 1552 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[5] 1452 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[13] 1352 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_58_10 1686 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[29] 1443 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_misa[0] 1846 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_12 1345 49
set_location IO_0/UART_0/UART_0/uUART/rx_state[1] 1810 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[6] 1390 43
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState[3] 1700 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_sink_awe1 1609 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4] 1701 43
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[10] 1638 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC3_stxp_dataerr 1705 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3334 1557 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_lm_0[0] 1505 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2161_RNO_5 1664 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[17] 1400 28
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST2/U0 1611 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3028[4] 1699 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[5] 1604 63
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[0] 1659 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2161_RNO_16 1670 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[21] 1372 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[20] 1722 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_413[0] 1545 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_532_1.CO2 1550 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[1] 1863 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[15] 1704 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[32] 1670 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[5] 1466 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_m3_0_a3_3 1435 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[2] 1475 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_25_RNO 1495 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][6] 1499 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_write 1614 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[28] 1694 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[38] 1870 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_opcode[0]_RNI995L[0] 1521 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNINKKM[14] 1579 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[43] 1931 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_tag[1] 1652 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_xcpt_ae_inst 1754 76
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST2/U0 1537 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1475[2] 1609 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/N_2651_i 1370 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/_T_56 1597 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[18] 1373 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[15] 1777 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[13] 1670 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[5] 1590 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[15] 1629 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_5_RNO_0 1651 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_36 1344 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[14] 1717 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1449_bm[0] 1467 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[3] 1371 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3359_RNISPM14 1579 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[36] 1707 138
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_35 1603 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_6[17] 1382 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[30] 1545 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[28] 1754 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_opcode[0] 1584 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][18] 1614 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[4] 1359 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_942_3_sqmuxa 1831 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[11] 1623 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12[13] 1432 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_18 1604 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/tdoReg/reg$ 1364 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_10_sqmuxa_i 1444 51
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/empty_4 1775 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1459_am[1] 1477 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_RNIB73U[0] 1842 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[19] 1648 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_sink_ramout[1] 1619 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_address[30] 1664 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_21_0_a2_RNIKFEF 1418 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[24] 1422 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNI07TK1[19] 1647 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[16] 1768 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[3] 1595 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_25 1567 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[23] 1800 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2980[3] 1576 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[15] 1625 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[5] 1494 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[39] 1853 81
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_50 1553 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[16] 1884 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1362[1] 1456 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[0] 1416 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[42] 1807 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[3] 1710 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[5] 1380 73
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state[0] 465 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_ns_1_1_RNO[2] 1556 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233[4] 1841 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[73] 1900 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_275_12_i_a3_1_RNIALDR 1360 48
set_location IO_0/UART_0/UART_0/uUART/un1_clear_framing_error 1767 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_in_0_c_ready_ns 1526 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel[5] 1408 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_op_RNIEQTF[1] 1367 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNO[3] 1418 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[21] 1562 58
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_126 1582 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[18] 1620 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1546[2] 1579 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_writes2 1573 90
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][2] 1814 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_RNITIEH[22] 1707 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_4[11] 1637 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[29] 1394 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[4] 1543 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[11] 1890 79
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_am_1[1] 1717 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[31] 1643 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_cmd[0] 1639 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_bm[3] 1728 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_ns[2] 1762 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[14] 1357 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[46] 1789 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5[2] 1618 69
set_location IO_0/UART_0/UART_0/uUART/make_RX/samples[2] 1810 25
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[6] 1650 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[43] 1585 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[11] 1722 82
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].APB_32.INTR_reg_63_ns_1_1[2] 1762 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[0] 1556 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[6] 1733 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/maybe_full 1602 79
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[17] 1675 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[23] 1582 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[39] 1943 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[4] 1793 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[2] 1408 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_160[3] 1636 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_4_RNO_3 1623 117
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[18] 1661 37
set_location CLOCKS_RESETS_0/reset_synchronizer_0/genblk1.reset_sync_reg[0] 1574 31
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_datahold[1] 1692 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_9 1507 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[52] 1930 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[25] 1705 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[12] 1514 73
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/rd_pointer_q_3[0] 1734 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[7] 1581 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[16] 1588 139
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[1] 1537 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIMBNN[7] 1538 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[11] 1569 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[28] 1580 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[6] 1762 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIFGKS[8] 1593 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[19] 1581 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_out_0_a_valid_0 1536 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[8] 1732 117
set_location IO_0/UART_0/UART_0/uUART/make_TX/tx_byte[2] 1792 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1_RNO[10] 1673 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[0] 1374 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[11] 1520 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[28] 1805 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_7_RNO_1 1637 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[6] 1456 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/io_resp_valid 1757 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[6] 1588 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_m2[10] 1447 54
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_ns[5] 1690 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[6] 1671 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[6] 1374 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a13_3_1 1682 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[127] 1924 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_ns_1_1[1] 1683 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_RNO[7] 1373 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[7] 1724 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[5] 1580 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1036_1 1832 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[9] 1682 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[16] 1625 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1038_1_0_a2 1852 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136_RNIH14A[8] 1503 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[6] 1713 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_ns_1_1[3] 1687 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[11] 1529 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_3461_2 1359 42
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_1[2] 1780 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/INVBLKX1[0] 1597 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_16e 1459 15
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState_RNO 1532 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[8] 1645 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_117_5 1499 96
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[29] 1644 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_481_1_0 1529 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[0] 1369 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[15] 1348 49
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[23] 1645 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_ctrl_jal 1723 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[22] 1363 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[19] 1736 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_4_RNIM7H31 1373 36
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].APB_32.INTR_reg_76_ns_1[3] 1778 21
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_am[1] 1782 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825_7_ns[0] 1584 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117[7] 1737 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_83_i 1548 21
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/HRDATA[7] 1732 34
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/cfg_ssel[6] 1724 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1487[0] 1645 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[11] 1613 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][7] 1495 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[6] 1611 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[7] 1683 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[103] 1899 94
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[3] 1541 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1469[5] 1602 118
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg_RNO[0] 1736 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1469[7] 1612 130
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_159 1414 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_23 1803 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNIHEKM[11] 1568 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_mask[0] 1363 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[13] 1769 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_1_1[12] 1777 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863[3] 1610 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_a0_1[7] 1469 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST4/U0 1493 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[12] 1888 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[1] 1735 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_18 1422 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[5] 1423 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/value 1606 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_131_m[5] 1535 111
set_location CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160_INT/U0_RGB1 579 12
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_1[19] 1625 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_14_i_m2[6] 1394 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[13] 1405 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNIJH901[2] 1515 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136[4] 1505 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[0] 1372 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_0_0_fast 1710 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[28] 1815 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v_0[4] 1639 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_3[25] 1441 33
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][0] 1816 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNILR5N[30] 1536 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[16] 1663 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[119] 1939 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[14] 1576 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[6] 1735 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_2[1] 1628 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[10] 1604 48
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_m3[2] 1613 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0_0_tz_RNO[29] 1482 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1297lto4 1604 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[3] 1538 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[10] 1649 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825_7_ns[3] 1588 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[18] 1760 87
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[6] 1644 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/resHi_0 1671 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2027_r_i_i 1668 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[15] 1571 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_4[6] 1468 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_lm_0[2] 1495 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_406_i 1349 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_2[0] 1578 123
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[1] 1540 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[27] 1622 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[31] 1725 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[3] 1489 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[5] 1429 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[3] 1672 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNIRT3Q1[29] 1680 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[16] 1624 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv[15] 1384 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[13] 1558 69
set_location IO_0/UART_0/UART_0/uUART/make_TX/tx_byte[6] 1791 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[24] 1882 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2058_1.CO2 1553 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[7] 1406 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[10] 1624 54
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/tckgo8 460 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[13] 1653 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[8] 1728 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[9] 1677 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_630_i 1407 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[13] 1753 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1400_1_RNI87PE 1639 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640[3] 1535 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[20] 1360 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[12] 1799 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_RNO[2] 1409 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[14] 1899 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_62628_0_a2_RNIU2LA1 1413 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_1[13] 1440 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[124] 1930 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_a2_0[0] 1555 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_796_1.SUM[3] 1518 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_a2_RNI88TV2 1445 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[14] 1914 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[7] 1449 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/s2_req_addr_1_sqmuxa_i 1610 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[17] 1732 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv[19] 1420 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_178 1675 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_416[68] 1540 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNINB4L[13] 1520 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[0] 1422 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[17] 1669 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/m0_2_03_1_0 1639 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_14 1638 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_0 1393 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[23] 1812 96
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[10] 1649 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_enq_ready 1514 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedInFlight_0_RNO 1617 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_2[2] 1469 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_0_1_sqmuxa_0 1388 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_RNO[6] 1405 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/s2_req_typ_9_i_m2[0] 1620 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[7] 1679 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[10] 1578 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[31] 1648 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_0_AND_INST4/U0 1576 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/maybe_full 1614 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_2 1945 99
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCON/tx_fifo_write_sig_0_sqmuxa 1733 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[23] 1374 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_1[12] 1637 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am_RNI6F2J2[0] 1699 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[7] 1717 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[8] 1583 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444_RNO_1[3] 1517 105
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_240 1480 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[8] 1568 69
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_alldone_RNO 1693 15
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST2/U0 1547 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_tag[3] 1650 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNI73IE[14] 1608 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[31] 1823 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/block_probe_1 1583 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[28] 1468 33
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_ns[9] 1661 24
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_97 1673 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[25] 1790 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[31] 1804 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[28] 1696 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Queue_3/ram_param[0][1] 1513 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[1] 1674 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_address_Z[8] 1525 49
set_location IO_0/UART_0/UART_0/uUART/rx_state_ns_0_x3[1] 1810 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[11] 1594 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_122[4] 1536 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[7] 1368 73
set_location IO_0/UART_0/UART_0/uUART/make_RX/last_bit_RNO[0] 1813 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[57] 1919 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[15] 1608 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[29] 1406 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[1] 1452 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_0 1697 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[25] 1578 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/q 1387 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[6] 1551 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_opcode_1[0] 1687 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/_GEN_7_1_1_RNO_0 1372 18
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][2] 1813 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[22] 1621 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_172 1729 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[13] 1684 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[20] 1866 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_18_0_a2[21] 1408 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[5] 1729 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_hsize_RNI15DB1[1] 1538 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIEOK92[24] 1611 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[3] 1458 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/m0_2_03_3_0 1624 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[17] 1347 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_replay 1660 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[2] 1791 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[5] 1808 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_0/reg_0/q 1421 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[26] 1713 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNILD8L[30] 1465 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/maybe_full_RNI3KVU 1512 81
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel_10_0_0[0] 1736 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_0_8_iv_RNO_0[1] 1706 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[0] 1572 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[21] 1369 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[90] 1897 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0_RNIF3KQ1[7] 1468 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[19] 1870 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/completedDevs_4[1] 1514 24
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_270 1673 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNISIKJ[26] 1572 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[6] 1762 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_RNO[5] 1808 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111_1[42] 1581 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81308_0_o3 1428 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[17] 1707 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[5] 1550 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[20] 1722 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0_1_1[8] 1753 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_address_Z[9] 1530 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_11_RNO 1412 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_ctrl_csr[2] 1713 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[25] 1622 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_2 1374 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_o2_RNIA7B38[6] 1479 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[5] 1728 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_797[1] 1538 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[0] 1721 132
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/counter_q[1] 1753 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[11] 1880 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[13] 1891 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[21] 1871 97
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST1/U0 1532 24
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control1[4] 1722 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[1] 1597 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_330_0 1522 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[11] 1766 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/q_RNIK6UQ 1363 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[6] 1376 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/ram_size[0][2] 1534 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[15] 1397 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[26] 1599 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[100] 1920 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/full_RNICF421 1570 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_am[4] 1764 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[8] 1682 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[0] 1624 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[23] 1686 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_probe_state_state[0] 1559 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNI7ACN 1449 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/io_in_0_d_valid 1604 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[29] 1683 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIRLRL[9] 1643 108
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_i[2] 474 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[19] 1773 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un3__T_4656_0 1513 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_918 1683 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[15] 1875 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/ram_param[0]_RNIG2171_0[0] 1519 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[13] 1387 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_68 1902 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[27] 1875 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[7] 1369 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_RNIRM29S 1457 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[17] 1634 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[19] 1635 105
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[29] 1698 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[37] 1939 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[21] 1869 97
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitsel_0_sqmuxa 1722 6
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count_RNO_0[4] 466 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[29] 1578 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[10] 1757 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[12] 1722 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[9] 1765 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[17] 1639 75
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state_ns_1_0_.m4_0 1540 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[0] 1419 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/maybe_full_RNO 1529 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[34] 1880 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[72] 1586 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[12] 1583 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$[4] 1377 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2050_0[2] 1564 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_lut[1] 1655 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[23] 1910 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_debug_st_u 1818 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_678[0] 1526 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81028_0_a3 1498 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[13] 1856 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_17_rep1 1488 57
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_310 1711 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_125 1614 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1481[7] 1651 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[24] 1557 76
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[22] 1661 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_lm_0[5] 1513 81
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_1[2] 1723 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[10] 1556 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[10] 1501 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_1/q 1439 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[19] 1761 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[16] 1611 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158[23] 1443 60
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC1_stxs_txready 1705 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[16] 1362 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[13] 1777 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full 1571 82
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[14] 1662 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_48 1937 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0[46] 1707 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_123_1_2_0 1727 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[3] 1463 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[0] 1715 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1604 1388 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIENGE[9] 1605 117
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][0] 1817 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[29] 1849 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560[66] 1564 84
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[2] 1778 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[9] 1758 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_34_1 1704 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_933 1595 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_a3_3[0] 1366 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNI78KS[4] 1592 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[7] 1710 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[42] 1558 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q_RNIAQPF2 1406 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[20] 1629 144
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitsel[2] 1716 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_x2[20] 1445 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[6] 1610 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[38] 1940 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[2] 1586 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_4[10] 1397 75
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[18] 1715 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_9_RNO_0 1638 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[10] 1519 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/un2__T_434 1540 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[10] 1617 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[27] 1538 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2145_0_RNO_1 1675 78
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_ns_1_0_.m7 1658 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_2023_i 1627 96
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_0_sqmuxa_RNIMLQP 450 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[10] 1433 54
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt[4] 1714 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1400_1_7 1550 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[27] 1682 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_27 1488 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[20] 1637 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_2_data_arrays_0_2_0_0_RNO 1588 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[9] 1589 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_a3[13] 1456 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[7] 1783 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_511_i 1346 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_source[1] 1664 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[31] 1405 30
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[7] 1783 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNIB9KE[25] 1559 117
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[6] 1551 127
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[25] 1597 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825_7_bm[3] 1586 51
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SADDRSEL[4] 1693 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m58_3_tz_1 1540 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3016_0 1605 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_18 1488 34
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[7] 1712 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2161 1680 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_16[1] 1480 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[26] 1806 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_RNO_6 1588 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[17] 1711 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[26] 1717 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[17] 1711 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am_1[6] 1598 99
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_count_RNO[3] 1810 21
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0 1166 163
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[3] 1816 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[5] 1729 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[28] 1605 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_RNO[7] 1418 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[32] 1876 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[2] 1581 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_Z[19] 1869 94
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_24 1551 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[9] 1681 54
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[24] 1678 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[29] 1869 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[11] 1723 109
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_113 1551 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[55] 1909 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/un2__T_2895_1 1619 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[2] 1477 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_2 1507 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_source[0][1] 1527 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1680_6 1562 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[23] 1373 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[4] 1818 103
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].APB_32.edge_pos[2] 1764 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIA45S[7] 1674 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_15 1386 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_3[9] 1420 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[1] 1427 78
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/un34_fifo_mem_d_31_0 1728 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[21] 1653 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[14] 1877 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_param[1] 1651 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[6] 1613 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[26] 1867 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_mask[2] 1578 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[13] 1595 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[31] 1877 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[4] 1462 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[105] 1919 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[13] 1648 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[3] 1378 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/goReg 1358 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[14] 1684 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[5] 1399 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[38] 1870 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI7GJ92[20] 1649 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14[22] 1402 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[2] 1546 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_last_RNIBA8T 1681 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNIOUSK1[17] 1652 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_7 1396 16
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un7_countnext_axbxc3 459 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out_1[11] 1688 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_flush_valid_r 1602 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIQM0M[7] 1574 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_Z[1] 1478 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[19] 1615 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_valid 1557 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1460 1679 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[7] 1339 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[8] 1523 64
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[3] 1686 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[14] 1597 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7_i_m2_i_m3[1] 1455 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_0[9] 1410 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[49] 1880 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI4ARM[22] 1612 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[23] 1720 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[30] 1407 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[25] 1622 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2149_1 1659 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[2] 1556 124
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_158 1432 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_0_sqmuxa 1511 81
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_datain[3] 1733 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[30] 1856 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951[2] 1557 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_2_a_bits_mask_i_a2[2] 1548 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_1[2] 1490 72
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_state_1_sqmuxa 1724 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_1_RNO_4 1631 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_io_in_0_a_bits_address_1_tz_3 1347 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[4] 1555 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[4] 1714 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_1 1365 19
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count[5] 464 7
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_Z[1] 1545 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246[4] 1879 100
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_348 1502 18
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].APB_32.edge_pos_RNO[2] 1764 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[24] 1577 34
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[12] 1526 117
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[1] 1777 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[14] 1804 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_bypass_0 1715 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0_RNIF3KQ1_0[7] 1472 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_source[1] 1567 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[21] 1605 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[28] 1822 82
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/rx_cmdsize_4_1 1702 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1046_1 1836 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_RNO_3[6] 1472 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[25] 1583 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[30] 1384 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7154_0_a2_0_RNIIGNG1 1418 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291[5] 1737 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[27] 1668 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ibuf/_T_106[0] 1761 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[27] 1788 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[1] 1880 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[21] 1434 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[4] 1612 27
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0[0] 1664 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_0_0_rep1 1731 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[0] 1372 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[9] 1762 106
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnextzero_m4 458 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][2] 1501 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_330_0_3 1512 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_ns[12] 1752 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[1] 1578 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[29] 1491 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[16] 1608 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_RNO[1] 1388 60
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST1/U0 1531 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3044_0 1699 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[4] 1757 72
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNI735G1[0] 1657 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/_GEN_15_1_1_iv_0_a2_1[3] 1366 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[7] 1458 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[6] 1458 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[6] 1704 45
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREGATEDHADDR[30] 1683 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_rxbusy 1738 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][10] 1533 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_GEN_23 1586 132
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state85_RNIQSB11 449 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[29] 1669 129
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/counter_d_0_sqmuxa_1_0 1732 27
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_342 1498 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_12_RNO 1380 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_bits_opcode[2] 1544 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_div 1677 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1469[6] 1585 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[6] 1417 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_1313_0 1365 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am[3] 1698 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2985_1_1[3] 1612 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[17] 1409 25
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_212 1564 45
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_168 1414 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_13_RNIIB7K 1509 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[18] 1403 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_RNIUPHC3[5] 1839 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[1] 1602 123
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_ns[1] 1719 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[12] 1634 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[10] 1620 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIVO3G2[21] 1611 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[15] 1514 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[2] 1454 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[14] 1768 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[7] 1632 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2 1493 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_o2_RNISPL78[26] 1493 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushCounter_RNO[0] 1605 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[4] 1439 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1908 1658 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[19] 1696 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v_RNI6TB71_0[8] 1638 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_out_0_d_ready 1592 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[24] 1764 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291[6] 1770 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[30] 1649 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[10] 1769 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1967_RNIN9AT1[0] 1516 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[19] 1398 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_write_RNI7P9F4 1561 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[29] 1536 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[2] 1723 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/ram_opcode[0][2] 1582 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[18] 1660 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[18] 1415 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[15] 1554 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167[4] 1638 81
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[11] 1657 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI9Q405[21] 1610 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2889[5] 1624 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[17] 1711 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI9GOO[16] 1695 105
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[17] 1635 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[6] 1709 102
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_mtx_bitsel_1_sqmuxa_1 1730 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[12] 1733 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_82 1936 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[6] 1724 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][21] 1572 28
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/rd_pointer_q[4] 1699 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[17] 1660 70
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_345 1480 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[40] 1772 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[0] 1579 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_RNO[3] 1392 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2149_2 1676 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[26] 1604 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[13] 1632 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[20] 1685 48
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNITHKJ[2] 1575 141
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_238 1600 42
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[13] 1670 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1338[1] 1455 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[7] 1691 111
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_shift_9_u_1_1[7] 1821 27
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST1/U0 1526 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[8] 1554 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_size[0][0] 1668 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[14] 1780 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1062 1841 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[20] 1681 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v_RNI3HE41[15] 1696 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[42] 1807 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[105] 1912 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2232_1 1681 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2284 1774 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNI1AG02[15] 1551 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[24] 1809 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[10] 1562 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[17] 1398 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_valid 1762 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[22] 1648 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_error 1540 123
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_45 1658 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[28] 1873 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[14] 1883 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_15_am_RNO 1624 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[31] 1649 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_2330_8 1578 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_i_m5[2] 1549 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIENGE_0[9] 1643 111
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_10 1563 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[6] 1593 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[4] 1618 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[26] 1404 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[0] 1387 57
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/xmit_cntr[1] 1796 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_GEN_29[0] 1586 57
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_ns[4] 1718 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_815_RNIAF5P1[3] 1513 42
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_283 1573 45
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/masterRegAddrSel 1656 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[27] 1725 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[9] 1758 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI4DAV_0[12] 1699 111
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_pktsel 1715 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedInFlight_0_0_sqmuxa 1615 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_15_RNIKB7K 1465 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_15 1667 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am[11] 1619 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[2] 1711 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[13] 1724 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_44[1] 1485 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_RNO 1400 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2[7] 1450 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037_7_0[6] 1698 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_alu_fn[1] 1675 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_axb_1 1652 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_29 1380 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/un1_programBufferMem_44_1_sqmuxa_or_0_o2_i_a2_0 1444 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_13e_1 1471 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_35 1350 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[24] 1655 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/io_deq_bits_size[0] 1534 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[3] 1437 70
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[12] 1562 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[8] 1587 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_send 1686 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIRTP61[3] 1634 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[22] 1672 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[20] 1379 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNO 1526 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_addr[6] 1582 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNI31KE[21] 1624 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[21] 1650 51
set_location IO_0/UART_0/UART_0/iPRDATA_Z[3] 1777 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[5] 1757 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/count[1] 1646 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c_RNIUSS61_0[31] 1475 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1494_u 1696 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[4] 1624 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[9] 1572 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNI00MO1[30] 1638 126
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[0] 1707 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_RNO[0] 1405 36
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_ssel_mux 1724 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82[6] 1521 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[4] 1407 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[25] 1404 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_0_i_0_a2_0_RNI1C256 1426 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[4] 1373 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[14] 1710 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[1] 1629 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[31] 1735 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_11 1623 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[16] 1636 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_131_m[0] 1718 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[2] 1401 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[6] 1658 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[0] 1357 31
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_51[7] 1725 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[10] 1915 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248_RNO[3] 1494 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_1_0[24] 1503 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_data_out_u 1697 9
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SADDRSEL[3] 1700 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2_i_m3[3] 1499 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_i_1[2] 1665 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_wb_hazard_2 1645 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[33] 1878 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/maybe_full_rep1 1686 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[14] 1546 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1518_1[1] 1693 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_RNIEATPO[5] 1510 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_error_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_error_ram1_[0] 1558 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[31] 1538 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[1] 1518 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037[7] 1703 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[12] 1828 79
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state_ns_1_0_.m8_0_a2_0 1541 129
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_359 1577 36
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[14] 1645 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/busyReg_2 1382 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNIPQFB[6] 1572 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][1] 1598 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_bits_address[11] 1524 45
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_bm[1] 1705 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[27] 1400 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2885[1] 1587 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[25] 1910 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_a6_0_1 1685 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_GEN_21 1568 81
set_location IO_0/UART_0/UART_0/uUART/fifo_write_rx_1 1806 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[22] 1880 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[3] 1599 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[23] 1397 25
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[9] 1669 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3103[39] 1607 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[115] 1895 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscCount[1] 1600 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIGSSB1[2] 1551 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_24 1552 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[9] 1616 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2232_2 1687 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_size[2] 1539 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2178_NE 1672 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_408[67] 1561 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[8] 1382 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8_RNO[11] 1419 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][17] 1640 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][0] 1656 37
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_nextd4_NE_2 1717 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[41] 1805 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[30] 1818 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[23] 1731 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[4] 1827 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[127] 1923 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[20] 1697 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/un1_value_4 1550 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[0] 1385 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[22] 1898 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[17] 1626 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[6] 1861 90
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/address_decode/g_modes.g_mem_1.sdec_raw33 1669 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_lm_0[8] 1508 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[12] 1606 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5_RNO[24] 1421 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[3] 1441 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_a6_2 1694 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2_i_m3[5] 1490 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[7] 1394 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117_RNO[6] 1731 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1036_3 1840 111
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_87 1653 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m97 1524 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[27] 1767 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[0] 1601 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_Z[25] 1864 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_85_i 1549 21
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[0] 1538 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[41] 1903 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[23] 1810 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns_1[6] 1813 114
set_location IO_0/UART_0/UART_0/uUART/un1_clear_framing_error_1 1766 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_11_sqmuxa_0_a3_0_a2 1470 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[10] 1432 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_o2[27] 1455 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0_a4_2[4] 1638 99
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state85 448 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[28] 1432 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_157 1640 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/q 1361 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[20] 1756 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0_a4_2_am[6] 1634 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v_0[7] 1635 57
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/ssel_rx_q2 1716 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[1] 1587 64
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_lastframe 1701 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/resHi 1669 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIEM0G8[24] 1632 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[8] 1688 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[26] 1395 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_probe_state_state[1] 1549 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_65 1941 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[3] 1412 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[7] 1569 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[0] 1716 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102571_i_a2 1370 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[13] 1677 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_214 1539 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[29] 1609 46
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg[6] 1701 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[15] 1708 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[10] 1596 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_16 1840 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91_RNIMMO43 1625 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[19] 1776 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[2] 1575 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[13] 1387 49
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[16] 1704 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIJN3N[20] 1579 33
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/full_5 1822 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[7] 1736 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_RNO[7] 1498 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[20] 1814 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_source[0][1] 1665 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[1] 1397 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[6] 1460 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[3] 1630 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNI10A01[9] 1533 48
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[5] 1682 28
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1]2_2 1757 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[17] 1800 114
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0 0 5
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[2] 1790 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_1/reg_0/q 1382 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_1674_0_sqmuxa 1612 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/blockProbeAfterGrantCount_0_sqmuxa_1_RNI46H13 1588 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_source[1] 1579 51
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[24] 1599 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[2] 1757 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_45 1915 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[17] 1659 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[19] 1951 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[13] 1668 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[12] 1437 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_GEN_23 1700 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_source[0][0] 1532 79
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[3] 1687 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIJCJ62[10] 1632 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_722_1_3 1542 72
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_first5 1710 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_54 1935 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_27 1383 19
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state[4] 1773 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1448[1] 1480 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0_0[7] 1731 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[28] 1446 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[30] 1804 126
set_location IO_0/UART_0/UART_0/uUART/make_TX/fifo_read_en0_RNIULHD 1773 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0_0[8] 1773 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_18[1] 1467 21
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState_RNI8KSC1[3] 1690 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1481[3] 1647 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_0_a2[23] 1843 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[1] 1385 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[16] 1780 76
set_location IO_0/UART_0/UART_0/uUART/make_RX/fifo_write 1794 25
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3]_RNIOMM5[0] 1814 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[2] 1723 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[2] 1760 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0_1_1[3] 1721 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_63_4 1711 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[18] 1700 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640_0_sqmuxa 1541 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_1_1[8] 1787 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[8] 1634 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI825S[6] 1691 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_18_1 1709 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7[22] 1620 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_addr[6] 1355 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_660_i 1407 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[25] 1642 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_736_7 1698 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/maybe_full_RNI8C4E 1516 81
set_location IO_0/UART_0/UART_0/uUART/rx_byte_in_1[5] 1803 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[19] 1611 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_700 1532 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI362N[19] 1590 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST2/U0 1595 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[5] 1404 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[26] 1655 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[1] 1814 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[7] 1371 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[25] 1685 127
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_1_sqmuxa_0_a3_0_a2 1734 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/io_deq_bits_param[1] 1513 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[28] 1795 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_RNO[5] 1445 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/_T_105_a0_0 1388 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[26] 1541 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[5] 1855 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[20] 1774 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[5] 1586 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_10 1623 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[46] 1882 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_115_1 1497 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[2] 1556 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[31] 1717 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[24] 1863 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_0 1371 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2083_2_3_RNI6N8VT 1473 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_m_1_i_0_o3_0[14] 1481 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_49 1668 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0[6] 1643 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_60 1946 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1_0[22] 1707 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_RNO_2[6] 1491 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/replay_ex_0_0 1656 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][19] 1620 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[31] 1839 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[0] 1368 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[21] 1611 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[26] 1714 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][19] 1623 43
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_0_iv_0_RNI8NUD8 1535 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[20] 1722 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[3] 1378 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[29] 1460 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[10] 1850 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[1] 1712 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[9] 1631 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[3] 1501 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_o2_0_0 1364 36
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[7] 1796 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_1_d_bits_size[2] 1551 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[60] 1788 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[7] 1463 72
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[9] 1524 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_0[6] 1547 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_8 1685 138
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/count_c2 1530 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[111] 1905 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[21] 1611 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_40 1940 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[8] 1674 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a2_0_0 1700 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[31] 1839 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136[9] 1510 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[5] 1720 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[16] 1953 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[31] 1728 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[26] 1616 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[15] 1776 127
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_first 1711 19
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_sresetn_10_0_0 1702 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_6_RNO 1350 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[23] 1524 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_495 1627 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[62] 1811 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[20] 1686 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v_RNIMI3T_0[15] 1701 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[20] 1663 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic[25] 1665 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[28] 1617 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[22] 1671 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[1] 1423 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_17 1418 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_5[25] 1420 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[26] 1709 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[28] 1658 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[0] 1715 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_2_RNO 1623 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[18] 1647 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_10[2] 1506 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_4982 1523 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[24] 1410 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[22] 1662 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[83] 1888 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[1] 1540 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[123] 1918 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_13 1504 25
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HSIZE_d[1] 1663 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[8] 1905 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[15] 1373 63
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_27 1588 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[2] 1752 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[1] 1418 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[13] 1599 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_49[1] 1508 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/_GEN_7 1364 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_71_2 1699 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[20] 1759 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[26] 1626 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[13] 1893 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142[4] 1503 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[5] 1344 43
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[31] 1662 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_1[7] 1563 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[15] 1662 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNIRH6L[24] 1465 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_6e_1 1460 18
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_60 1682 36
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_1[5] 1716 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_RNO_11 1595 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[20] 1871 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[22] 1412 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2060 1669 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3515_ma_st 1629 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am[9] 1597 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[16] 1849 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[5] 1550 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_678[1] 1531 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[13] 1610 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[2] 1405 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_131 1537 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[2] 1708 105
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[2] 1791 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_sel_alu1[1] 1670 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q 1409 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[2] 1625 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[28] 1730 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIISK92[25] 1610 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[13] 1755 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[8] 1372 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_473 1540 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_38 1604 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[13] 1906 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[6] 1731 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[97] 1897 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_148 1731 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[23] 1377 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[28] 1699 138
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA[4] 1701 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[25] 1667 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_167 1790 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_i_o3[1] 1551 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[41] 1855 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[12] 1659 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[11] 1462 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[4] 1508 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNI3Q6L[28] 1479 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_17_ns 1652 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[23] 1640 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[21] 1672 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[28] 1862 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_write_m1 1604 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIAJTR[10] 1576 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a3[123] 1891 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[29] 1550 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIEA0M[1] 1591 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[6] 1414 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[3] 1560 69
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_7 1587 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI124K[9] 1511 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[6] 1589 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[15] 1397 64
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SADDRSEL[0] 1702 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[12] 1466 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2880[2] 1544 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[15] 1526 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1293 1617 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[16] 1397 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[13] 1692 99
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_208 1677 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_23_RNIJC7K 1469 27
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST1/U0 1590 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[5] 1806 100
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.INTR_reg_37_ns_1[0] 1754 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[92] 1900 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[29] 1638 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNIV0GB[9] 1578 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[8] 1737 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[16] 1558 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[22] 1698 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[24] 1467 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[13] 1668 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[9] 1713 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[3] 1586 60
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_1[4] 456 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_252[2] 1660 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[28] 1702 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[28] 1785 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[3] 1537 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][13] 1505 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[12] 1558 57
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[0] 1619 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[5] 1458 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[20] 1380 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag_9[0] 1640 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[24] 1835 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_Z[1] 1497 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[8] 1548 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[28] 1592 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_wfi_RNO 1755 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_118 1605 129
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_bit_sel[2] 1786 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[26] 1807 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[12] 1622 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[20] 1811 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[0] 1578 127
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_bit_sel[0] 1787 19
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/pendinge 1701 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/_m1_e 1589 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_nss_i_i_o2_1[0] 1659 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_643[4] 1539 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_750 1540 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[26] 1415 34
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_223 1573 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[10] 1569 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[27] 1633 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[11] 1729 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2145_0_RNO_2 1663 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[0] 1627 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_RNO[5] 1441 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[7] 1469 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause[3] 1830 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[30] 1793 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_115_1_2 1498 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[15] 1778 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIE31H1[31] 1627 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_holdsel 1692 16
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_321 1492 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[10] 1710 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142[15] 1468 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_2_d_valid_0_sx 1537 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c[31] 1471 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][7] 1598 49
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_6 1550 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[16] 1623 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114_0[35] 1602 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_41 1829 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[30] 1721 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[29] 1814 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[6] 1382 43
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_datadelay[6] 1700 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[25] 1757 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_800_1_1 1528 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_796_1.BNC1 1531 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158[35] 1545 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[23] 1639 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_ns[8] 1769 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_16_7[5] 1442 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_a2_3[31] 1567 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[21] 1675 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_RNO[1] 1444 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_lut[2] 1645 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_RNO[11] 1389 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0_0[9] 1766 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951_5_am[2] 1555 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951_5_ns_1_RNO[0] 1551 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_92 1901 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[85] 1938 97
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clk_div_val_reg6_i_i_i_o2_i_o2 1736 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[21] 1732 85
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_bit_sel[3] 1785 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[14] 1546 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[15] 1727 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1984[0] 1520 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid_sync_1/reg_0/q 1410 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[11] 1692 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[30] 1772 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/_GEN_15_1_2_iv_i_0[0] 1367 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[0] 1407 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[27] 1536 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[10] 1437 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[123] 1886 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_size[0][0] 1530 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_276_1_0 1526 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[3] 1818 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[30] 1577 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_RNIVKDH[16] 1714 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_a2_3[5] 1627 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[21] 1862 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3603 1624 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIOEKJ[24] 1576 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/goReg_1 1358 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[6] 1762 88
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[1] 1534 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_tselect 1846 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[15] 1676 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[5] 1412 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[14] 1766 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[18] 1775 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/maybe_full_RNO 1518 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0[26] 1466 45
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_36 1542 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[11] 1619 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[28] 1563 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_42_0[31] 1648 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[20] 1647 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[26] 1635 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[25] 1659 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[8] 1737 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_valid_r 1663 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[15] 1664 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[1] 1391 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[21] 1719 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[10] 1758 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[5] 1443 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[2] 1420 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/_GEN_15_1_2_iv_0_o2[1] 1359 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[28] 1854 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[22] 1413 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_Z[31] 1524 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_send 1545 118
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[12] 1668 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_4[8] 1826 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2_i_m3[0] 1482 60
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state6_5 435 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[23] 1649 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[24] 1768 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_27_5_0_a2_1 1399 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_0[28] 1480 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[24] 1444 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/commandRegIsAccessRegister_1_4 1380 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/io_deq_bits_size[1] 1546 78
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_shift_11[7] 1818 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_75 1725 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_1429_1 1610 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am_RNIAJ2J2[2] 1683 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[30] 1463 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[27] 1641 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863[6] 1616 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_ctrl_wxd 1658 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_275_12_i_a3_1 1359 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[19] 1730 129
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/rd_pointer_q_3[3] 1695 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_30_u 1684 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_alu_fn[3] 1674 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_9e_RNO_0 1463 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[12] 1705 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[4] 1768 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_a0_3_RNI73IO[7] 1466 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][23] 1633 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[1] 1526 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[31] 1433 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[14] 1510 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[30] 1406 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[22] 1714 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_16_0[5] 1446 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[24] 1633 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_2_5_0_a3_2 1370 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_Z[0] 1483 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7146_0_a2_1_RNIT6OO7 1421 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7_i_m2_i_m3[0] 1435 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_RNO[5] 1406 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_1[14] 1396 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_5_0_a2[22] 1438 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.awe1 1695 51
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[2] 1684 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[10] 1688 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[30] 1854 97
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_RNO[14] 1645 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_65_9 1712 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNIVL6L[26] 1467 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_294_1_0_o2_RNIVDA4C 1516 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[24] 1797 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_m_i_a2_1_a3[18] 1479 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/io_deq_bits_size[2] 1545 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[3] 1517 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[3] 1783 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[1] 1396 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[6] 1424 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[22] 1879 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[2] 1718 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[22] 1858 84
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_2 1576 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[4] 1447 37
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[7] 1807 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[12] 1512 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[4] 1397 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0[53] 1710 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_27_u 1683 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[13] 1584 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/value 1531 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[24] 1625 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/wb_cause_cZ[1] 1673 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_472_RNIHF5A1 1543 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_5[12] 1430 60
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[4] 1687 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_ns[3] 1688 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444_0_sqmuxa 1563 105
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_par_calc.rx_parity_calc_2 1801 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[9] 1368 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[4] 1769 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[26] 1781 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_817_1_1 1501 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[6] 1461 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[28] 1815 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[2] 1647 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[8] 1361 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_627_RNO[36] 1555 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[6] 1476 75
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_141 1564 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[54] 1905 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_20 1384 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][22] 1633 70
set_location IO_0/UART_0/UART_0/NxtPrdata_1[3] 1794 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_m2_0_a2_1_sx 1551 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_1[4] 1840 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[13] 1730 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[16] 1581 34
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q[1] 1698 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_0[1] 1479 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[7] 1756 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_23_0_sqmuxa 1542 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[43] 1927 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[19] 1894 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[121] 1911 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[25] 1559 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_valid 1614 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[30] 1669 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_last_RNI6ASH5 1536 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[16] 1702 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[22] 1367 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[14] 1719 126
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/xmit_cntr[0] 1788 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[45] 1912 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[5] 1401 43
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_23 1583 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_550_0 1545 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[29] 1544 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[20] 1654 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[15] 1722 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[25] 1410 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[26] 1895 99
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[9] 1524 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2145_0_RNO_16 1674 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[30] 1545 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_16[2] 1465 63
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.un5_PRDATA_o 1756 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[2] 1593 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[24] 1419 36
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_1_0 1695 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid 1434 24
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[1] 1660 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[3] 1374 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[17] 1421 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[10] 1459 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[29] 1804 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][13] 1604 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_28_RNO 1396 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[5] 1396 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[7] 1599 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[26] 1888 96
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/PREGATEDHADDR_1[31] 1530 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[12] 1825 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[40] 1772 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[25] 1718 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[6] 1657 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248[0] 1499 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3013_data_1_sqmuxa_0 1624 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_7[27] 1467 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_9[30] 1858 96
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST1/U0 1590 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[23] 1729 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[11] 1685 55
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_171 1653 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_243 1562 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[14] 1765 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0_0[1] 1722 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[25] 1723 82
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_104 1599 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[22] 1386 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_GEN_16 1759 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_size[0] 1576 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117[6] 1731 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[20] 1865 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN/reg$ 1356 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_33[1] 1540 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[75] 1905 84
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_298 1517 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[24] 1517 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[30] 1645 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[33] 1577 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[77] 1904 90
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg39 1755 30
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNIK9IE[18] 1603 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[9] 1645 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[2] 1363 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[5] 1443 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_107_RNIJPKR2 1527 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[10] 1821 112
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[25] 1554 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[2] 1756 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[21] 1680 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[46] 1571 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0[3] 1760 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_valid_RNO 1630 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_17_RNIJDOB 1467 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_RNILVRP3 1556 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscCount[4] 1603 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[11] 1370 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/un1__T_125_0 1530 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_19 1658 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[11] 1579 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_addr[3] 1354 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[17] 1562 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1948_0[11] 1817 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/haltedBitRegs_0_RNO_0 1424 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[9] 1722 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316[8] 1532 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_33[2] 1543 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_266_6[2] 1524 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNO 1522 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_a2[23] 1561 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[20] 1489 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_0[21] 1426 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[23] 1884 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248_RNO[0] 1499 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[14] 1710 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[25] 1763 75
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnext_1_1_0[2] 457 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[0] 1864 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7_i_m2_i_m3[1] 1445 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417_0[67] 1530 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_cnt[0] 1730 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134[19] 1641 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[22] 1841 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[27] 1552 144
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1] 1768 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[8] 1583 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_327_1.CO0 1530 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1__RNI654L[0] 1536 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[4] 1406 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_0_RNI7KRM6 1432 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[1] 1373 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[5] 1672 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[20] 1777 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[9] 1728 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI2S4S[3] 1670 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0_1_1[6] 1730 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[10] 1859 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[4] 1459 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[10] 1718 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2040_RNIQ1JB 1518 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[21] 1639 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_22_5_0_0 1375 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[1] 1388 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_2/_T_27_2 1604 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[4] 1622 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[4] 1388 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[7] 1767 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_9[12] 1824 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[6] 1862 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_18_0[4] 1479 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[26] 1658 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[6] 1535 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_2/reg_0/q 1381 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[21] 1686 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[9] 1858 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[15] 1699 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[6] 1753 70
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_strobe_RNO 1704 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[15] 1664 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[7] 1368 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[11] 1390 78
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_am[1] 1718 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[12] 1754 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[41] 1805 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7_i_m2_i_m3[6] 1490 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3[18] 1530 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNILP3N[21] 1569 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[3] 1627 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[14] 1726 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[1] 1669 63
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state6_4 434 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[29] 1572 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_15_sqmuxa_0_a3_0_a2_0 1441 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[6] 1384 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/_GEN_15_1_1_iv_0[2] 1360 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_4[30] 1443 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[22] 1603 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[12] 1718 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_71_RNI3ACD1[6] 1502 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2903[2] 1597 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_17_sqmuxa_0_a3_0_a2_0 1441 54
set_location IO_0/UART_0/UART_0/NxtPrdata_1[4] 1790 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[31] 1678 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[11] 1880 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_0_sqmuxa 1871 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/un1__T_825_1.CO1 1591 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_2_5_0_0 1374 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushCounter[4] 1600 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[27] 1804 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[19] 1533 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[25] 1661 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[20] 1665 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_21e_RNO 1487 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[21] 1433 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491[1] 1575 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_250[2] 1542 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/value[1] 1513 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[28] 1821 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[12] 1599 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_10_1_0[16] 1372 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[25] 1597 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[7] 1821 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am_RNIKT2J2[7] 1720 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[16] 1392 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[31] 1790 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q_RNO 1401 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951[1] 1558 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.awe0 1550 48
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count_n2 1663 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[2] 1346 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3578_iv_RNO 1368 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[40] 1897 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_32 1790 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[6] 1650 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNIFBIE[18] 1620 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[25] 1718 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[19] 1611 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[12] 1884 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[19] 1888 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7098_0_a2_1_a2_0_RNIBFT34 1408 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[11] 1392 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0__RNISESS[11] 1648 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_size[0][0] 1506 79
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/counter_q[2] 1754 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_627_0_RNO_0[36] 1543 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[86] 1935 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_6_tz_0 1681 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[20] 1754 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_RNO[2] 1419 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7_i_m2_i_m3[6] 1456 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[11] 1826 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1364lto1 1454 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[1] 1754 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[8] 1371 69
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[11] 1531 118
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_39 1574 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[0] 1710 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m16_ns 1555 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_18 1378 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_param[0] 1544 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[15] 1813 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[12] 1596 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[14] 1849 102
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state_ns_1_0_.m8_0_a2_0 1657 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[6] 1456 61
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrx_async_reset_ok 1725 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[13] 1911 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2140_0 1646 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[57] 1914 109
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr8_7 1806 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[19] 1892 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[3] 1364 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[9] 1409 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560[63] 1569 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o2_RNI6K94O[5] 1474 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_3[6] 1468 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_20 1467 19
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[24] 1677 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNITH4L[16] 1497 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_1[10] 1651 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[22] 1609 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNINAMU1[17] 1609 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[9] 1633 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_5_RNISCMQ41[6] 1418 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_4e 1470 9
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_45[5] 1709 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[37] 1885 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[24] 1890 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[26] 1865 93
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].APB_32.edge_pos[3] 1777 22
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_alldone 1699 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[17] 1646 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2_i_m3[3] 1479 69
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNI2NKJ[7] 1617 123
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[1] 1710 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_RNIJHBG3[5] 1843 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[7] 1714 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI26PM[12] 1562 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state[3] 1543 88
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/empty_5 1823 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[44] 1917 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[11] 1660 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_Z[25] 1860 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[27] 1623 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[12] 1564 48
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[17] 1652 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[20] 1866 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[24] 1664 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_o2[26] 1466 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/value_0_0_a2[6] 1519 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[11] 1649 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[18] 1616 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_20 1758 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[2] 1385 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[10] 1637 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][4] 1632 64
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control2[4] 1717 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[10] 1843 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[49] 1875 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag_9[1] 1629 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][15] 1608 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[54] 1853 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING/_T_337_0[0] 1582 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_0 1416 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mie[11] 1850 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_27 1600 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[4] 1393 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[6] 1714 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[18] 1855 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1400_1 1549 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[4] 1774 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[15] 1658 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid_sync_1/reg_0/q 1425 28
set_location IO_0/UART_0/UART_0/NxtPrdata_5[5] 1785 30
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/HREADYOUT_4_0_1_1 1697 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[10] 1576 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1876_RNI0L9E1 1897 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIAGRM[25] 1558 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/grantInProgress 1582 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[71] 1901 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/blockProbeAfterGrantCount[2] 1575 88
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_shift_11[1] 1800 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[10] 1689 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_592[1] 1549 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_0_d_bits_size[1] 1527 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3513 1610 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[6] 1821 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[29] 1801 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[63] 1914 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[21] 1733 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7_i_m2_i_m3[5] 1443 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIH13E1[3] 1566 117
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[2] 1564 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_GEN_198_cnst_i_a3_RNIRAIS[0] 1536 90
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[2] 1815 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[7] 1466 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_256 1680 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0[11] 1772 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[8] 1367 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14[28] 1466 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI6CRM[23] 1610 84
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_22 1563 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[72] 1546 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7_i_m2_i_m3[0] 1454 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[55] 1918 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[4] 1774 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_27[0] 1636 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_o3[0] 1375 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2985_1[3] 1611 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[24] 1794 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[9] 1855 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[16] 1718 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[14] 1505 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0[55] 1731 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[24] 1724 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0_data_arrays_0_0_0_0_RNO 1705 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[13] 1780 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[5] 1793 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2164_1[30] 1870 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/un1_value_1_2 1534 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_194 1506 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[31] 1728 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[16] 1827 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_30 1658 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[13] 1419 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/full_RNO 1535 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_853_a0_RNIBBTK1[5] 1500 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[55] 1891 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[3] 1600 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[31] 1378 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_0[0] 1546 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[1] 1650 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/blockProbeAfterGrantCount[0] 1573 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[6] 1907 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[29] 1881 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_address[2] 1511 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[1] 1813 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[6] 1458 61
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST1/U0 1587 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_6_1_0[0] 1408 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[23] 1436 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_610[1] 1556 28
set_location IO_0/UART_0/UART_0/controlReg1[3] 1778 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[91] 1906 79
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[7] 1669 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[84] 1936 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[26] 1647 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_627[42] 1561 105
set_location IO_0/UART_0/UART_0/uUART/make_RX/rcv_cnt.receive_count_3_i_x2[3] 1807 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_17[0] 1629 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7_i_m2_i_m3[5] 1443 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0_i_m2[15] 1819 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[20] 1888 99
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_re_q1 1706 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[3] 1732 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/ram_size[0][1] 1572 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[9] 1347 43
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[17] 1627 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[24] 1708 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[6] 1767 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_Z[13] 1846 91
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[28] 1676 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_ns_1_1[4] 1688 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_413_ns[3] 1546 18
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][3] 1762 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0_4_bm[2] 1481 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[12] 1660 43
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_byte_Z[1] 1810 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[18] 1774 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0__RNI9H2D[4] 1534 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_19 1653 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[4] 1376 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[12] 1526 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[3] 1707 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[22] 1549 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0_0[9] 1616 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_m3_i 1470 51
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_RNI5C59D[12] 1560 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[13] 1752 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushCounter[6] 1602 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[25] 1722 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1616_RNI8NVQ 1706 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/commandWrIsAccessRegister_1_i_o2_4 1386 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[10] 1849 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[42] 1886 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[3] 1402 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a2_RNO 1697 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_643 1530 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_Z[30] 1847 97
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][5] 1755 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[9] 1550 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[7] 1585 54
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnextzero_m6_RNI3C3A2 473 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_1[6] 1492 75
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_3[2] 1722 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_1_1[30] 1724 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[4] 1702 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2[13] 1767 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][7] 1548 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[3] 1517 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[5] 1696 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_1_sqmuxa_i_0_a2_0_2 1444 48
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[6] 1566 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[25] 1915 108
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[23] 1674 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[29] 1398 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0_data_arrays_0_0_0_1_RNO 1704 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[16] 1706 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[2] 1685 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[22] 1699 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[5] 1457 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[23] 1372 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_2[16] 1461 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[31] 1577 85
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_338 1610 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[2] 1582 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[7] 1445 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic_xor 1647 141
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q[4] 1697 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[4] 1463 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[11] 1603 54
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state86 447 6
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[1] 1801 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[14] 1791 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[12] 1844 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][3] 1582 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_RNO[2] 1409 36
set_location IO_0/UART_0/UART_0/controlReg1[7] 1778 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[0] 1821 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_738_4 1690 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[12] 1616 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_19 1421 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_RNO[2] 1421 42
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[7] 1672 31
set_location IO_0/UART_0/UART_0/uUART/make_RX/rcv_cnt.receive_count_3_i_o2[0] 1800 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[14] 1587 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2145_0_RNO_10 1673 78
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[0] 1535 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[16] 1770 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[14] 1628 144
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg[6] 1777 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[0] 1650 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[19] 1627 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[28] 1823 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI4FCV[21] 1644 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0__RNIDTEK[8] 1585 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[34] 1574 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_lm_0[1] 1501 81
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST1/U0 1610 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIAKK92[23] 1615 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2_i_m3[6] 1476 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNI56KS[3] 1585 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_cause[31] 1768 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[1] 1880 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_33 1900 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_3e_RNO 1489 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[1] 1621 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[61] 1798 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[26] 1894 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3359 1579 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_RNO[4] 1393 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[0] 1567 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[16] 1569 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[6] 1488 60
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[3] 1706 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248[5] 1523 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2_i_m3[2] 1496 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[92] 1899 91
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_332 1478 33
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/PSEL 1703 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[5] 1757 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[15] 1839 88
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[29] 1559 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am[10] 1615 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[12] 1639 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_RNO[6] 1489 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[0] 1767 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[12] 1848 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1_0[18] 1693 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$[2] 1369 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[7] 1383 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[15] 1766 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a2 1696 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[3] 1621 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/un2__T_1690lto5 1684 72
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_0[2] 472 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[3] 1413 73
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[1] 1661 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[38] 1550 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNI901U[23] 1597 51
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_wmux_0_RNIOUHM[5] 1754 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[23] 1937 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825_7_ns[2] 1593 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[27] 1788 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_RNO[4] 1426 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_350 1598 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[2] 1378 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[2] 1462 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_26_RNO 1493 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_x2[30] 1446 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_1[8] 1562 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[12] 1756 123
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_RNO[3] 1732 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_RNO[6] 1477 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1458[1] 1482 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[7] 1456 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_0[2] 1526 111
set_location CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160 512 2
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[29] 1720 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[24] 1566 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_0/reg_0/q 1389 22
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_sn_m6 1726 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[13] 1889 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[0] 1701 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[6] 1350 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[15] 1738 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[2] 1543 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[29] 1614 46
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[3] 1535 115
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHTRANS 1553 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[17] 1753 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_1[11] 1638 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[11] 1431 75
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[11] 1531 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3323_2_1 1525 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[16] 1886 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[28] 1778 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[21] 1664 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[27] 1627 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_9_rep1 1392 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[6] 1391 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c_RNIUSS61[31] 1470 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_1665_0_sqmuxa 1600 75
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_statece[1] 1802 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[26] 1788 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_addr[5] 1570 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[22] 1614 64
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_335 1506 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[3] 1491 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_bm[7] 1736 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[15] 1765 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[17] 1725 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[11] 1525 46
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_200 1566 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[125] 1925 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_cause[1] 1761 91
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state[4] 1719 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[16] 1626 31
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg39_3_0 1754 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1598 1711 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_RNO_0[0] 1366 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][19] 1600 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_22 1677 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[24] 1656 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[13] 1567 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v_0[5] 1637 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114_0[36] 1592 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNI0REJ1[24] 1639 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[6] 1766 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_ns[12] 1632 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[9] 1691 55
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_0_a4 1529 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[3] 1924 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_7[13] 1436 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_223 1739 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[27] 1803 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[0] 1685 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNIJ74L[11] 1515 72
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[3] 1656 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_14_i_m2[5] 1380 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[31] 1674 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_1_d_valid_0 1528 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[12] 1636 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[4] 1397 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[12] 1430 61
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/pending 1701 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_1_1[6] 1851 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/_T_203_0_o2 1375 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_source[0][0] 1510 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[6] 1764 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[19] 1377 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_RNO[6] 1408 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[3] 1563 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[3] 1388 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_4[9] 1408 78
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_241 1431 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[1] 1425 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3552_cZ[12] 1692 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_1[9] 1560 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIN6RG1[16] 1621 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5_bm[2] 1538 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_27_5_0_0_a2 1400 24
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/un1_rd_pointer_d_1_sqmuxa 1737 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[9] 1416 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_1429 1613 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[7] 1718 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0_a4[1] 1660 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_112 1690 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[31] 1756 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[2] 1392 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[11] 1594 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[10] 1852 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_58 1577 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[28] 1611 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0_1_1[3] 1733 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[21] 1762 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[27] 1542 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[11] 1615 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_cmd[2] 1641 130
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_327 1691 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[75] 1902 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[19] 1710 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[27] 1632 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[19] 1811 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIMSG92[17] 1694 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[42] 1882 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[49] 1584 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a13_2_0 1680 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[21] 1655 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_a3_1_2 1375 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[4] 1575 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0[57] 1732 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2982[0] 1610 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_4_sqmuxa_0_a2 1459 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_m5_0_a3 1550 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2_i_m3[4] 1488 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns_1[7] 1753 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_size[2] 1543 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[16] 1891 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[20] 1639 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[12] 1769 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[0] 1454 70
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[7] 1644 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIITCV[28] 1596 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0_1_1[7] 1727 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[13] 1841 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[11] 1396 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[14] 1376 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1559[62] 1587 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0_data_arrays_0_0_0_2_RNO 1715 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444_RNO_2[3] 1515 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_24 1398 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_174 1682 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[28] 1854 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_0_a2_0_1[23] 1828 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[9] 1348 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[40] 1896 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[10] 1395 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[5] 1408 72
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_46 1441 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[13] 1870 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[17] 1689 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3318_cry_1_RNIU3NN 1534 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][1] 1591 79
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[0] 1808 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[81] 1938 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[19] 1717 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1624_8 1560 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3603_1 1623 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[9] 1855 91
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state_s0_0_a2 1811 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_4 1360 19
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel_RNO[4] 1734 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_120 1779 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158[22] 1434 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[3] 1728 133
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count[3] 1659 19
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv_0[5] 1696 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[35] 1894 79
set_location IO_0/UART_0/UART_0/uUART/reg_write.tx_hold_reg5_0 1767 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[3] 1707 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[2] 1624 63
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST4/U0 1612 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[31] 1736 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[7] 1611 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_24 1494 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[10] 1588 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid_sync_1/reg_0/q 1359 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[5] 1794 99
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[1] 1710 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][16] 1511 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[30] 1773 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[29] 1883 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[18] 1714 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[30] 1835 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[5] 1584 114
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state_ns_1_0_.m4_0 1665 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[19] 1678 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3379lto1 1544 87
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_ns_i_0_0_a2[1] 1733 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[9] 1888 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/_GEN_21 1653 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[7] 1760 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[27] 1776 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_size[0] 1631 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0[3] 1717 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[20] 1579 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[23] 1395 54
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[15] 1658 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_606 1653 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[44] 1902 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[47] 1924 87
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/full_3 1764 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_2/reg_0/q 1426 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[0] 1600 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[13] 1654 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_size.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram1__RNO[0] 1513 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[6] 1600 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[5] 1380 72
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[4] 1665 136
set_location CLOCKS_RESETS_0/reset_synchronizer_0/genblk1.reset_sync_reg[1] 1578 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[3] 1585 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[12] 1709 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[3] 1460 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_13 1946 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[17] 1565 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3578_iv 1374 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_bm[6] 1761 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[18] 1646 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_0_1_sqmuxa_0_RNIRA5H1 1380 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_676_6_ns[3] 1517 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[31] 1431 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7_i_m2_i_m3[1] 1485 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[25] 1629 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_1452 1617 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[1] 1411 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/g0_1 1612 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_23_0_sqmuxa_0_RNI86MI_0 1553 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_uncached 1628 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[9] 1876 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_50908_0_o2_i_a2_RNI9IH62 1419 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[6] 1848 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[21] 1624 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_in_0_d_valid_2 1557 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[16] 1774 120
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un1_duttck 471 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117_RNO[9] 1735 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[27] 1704 67
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_cZ[1] 1658 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[14] 1713 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3028_0_o3[10] 1652 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[26] 1881 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_RNO_0[6] 1490 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[18] 1767 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_841_0 1560 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_12 1635 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_1_RNO 1637 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142[25] 1506 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[11] 1512 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel[0] 1414 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[28] 1722 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_86 1568 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[2] 1839 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI4CTM[31] 1537 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_size[0][2] 1537 79
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNII7IE[16] 1593 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[29] 1791 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_opcode[2] 1367 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[4] 1400 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[30] 1860 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[12] 1700 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/io_in_0_a_ready 1631 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[22] 1851 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[21] 1892 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[77] 1903 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[20] 1431 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7082_0_a2_1_a2_0_RNIKRBR7 1401 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_160[2] 1648 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_txzeros_4_f0 1711 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_23 1549 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[16] 1709 63
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_147 1423 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[53] 1793 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[25] 1777 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_19 1671 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[6] 1567 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[1] 1433 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[28] 1395 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[26] 1657 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_control_tmatch_0_sqmuxa_RNIK14F 1818 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNIGMSK1[15] 1654 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[22] 1628 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[30] 1825 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_435 1564 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[24] 1720 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[8] 1720 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_addr[2] 1574 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[16] 1615 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248[4] 1491 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[3] 1410 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1475[3] 1610 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[19] 1474 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_RNO 1398 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[17] 1555 61
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[14] 1662 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[29] 1555 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_Z[29] 1825 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[9] 1610 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[8] 1682 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/resHi_0_RNO 1668 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[2] 1639 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[2] 1346 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[3] 1801 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[18] 1380 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[127] 1923 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_in_0_d_valid_ns_1 1584 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/q 1434 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[13] 1771 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_25_5_0_0 1397 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/releaseInFlight 1618 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[31] 1561 136
set_location IO_0/UART_0/UART_0/uUART/make_RX/clear_parity_en_1 1792 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_22e 1454 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[4] 1646 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[31] 1800 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[20] 1632 141
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST1/U0 1600 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[3] 1643 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_977_state[1] 1552 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7098_0_a2_0_a2_0 1405 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[22] 1872 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[13] 1600 138
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_RNIV3MJC[1] 1569 129
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[10] 1675 22
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_217 1434 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[17] 1766 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_31_590 1587 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[24] 1613 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[6] 1585 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[16] 1669 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[21] 1432 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_4_RNO[26] 1434 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/un1_io_in_0_c_bits_address_1 1560 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][10] 1470 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[11] 1571 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/q_RNO 1405 18
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_midbit_3 1708 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[18] 1870 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_6[1] 1881 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[26] 1467 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[14] 1627 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[20] 1547 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[23] 1822 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[23] 1657 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[1] 1718 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[1] 1763 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[18] 1691 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/tlb_io_resp_cacheable_i_i_a2_0_6 1598 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[15] 1724 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_RNIJ68J1[4] 1362 54
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_177 1500 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause_12_iv_RNO[3] 1829 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[27] 1643 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[24] 1712 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full 1533 34
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[11] 1557 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][12] 1564 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[18] 1645 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[31] 1567 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/ram_error[0] 1540 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[26] 1488 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[16] 1614 144
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt_n4 1714 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[12] 1465 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[9] 1918 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_data[4] 1631 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[23] 1370 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[21] 1643 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[5] 1589 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5817 1369 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[18] 1802 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[1] 1791 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[2] 1591 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1411_RNO[0] 1624 90
set_location IO_0/UART_0/UART_0/uUART/make_RX/make_parity_err.parity_err_12_iv 1797 24
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_31 1586 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[19] 1394 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/_T_23 1512 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value 1591 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[6] 1411 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIRG8V[0] 1542 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[10] 1458 75
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/count_RNO[0] 1526 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_opcode_i_m2[0] 1538 69
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer_RNO[0] 1808 15
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[5] 1790 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[17] 1526 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1876 1777 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_221_1 1817 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIM4LP2[7] 1637 117
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt[2] 1711 7
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_34 1565 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[21] 1431 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_308 1562 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[3] 1719 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_8[26] 1469 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[27] 1572 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_27 1420 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[6] 1458 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[26] 1887 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][18] 1496 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_0_1_sqmuxa_a0_RNIBVDU 1382 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_471_6[1] 1555 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_RNO[3] 1448 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[3] 1553 115
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer_RNO[0] 1796 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[12] 1441 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[7] 1689 63
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_nextd4_NE_0 1723 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825_7_am[3] 1592 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_ctrl_csr[1] 1709 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[31] 1568 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[61] 1552 72
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_shift_11[6] 1820 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[25] 1880 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNIHFKE[28] 1548 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[18] 1853 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[6] 1371 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[31] 1635 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[19] 1581 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[64] 1929 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_0[17] 1661 129
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_276 1534 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2[14] 1363 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[8] 1891 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[17] 1766 73
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][4] 1761 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNI62OH[5] 1538 108
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_152 1435 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[10] 1641 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_9[2] 1449 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1539 1642 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_param[2] 1573 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_mem_type[2] 1683 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIK6UG1[24] 1628 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[8] 1806 126
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/HSIZE_d[0] 1540 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[20] 1629 145
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/data_rx_q2 1729 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/tag_array_0_tag_rdata_addr_pipe_0_0[3] 1738 90
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_302 1602 45
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_42[4] 1712 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_opcode[0][1] 1521 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c_RNI6TK61[15] 1394 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[7] 1663 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[47] 1921 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[18] 1720 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_mask[3] 1602 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_28 1714 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[17] 1634 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[14] 1358 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[17] 1602 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[21] 1430 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_2_a_bits_mask_i_a2[1] 1531 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[0] 1389 55
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[5] 1770 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[4] 1710 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[106] 1914 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[7] 1430 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_23e_RNO 1469 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[26] 1523 58
set_location IO_0/UART_0/UART_0/uUART/clear_framing_error_reg0 1798 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_8[23] 1851 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[5] 1735 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_1_1[9] 1676 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[88] 1898 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[59] 1799 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[19] 1913 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[31] 1781 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[23] 1736 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_opcode[2] 1565 27
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr8_8 1804 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_11[8] 1822 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNINJDS[9] 1636 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863[1] 1617 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[10] 1421 78
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST2/U0 1610 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[18] 1858 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863[7] 1623 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[23] 1732 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[11] 1766 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0_0[4] 1602 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNI8ESK1[13] 1644 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_2[4] 1755 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[6] 1782 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[24] 1646 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1368_ns[1] 1492 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[9] 1739 108
set_location IO_0/UART_0/UART_0/uUART/make_RX/last_bit[3] 1819 22
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv_0[4] 1695 6
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[3] 1677 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_8_sqmuxa_0_a3_0_a2 1451 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[29] 1700 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[26] 1792 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_address_Z[10] 1530 46
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt_c2 1709 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1046_1_0_a2 1829 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[25] 1780 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[7] 1590 123
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_55 1601 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[2] 1681 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2_i_m3[2] 1484 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[20] 1613 64
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_162 1502 33
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][1] 1758 25
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_305 1449 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_1[31] 1430 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[13] 1418 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[22] 1589 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[22] 1857 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNI53KE[22] 1627 141
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/rx_cmdsize_4 1694 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[7] 1461 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134[6] 1646 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_481_1_0_sx 1527 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[6] 1374 76
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST4/U0 1599 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_252[1] 1661 34
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_resetn_rx 1717 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_m3_0_a3_10 1432 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[19] 1361 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_opcode.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram1_[0] 1685 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[30] 1647 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[11] 1727 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/rf_waddr_1[4] 1678 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[0] 1584 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIRUA41[31] 1649 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[2] 1623 63
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/un1_rd_pointer_d_1_sqmuxa_i_0 1687 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[13] 1407 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_4_sqmuxa_1 1362 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[29] 1852 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[7] 1927 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[11] 1680 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[4] 1643 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[23] 1455 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_25_0_a2_1_a2_RNIQQIR8 1406 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[14] 1528 61
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[17] 1705 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_RNO[1] 1384 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[29] 1752 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_5_0_a2[24] 1435 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[13] 1609 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_0_0 1736 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value 1560 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[10] 1752 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[9] 1722 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_RNIDK243[14] 1669 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1026 1839 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNILN1N[12] 1572 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[19] 1699 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNICB0H1 1501 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_62 1587 135
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[11] 1640 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[27] 1955 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][28] 1658 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_443[4] 1536 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[1] 1677 114
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/tck_clkint/U0_RGB1 1741 41
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_648[2] 1527 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7[25] 1625 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[23] 1373 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[7] 1849 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1475[7] 1602 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[16] 1620 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[31] 1428 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_525_1.CO1tt_m3_i_a3 1621 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[14] 1708 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_a2_0[5] 1626 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_1[5] 1456 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.awe0 1558 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_Z[0] 1435 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[30] 1771 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1967[0] 1511 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[28] 1663 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[15] 1563 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[20] 1403 49
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_ns_1_0_.m9_0 1545 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[0] 1755 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[2] 1907 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2104 1619 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[15] 1599 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_1[8] 1370 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNILFM45[25] 1648 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIAQGP[6] 1622 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_71_RNI18CD1[4] 1505 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[9] 1712 123
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[21] 1604 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[8] 1683 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_17_RNO 1405 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_typ[0] 1654 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[14] 1362 69
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWRITE 1667 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[80] 1936 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_870 1677 87
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[23] 1651 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_1_0[3] 1691 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_size[2] 1592 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_0_RNIP4O01[17] 1376 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[22] 1572 97
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[4] 1676 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[18] 1654 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[28] 1495 46
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[19] 1713 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[16] 1369 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[19] 1652 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[10] 1602 130
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREGATEDHADDR[2] 1691 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIENAV[17] 1693 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_1927_i 1631 102
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0_1 5 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[25] 1622 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/neg_out 1633 127
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_sn_m10 1731 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/count[0] 1645 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[19] 1860 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[28] 1620 34
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control2_1_sqmuxa_2 1756 21
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_lastframe_1_sqmuxa_0_a3_0_a2 1712 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_618_ns_1[3] 1556 27
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[15] 1539 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIAIPO[26] 1608 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_574_2 1584 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[0] 1603 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[1] 1383 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[22] 1608 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_4[14] 1644 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_1[20] 1430 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_cmd[3] 1643 88
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/rd_pointer_q[3] 1695 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1036_3_0 1828 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_op[1] 1375 31
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clk_div_val_reg[5] 1723 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7_i_m2[5] 1466 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[19] 1538 57
set_location IO_0/UART_0/UART_0/uUART/reg_write.tx_hold_reg5_i_0 1765 27
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_1_sqmuxa 1707 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3014_size_1_f0[1] 1562 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_738_10 1716 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][4] 1527 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[7] 1644 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[2] 1411 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[12] 1652 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1642 1704 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_722_1_3_RNICU2I1 1539 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNILIJO1[28] 1636 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIGSM92[31] 1623 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[21] 1407 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[15] 1395 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0[10] 1766 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[21] 1783 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[14] 1614 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_opcode_Z[1] 1543 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[16] 1780 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[17] 1733 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[28] 1465 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[10] 1395 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[11] 1716 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_a2[5] 1477 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_43 1366 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_mem_hazard 1700 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[1] 1386 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[9] 1605 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316[6] 1530 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_15_RNO 1351 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dcsr_ebreakm 1827 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[19] 1731 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[14] 1645 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[8] 1816 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNIPF6L[23] 1498 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_78 1899 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[31] 1761 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNICKI92[19] 1648 111
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST1/U0 1618 15
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[10] 1671 28
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[2] 1611 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_i[0] 1650 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[28] 1694 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_5 1472 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[8] 1603 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[23] 1762 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[20] 1613 63
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[8] 1654 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[11] 1690 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[27] 1671 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_o2_0_tz 1368 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82[9] 1503 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1454_ns[0] 1478 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[3] 1346 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNIU7QG1 1549 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[30] 1645 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_25 1701 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[53] 1923 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1502[1] 1706 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_0_0[15] 1555 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_source[1] 1608 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_5_RNI1280V[6] 1478 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/io_deq_bits_size[1] 1519 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[3] 1818 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][18] 1643 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3318_cry_3_RNI04NN 1535 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/neg_out_1_sqmuxa_1_i 1679 132
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[20] 1682 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[15] 1736 103
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNII8JE[25] 1590 138
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_direct 1724 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_control_dmode 1815 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m40_ns 1556 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[50] 1799 136
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[2] 1790 37
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HWDATA[7] 1672 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_RNO_4 1588 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[4] 1795 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[0] 1536 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[1] 1579 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_1 1379 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[4] 1671 111
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_0_sqmuxa_3 471 3
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[5] 1611 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[2] 1720 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[30] 1623 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[29] 1657 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[0] 1433 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0_1_1[2] 1729 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_20_2_a2_0_a3_RNIN7BN 1420 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[52] 1790 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_17 1460 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[4] 1388 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_23 1537 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscValidlto4_1 1578 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[22] 1794 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIBCKS[6] 1591 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[45] 1865 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_70_20 1695 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[6] 1379 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[12] 1442 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_1 1552 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[10] 1729 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_xcpt_ae_inst 1762 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_source_4[1] 1611 54
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/un1_wr_pointer_q_1.CO0 1738 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[0] 1547 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[28] 1799 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2083_2_3_RNIHD4R36 1458 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_address[5] 1656 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[31] 1803 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/causeIsDebugBreak 1757 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2897[3] 1616 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[24] 1412 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[2] 1586 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[10] 1789 82
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_131 1588 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[77] 1551 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_124 1778 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_386_1.CO2 1542 18
set_location IO_0/UART_0/UART_0/uUART/make_TX/fifo_read_en0_1_i_a3_i 1771 21
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHSIZE_Z[0] 1667 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[19] 1869 93
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[7] 1795 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[22] 1670 57
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns[9] 1681 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[15] 1665 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_13 1419 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[10] 1504 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_597_0 1547 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[2] 1498 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[14] 1557 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3045_3 1620 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[4] 1662 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m94 1532 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[29] 1724 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_26 1493 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_68_RNI1S98 1519 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNIRSFB[7] 1580 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/doUncachedResp 1618 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_1165 1405 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address_Z[3] 1525 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI3P8V[4] 1538 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[25] 1406 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[25] 1716 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_hit_state_state_Z[1] 1548 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[7] 1369 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[23] 1731 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[11] 1774 127
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_313 1676 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[28] 1808 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[19] 1488 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_316 1491 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_1 1581 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/commandRegIsAccessRegister_1_5 1407 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_singleStepped 1830 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[13] 1347 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[16] 1396 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[13] 1514 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[31] 1772 88
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_shift[1] 1800 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_size[0]_RNIRCLK[0] 1506 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/un1_s2_victim_state_state 1551 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_bypass_1 1701 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_131_m[2] 1527 111
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o[1] 1770 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[30] 1737 114
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_PenableScheduler/penableSchedulerState[0] 1689 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[16] 1766 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134[5] 1626 81
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[2] 1582 139
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[28] 1702 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_am[2] 1775 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[5] 1719 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[5] 1441 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[4] 1706 78
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_datadelay[3] 1695 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_ld_array_i_1_RNIRT2E[5] 1622 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_extra[0][7] 1566 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[30] 1783 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[15] 1692 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[5] 1480 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[13] 1560 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[16] 1864 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_20_2_a2_0_a3_RNISFUQ8 1419 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109[7] 1510 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[2] 1714 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142[20] 1499 27
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[13] 1534 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[29] 1638 136
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST2/U0 1587 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_ns_1_1[2] 1549 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_246 1693 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[22] 1651 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[9] 1705 121
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_390[4] 1538 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[3] 1730 72
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count[4] 1667 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1518[1] 1699 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[31] 1780 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[25] 1395 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[5] 1401 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_lm_0[3] 1490 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[27] 1438 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[13] 1734 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[13] 1634 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3014_param_ns_1_RNO[1] 1551 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_0_0[11] 1553 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91_RNI2DLG3 1598 111
set_location IO_0/UART_0/UART_0/uUART/make_TX/tx_byte[5] 1790 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_a2_0_RNIFQ0D6[5] 1628 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[27] 1830 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[23] 1638 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[30] 1646 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[5] 1395 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[24] 1735 115
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/empty_out_RNO 1759 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/blockUncachedGrant_6 1603 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2178_NE_0 1675 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_addr[3] 1565 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[21] 1495 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[28] 1719 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[21] 1889 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[11] 1768 97
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST2/U0 1542 24
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.edge_pos_RNO_0[0] 1773 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0_6[31] 1857 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_xcpt_interrupt 1717 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_31 1381 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[18] 1596 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_23e 1472 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[47] 1885 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[23] 1684 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address_Z[12] 1554 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_358_RNIEO0R 1502 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/ram_opcode[0][0] 1521 97
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_shift[5] 1806 31
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST1/U0 1591 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[12] 1440 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5[9] 1611 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/ram_size[0][1] 1520 97
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[2] 1546 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[30] 1401 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[4] 1416 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_RNO[7] 1369 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[15] 1725 103
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[14] 1664 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[31] 1632 72
set_location IO_0/UART_0/UART_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a2 1804 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[2] 1545 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[3] 1366 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_1[16] 1621 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7_i_m2_i_m3[6] 1430 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_18 1656 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_23_5_0_0 1368 27
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_datadelay[0] 1694 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[79] 1906 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/haltedBitRegs_0_RNO 1436 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_750_i 1347 36
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count[2] 462 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0_a2_1[6] 1672 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[47] 1906 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_301 1525 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[5] 1441 63
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[1] 1789 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[23] 1554 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_31 1935 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[22] 1620 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[27] 1445 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_20_1_0_a3_RNI4O7H 1378 45
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[15] 1662 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[28] 1493 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[22] 1381 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI6APM[14] 1579 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[5] 1736 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[6] 1585 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[49] 1908 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[26] 1720 120
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/rd_pointer_q[2] 1686 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[118] 1940 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7154_0_a2_0_RNID1NK1 1417 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[26] 1576 130
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[19] 1578 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/io_in_0_a_ready_u 1528 108
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_datadelay[4] 1696 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_228_RNO[0] 1695 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_609_0_RNIH6PNC_2 1539 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[5] 1592 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_valid 1754 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3576_0[1] 1756 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[19] 1853 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1504_0_3 1607 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640_7[2] 1526 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_sn_m4 1696 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[5] 1596 97
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/wr_pointer_q_3[2] 1731 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[20] 1358 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_7 1348 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[9] 1600 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_6 1498 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_5_RNO 1395 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_cmd_1[3] 1597 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1954 1521 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[9] 1584 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[13] 1852 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7[4] 1688 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg[0] 1693 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/tag_array_0_tag_rdata_addr_pipe_0_0[5] 1769 93
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q_RNO[0] 1701 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_23_0_sqmuxa_0_RNI86MI 1537 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_24_5_0_0_0 1396 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[20] 1595 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_25274_1 1546 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[19] 1719 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[11] 1585 129
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST4/U0 1597 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[11] 1659 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[27] 1569 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_1_RNO_4[1] 1453 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[6] 1409 58
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_consecutive_0_sqmuxa_0_a3_0_a2 1698 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_1987_i 1596 102
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_par_calc.tx_parity_5 1766 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_88_1_2_0 1498 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/replay_wb_common_a0_3 1642 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7082_0_a2_1_a2_0_RNI560Q6 1370 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[0] 1369 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_221 1816 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_25_5_0_0_a2 1391 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][13] 1615 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_ns[4] 1712 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248[3] 1494 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_5 1647 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_0_RNIOAI26[29] 1485 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_21[0] 1633 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_5[14] 1394 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_131_m[4] 1533 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_3[0] 1604 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_627[37] 1536 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_18_5_0_0_0 1393 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_4_sqmuxa_i 1363 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[17] 1838 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[8] 1697 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[91] 1894 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[52] 1887 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[10] 1638 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[6] 1431 72
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[26] 1603 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[2] 1658 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[27] 1466 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[3] 1691 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[20] 1357 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[0] 1674 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[0] 1598 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[7] 1553 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[6] 1429 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[30] 1645 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control2_1_sqmuxa_0 1752 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[24] 1774 82
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[7] 1647 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[18] 1618 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_3 1495 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[17] 1581 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[25] 1410 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2054[2] 1549 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_xcpt_if_u 1760 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[4] 1486 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_2_d_bits_size[2] 1530 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[16] 1622 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/d_first_1 1699 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_lm_0[7] 1510 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1405 1665 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142[21] 1494 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[4] 1925 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[15] 1362 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_609_0_RNIB1LPD_0 1540 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNINQA41[31] 1633 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_param[0][1] 1649 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control_RNO[4] 1443 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[23] 1371 51
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[4] 1688 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_1[25] 1496 15
set_location CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160_INT_1 577 5
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_9[26] 1440 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[25] 1680 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[30] 1536 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1680_2 1590 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[4] 1729 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_21e_RNO_0 1480 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[9] 1688 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_lsb_0[1] 1711 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_GEN_21 1602 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[20] 1650 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[22] 1438 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[117] 1935 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_11[0] 1610 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[27] 1658 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[1] 1387 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_6_RNO[24] 1446 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1330.ALTB[0] 1466 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_0_d_bits_size[0] 1528 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[5] 1681 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid_sync_2/reg_0/q 1358 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_cause[3] 1775 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1400_1_5 1548 78
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNI0LKJ[5] 1577 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[8] 1393 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[14] 1776 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1_0_o2_RNIMM9B9[23] 1435 57
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[6] 1594 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[12] 1693 117
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitsel[0] 1720 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_405[1] 1540 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedReqs_0_tag[1] 1630 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_14e_RNO_0 1462 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[26] 1415 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[1] 1380 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[12] 1417 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114_0[39] 1623 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[12] 1699 133
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_27[3] 1714 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_5[30] 1450 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_60 1766 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.awe1 1527 105
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/pauselow_RNO 475 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189_1__T_1189_1_0_0_RNO 1753 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[12] 1730 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_3[14] 1361 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/full 1521 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[34] 1542 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_davailable 1708 10
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJTAG_0 504 2
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[5] 1433 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_643[5] 1552 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[37] 1859 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][9] 1655 61
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw[2] 1734 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_50908_0_o2_i_a2_RNIAJH62 1433 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_first 1726 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[8] 1684 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_2 1587 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[27] 1539 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7_i_m2_i_m3[7] 1451 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[23] 1369 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[28] 1794 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[2] 1907 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[3] 1561 70
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2] 1784 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[42] 1886 108
set_location IO_0/UART_0/UART_0/uUART/tx_hold_reg[6] 1780 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_o3_1 1695 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_686_1_2_a0 1536 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[8] 1683 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[8] 1502 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[14] 1360 69
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_wmux_0_RNIPVHM[6] 1760 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[17] 1788 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[47] 1921 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_am[8] 1775 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/ram_param[0][0] 1516 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO 1925 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_0_AND_INST1/U0 1573 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[8] 1688 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[2] 1715 45
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[7] 1550 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[25] 1719 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[24] 1793 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[6] 1489 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_lm_0[6] 1521 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[15] 1835 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[10] 1858 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_1[0] 1598 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_6_0_4 1701 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[19] 1888 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[25] 1757 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/un1_value_1_2 1524 90
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST3/U0 1492 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[30] 1769 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_ctrl_div 1667 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[28] 1542 82
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_datadelay[5] 1703 10
set_location IO_0/UART_0/UART_0/uUART/make_RX/un1_parity_err_0_sqmuxa_2 1791 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[14] 1777 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][30] 1651 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[1] 1607 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[11] 1783 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[23] 1807 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[8] 1590 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[2] 1701 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushCounter[3] 1599 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[14] 1546 114
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/cfg_ssel[0] 1723 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1631_2_sqmuxa 1525 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_o6_1 1694 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[4] 1389 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[1] 1476 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_4_5_0_18_a2 1360 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[20] 1865 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[24] 1583 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_114_1_i_a4[0] 1696 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_6[10] 1394 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[23] 1738 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI861M5[25] 1646 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[52] 1918 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[20] 1700 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[43] 1570 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_19 1701 123
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/HRDATA[0] 1728 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2176_NE 1688 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNI5QUT[12] 1602 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_11 1924 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control1[7] 1721 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][20] 1647 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[21] 1782 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[20] 1862 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7_i_m2_i_m3[7] 1462 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[5] 1673 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142_RNIQCLH[3] 1503 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o3[28] 1431 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[1] 1383 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_a2_0[9] 1560 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_7[12] 1436 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_19 1393 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[24] 1705 124
set_location IO_0/UART_0/UART_0/uUART/rx_state_ns_0_a2[0] 1808 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[29] 1884 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[25] 1875 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[19] 1370 54
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/rd_pointer_q[0] 1734 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_42_2 1684 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[3] 1753 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[13] 1401 78
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state[2] 1771 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[11] 1427 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[1] 1440 69
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_0_a3_5 1528 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[8] 1392 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_1_d_valid_0_RNO_0 1526 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/replay_wb_common_a1_1 1625 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_o2_RNIC8NI6[10] 1420 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[3] 1518 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[43] 1922 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_2_5_0_0_a3 1368 33
set_location IO_0/UART_0/UART_0/uUART/make_RX/rcv_sm.rx_state19_NE_i 1818 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_2_i_0_o2[213] 1432 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_163 1527 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[41] 1914 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444_RNO[3] 1523 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[5] 1728 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[10] 1569 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_a2_0[5] 1564 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_xcpt_st_u 1815 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[8] 1652 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_1[3] 1623 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142_RNI2LLH[5] 1511 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns_1[2] 1805 114
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_0 1600 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[4] 1404 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3297 1598 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state[4] 1632 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1383.ALTB[0] 1481 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_23_0_sqmuxa_0_RNIKJA86 1558 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[31] 1824 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[30] 1768 93
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_116 1482 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[28] 1599 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[7] 1575 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/_T_109_3 1523 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[9] 1400 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[10] 1615 117
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_77 1479 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_126 1660 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_75 1945 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[1] 1397 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[27] 1580 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[17] 1715 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[29] 1547 97
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state_s2_0_a2 1805 27
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HREADY_M_pre27 1692 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_4_RNO 1354 42
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_228 1430 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[3] 1475 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_size[0][0] 1528 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[9] 1661 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1449_am[0] 1496 24
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_mtx_bitsel_1_sqmuxa_i_i_a2 1738 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_471_6[0] 1551 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[19] 1855 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_27 1669 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIJ17H1[4] 1586 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[21] 1562 57
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_44 1587 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[29] 1736 102
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCON/tx_fifo_write_iv 1730 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189__T_1189_0_2_RNO 1752 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[17] 1598 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[22] 1903 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI4CPO[20] 1647 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[4] 1455 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[7] 1371 75
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_101 1599 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/un1__T_756 1545 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[7] 1432 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[16] 1768 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_416[66] 1656 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[1] 1588 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_701_1.SUM[3] 1527 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedReqs_0_tag[3] 1623 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3103[41] 1579 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_405[2] 1542 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3013_data_1_sqmuxa 1622 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNID39V[9] 1526 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[17] 1628 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[61] 1917 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[4] 1597 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[18] 1394 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_o3_0_a2_0_0_o2_RNITSLD6_0[2] 1411 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[2] 1415 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_10[2] 1358 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_enq_ready 1529 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_sink_ram_sink_ram1_[0] 1613 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[25] 1790 123
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count_RNO[4] 460 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[4] 1427 31
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_354 1477 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[3] 1393 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_2[3] 1725 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_25 1548 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_size[0][2] 1513 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/dcache_kill_mem 1652 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[18] 1875 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNI703U[31] 1611 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/un1_io_in_0_c_bits_address_1_1 1563 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[22] 1393 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[21] 1934 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_a6_2[5] 1577 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[25] 1752 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[30] 1880 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_a3_3_RNIRLD81[0] 1358 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_2[18] 1623 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_43868_0_a2_0_a2 1431 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[20] 1779 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[53] 1872 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_471[3] 1554 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_813 1578 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[3] 1598 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[20] 1779 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m44_1 1515 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_31_ns 1672 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[42] 1909 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[3] 1596 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_12_RNO 1635 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[30] 1609 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_full_RNO 1546 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_1[2] 1844 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_Z[29] 1689 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[2] 1484 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_186_0_I_10 1788 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[3] 1838 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_171_i_m2 1544 69
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_15 1547 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[22] 1676 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_259 1551 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7[1] 1669 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[29] 1788 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[4] 1577 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_RNO[2] 1465 72
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNIC1IE[10] 1602 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[18] 1594 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[17] 1361 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_3378_i 1528 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[11] 1588 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[28] 1620 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_30 1498 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[19] 1591 31
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_datahold[0] 1696 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[89] 1900 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[118] 1937 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[16] 1705 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[0] 1411 64
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[11] 1634 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST4/U0 1598 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_RNO[7] 1408 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_71_RNI29CD1[5] 1508 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102547_0_a2 1379 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[9] 1633 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNI5KQG1[10] 1622 33
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/PREGATEDHADDR[28] 1538 114
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[13] 1674 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/replay_ex_a0_4 1659 90
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_0_a3_4 1531 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[18] 1396 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause[31] 1800 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[3] 1411 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[16] 1639 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_70 1913 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[26] 1894 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[78] 1898 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_618_sx[0] 1538 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][21] 1558 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_in_0_a_ready_bm 1530 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[22] 1663 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7_i_m2_i_m3[0] 1459 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[11] 1595 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_Z[30] 1725 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[4] 1540 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[41] 1914 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[6] 1658 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[11] 1566 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[1] 1442 76
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_dataerr 1709 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[19] 1638 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2145_0_RNO_0 1670 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_156lto9_i_a2_3_0_0 1716 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_cpu_replay_next_s 1609 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[4] 1404 75
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_33 1560 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[3] 1449 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNI0NKJ[28] 1573 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_1_RNO_5[1] 1479 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[31] 1394 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[65] 1921 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_21[1] 1465 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[9] 1543 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[27] 1882 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_a2[3] 1549 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_valid_i_o2 1620 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[4] 1561 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[19] 1574 24
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[6] 1528 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[4] 1542 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[0] 1735 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[2] 1463 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[14] 1360 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[30] 1799 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[6] 1624 43
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count_16_0_iv_RNO[3] 456 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_0_1_sqmuxa_3 1387 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[8] 1765 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dcsr_prv_0_sqmuxa 1833 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[0] 1582 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[4] 1454 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[2] 1416 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[98] 1914 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0_0[3] 1595 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[22] 1651 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[22] 1933 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0_a2_6[31] 1849 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_RNO[1] 1385 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/blockUncachedGrant 1603 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[13] 1397 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_131_m[3] 1542 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[2] 1496 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_21_0_a2 1356 36
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[8] 1569 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIDGQ61[9] 1635 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_opcode[0][2] 1526 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248_RNO[1] 1488 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7_i_m2_i_m3[4] 1488 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q_RNO 1370 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[2] 1423 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[6] 1413 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[4] 1752 79
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHSIZE_RNIAVSVC[1] 1539 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_15_RNO 1469 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[11] 1837 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[7] 1721 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_a2_RNI66TV2 1441 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[22] 1441 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[22] 1360 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[10] 1457 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[18] 1597 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_a2_0[5] 1552 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[29] 1472 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[7] 1407 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_853_a0[5] 1504 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[30] 1470 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[23] 1354 57
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req_d1_RNO 1663 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_bm[6] 1577 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[23] 1574 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_131_1_SUM[3] 1689 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[0] 1425 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_379 1760 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[4] 1810 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[15] 1669 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[10] 1584 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[1] 1718 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[19] 1706 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102532 1361 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[15] 1707 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI28RM[21] 1550 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[9] 1621 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_2_5_0_43_a2 1359 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[12] 1510 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_58_3 1697 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[16] 1360 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0[1] 1548 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2145_0_RNO_7 1662 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[2] 1382 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2016 1678 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[14] 1612 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[4] 1373 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_a2[0] 1571 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[7] 1761 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[3] 1489 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic[13] 1656 105
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_19 1535 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_550_2_3 1546 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[3] 1630 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[20] 1890 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_31 1512 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[11] 1768 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[56] 1551 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[0] 1405 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][11] 1607 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[17] 1732 130
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sram_ren_d 1541 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7_i_m2_i_m3[4] 1455 57
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[8] 1797 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[74] 1550 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[7] 1539 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid_sync_2/reg_0/q 1427 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0__RNI5D2D[2] 1527 90
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState[1] 1694 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[5] 1568 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[4] 1392 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[0] 1458 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[0] 1379 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[93] 1899 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_hit_state_state_RNI61EA1[0] 1564 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[27] 1857 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[1] 1386 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_23_rep1 1499 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[6] 1570 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[30] 1944 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIB19V[8] 1568 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][4] 1508 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[30] 1840 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_6[20] 1413 54
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0_DELAY 7 4
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNID3JE[20] 1595 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_86 1924 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[1] 1666 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[18] 1853 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[19] 1603 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_9[6] 1853 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[31] 1547 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_34_5_0_0 1351 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[4] 1671 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[17] 1627 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[0] 1755 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[15] 1733 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1328 1703 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_ld_array_i_a2[5] 1624 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[30] 1670 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_flush_valid 1602 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_93_0 1538 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_22 1923 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_7 1640 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[15] 1787 73
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/clr_rxfifo_RNIF4MF 1758 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[10] 1854 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_59 1698 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_6_RNO_1 1622 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[25] 1556 72
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST3/U0 1596 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[10] 1584 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[3] 1881 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136_RNIMM7K[4] 1511 87
set_location IO_0/UART_0/UART_0/iPRDATA_Z[0] 1787 34
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNI3OKJ[8] 1587 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_63 1938 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[3] 1471 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2448 1815 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[16] 1855 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_RNO[4] 1403 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[0] 1902 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_12[3] 1836 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[0] 1382 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIGMRM[28] 1542 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_a2[2] 1560 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_valid_a0_1 1560 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[2] 1792 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[54] 1853 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[5] 1581 117
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg5_3 1707 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[20] 1642 141
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel_10_0_0[1] 1728 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_2_RNI2ARC2 1688 51
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv_0[1] 1694 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[20] 1684 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[19] 1395 57
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[7] 1595 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/s2_valid_uncached_pending_0 1619 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[5] 1529 91
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_u_0_o4 1538 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_mask[1] 1583 61
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/PSEL_RNO 1703 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_out_2_d_ready 1581 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_source_Z[0] 1536 34
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_155 1413 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[29] 1677 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[27] 1713 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[21] 1806 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0[4] 1737 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_RNO[3] 1413 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[12] 1717 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_32 1757 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[13] 1381 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1_0[21] 1686 135
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_124 1438 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[10] 1649 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[8] 1688 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_1_0_RNI1ISPF3[24] 1454 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[20] 1388 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_RNIPC8J1[7] 1368 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[12] 1587 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_m6_i_a4 1655 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_97_RNI3V98 1506 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[5] 1796 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[0] 1376 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[5] 1726 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_17 1372 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_ctrl_csr[0] 1774 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][31] 1577 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_1_RNO_11[1] 1484 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[16] 1621 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[26] 1633 129
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_0[5] 1783 27
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_sresetn_9 1731 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_43 1934 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[25] 1947 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/un1__T_82_cry_63_RNI0G93 1580 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[2] 1712 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[6] 1559 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[23] 1803 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[18] 1383 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_50908_0_o2_i_a2_0_0 1477 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[21] 1550 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[28] 1705 129
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/rx_cmdsize_4_RNO_0 1692 18
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.edge_pos[0] 1769 25
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].APB_32.INTR_reg_63_ns[2] 1776 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_Z[0] 1424 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_189 1720 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIBQQG1[12] 1625 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_191 1429 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_16 1411 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[20] 1790 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6[18] 1570 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/rf_waddr_1[0] 1647 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_15[1] 1501 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_address_RNI29NK1[2] 1511 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[24] 1790 111
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SDATASELInt[0] 1702 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863[9] 1611 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[86] 1941 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_m1_e_0_0 1403 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_RNI0MDH[17] 1706 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][3] 1560 70
set_location IO_0/UART_0/UART_0/uUART/fifo_write_tx 1765 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[110] 1916 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[24] 1682 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_dmem_invalidate_lr_RNI6QRK 1647 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1455.ALTB[0] 1480 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_25 1495 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[93] 1899 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_20e_RNO_0 1470 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951_5_am[1] 1556 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[10] 1830 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[29] 1704 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[28] 1641 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[15] 1586 31
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state[0] 1702 22
set_location IO_0/UART_0/UART_0/uUART/make_TX/fifo_read_en0_1_i_a3 1770 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[5] 1528 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[0] 1376 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_Z[0] 1445 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_RNO[5] 1435 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[2] 1430 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[6] 1587 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_RNO[65] 1804 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[1] 1456 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_14_i_m2[7] 1395 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_131_1_SUM[3] 1532 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[29] 1848 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82[5] 1513 82
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_RNIEK0O1[0] 1537 129
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_137 1689 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[9] 1724 73
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/rd_pointer_q[1] 1728 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[1] 1426 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_4[27] 1442 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_opcode[0] 1587 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[67] 1923 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_RNO[2] 1381 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[7] 1461 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[4] 1721 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_20_RNIDEOB 1467 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$_RNO[2] 1369 18
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCON/tx_fifo_write_sig_0_sqmuxa_1_0 1769 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/un1_s2_uncached_1_i_0_0 1549 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[7] 1465 31
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[11] 1659 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[51] 1794 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2161_RNO_4 1661 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0_2[31] 1856 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[24] 1869 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_4[9] 1382 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[6] 1591 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_34 1646 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[27] 1384 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[26] 1410 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[57] 1548 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_2/reg_0/q 1430 25
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[6] 1710 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_RNO[1] 1443 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/_T_27_0_RNIBVMJ 1542 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[6] 1777 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[22] 1725 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][2] 1536 22
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState_ns_i_o2[3] 1681 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[14] 1359 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[24] 1787 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_22_5_0_a2_3_0 1384 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1292lto1 1502 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1624_6 1565 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7146_0_a2_1_RNIG7H61 1396 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_RNO[4] 1384 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[18] 1562 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[6] 1459 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[36] 1566 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[18] 1630 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[36] 1933 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[3] 1457 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[6] 1595 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[27] 1669 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[11] 1681 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[22] 1344 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[45] 1915 90
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCON/tx_fifo_write_sig12 1754 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[2] 1507 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[8] 1634 45
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/endofshift_2 477 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1953_1_RNID8F4 1501 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[4] 1753 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_40 1755 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[26] 1804 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0_data_arrays_0_0_0_0_RNO 1587 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2991_18_i_0_o2_RNI0BB36 1500 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg[2] 1739 19
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[2] 1683 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[5] 1406 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[5] 1628 117
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_65 1478 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_4[6] 1471 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1_0[7] 1797 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_csr[2] 1705 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_RNO[0] 1370 72
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[4] 1709 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_250_1_5 1496 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[0] 1706 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7154_0_a2_0_RNI3B398 1424 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_13_rep1 1521 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[66] 1545 48
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.INTR_reg_37_ns_1_1[0] 1763 27
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_236 1513 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[7] 1719 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[3] 1683 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[30] 1856 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[26] 1635 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[21] 1688 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[0] 1861 102
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[1] 1712 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[10] 1723 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136[6] 1507 88
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_count[1] 1802 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[17] 1392 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5_RNO[28] 1464 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[14] 1842 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_337[0] 1545 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[19] 1359 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIASO21[16] 1678 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[25] 1577 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1559[67] 1563 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0_1_1[9] 1758 102
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_37 1550 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[16] 1657 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_1_RNO_0[1] 1501 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2145_0_RNO_13 1660 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_443[5] 1544 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[1] 1879 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[5] 1431 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/exception_RNI56LC1 1827 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[19] 1863 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[31] 1713 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_bits_address_RNI2UCC[4] 1516 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[9] 1768 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/busyReg_2_RNI88H21 1376 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[7] 1465 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91_RNIO3EL6 1626 105
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_160 1488 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[20] 1864 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[2] 1640 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_source[0] 1540 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[125] 1927 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_addr[10] 1595 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][31] 1570 49
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[4] 1524 124
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[11] 1562 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][13] 1572 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[18] 1681 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_163 1681 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[122] 1914 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[29] 1802 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[11] 1824 90
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0_RNO 1692 21
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.udrck_clkint/U0_RGB1 576 12
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST4/U0 1593 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[7] 1373 67
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST4/U0 1589 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_168_0_sqmuxa_2 1660 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[2] 1507 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[4] 1454 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_815 1703 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_5_RNIEEUGN[6] 1505 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_coh_state_RNO[0] 1563 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[24] 1772 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_size[0][0] 1584 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][21] 1645 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_RNO[7] 1372 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[3] 1409 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][0] 1507 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[21] 1885 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[70] 1910 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[8] 1551 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/value[5] 1520 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246[0] 1866 103
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[12] 1801 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[11] 1594 54
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 1788 24
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA[7] 1732 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[13] 1633 43
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw[7] 1725 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[2] 1454 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_17_ns_1 1645 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_28 1386 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[23] 1581 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[13] 1889 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_size[0][2] 1592 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[5] 1591 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_23 1601 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[28] 1717 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[20] 1641 42
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_0_0_RNI7NRD1 1760 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316[2] 1527 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_RNO[12] 1417 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1320_ns[0] 1491 18
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST4/U0 1524 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedReqs_0_typ[2] 1624 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[20] 1641 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[26] 1647 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_1_RNO_1[1] 1477 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1_0[16] 1692 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/accruedRefillError 1725 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_opcode_i_m2[1] 1542 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[18] 1612 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[120] 1916 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI48PM[13] 1561 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_251 1738 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[15] 1867 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2991_18_i_0_a2_2_0 1502 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_1_data_arrays_0_1_0_0_RNO 1586 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[24] 1632 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[17] 1755 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/m0_2_03_3_0 1898 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[21] 1369 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_676_6_am[3] 1514 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[1] 1346 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[13] 1767 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v_RNI6TB71[8] 1636 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[15] 1629 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[3] 1376 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[5] 1412 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[23] 1810 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1905_1 1662 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_4_RNO 1394 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[29] 1641 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[17] 1799 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[31] 1640 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[3] 1792 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[24] 1667 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[8] 1595 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1354.ALTB[0] 1452 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_25 1418 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_3[1] 1645 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0[3] 1553 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[4] 1390 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_cry_RNI23VC[5] 1874 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[15] 1617 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_o2_RNISF0J9[26] 1434 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][24] 1559 73
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[10] 1799 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_singleStepped_2 1830 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[3] 1536 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[4] 1422 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_cmd_2[0] 1625 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mstatus_mie 1858 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[21] 1623 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[1] 1735 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[18] 1766 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_58 1910 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_error_0.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram1_[0] 1580 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_18 1670 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_sn_m8_RNI1DU12 1593 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[28] 1431 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[7] 1501 57
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_1[7] 1721 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[9] 1767 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_replay 1760 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_RNO[3] 1543 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[4] 1836 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[23] 1660 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[3] 1707 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[5] 1438 72
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg[5] 1776 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[2] 1458 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[0] 1627 31
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST3/U0 1598 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_0[24] 1645 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[2] 1572 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[29] 1627 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_RNO[1] 1467 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_1[24] 1491 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_10[0] 1837 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[31] 1524 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_address[3] 1527 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_3 1923 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1333 1718 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI0IO21[11] 1687 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_size[0][2] 1542 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[14] 1603 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[0] 1683 114
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[5] 1579 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2181_0 1682 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/un1_value_4 1606 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134[7] 1644 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_13_sqmuxa_i_i_a2 1443 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v_0[6] 1633 54
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST2/U0 1609 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[93] 1907 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_0[18] 1656 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3103[43] 1583 75
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST3/U0 1491 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[43] 1875 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0[5] 1730 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_233_RNIJSJH 1724 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_8 1669 84
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_201 1646 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_138_N_3L3 1552 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[2] 1408 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[5] 1718 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[17] 1885 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][15] 1470 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[24] 1577 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[0] 1794 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[3] 1499 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[5] 1434 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[21] 1537 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[5] 1525 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[30] 1658 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[10] 1707 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[23] 1634 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_16_2[5] 1439 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[30] 1771 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[11] 1726 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[0] 1794 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/xing/_T_97_0[0] 1466 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[5] 1432 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_7 1496 10
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_full_indicator.fifo_write_8.m5_1_2 1790 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNICISK1[14] 1664 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[108] 1916 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[1] 1497 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[3] 1705 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[16] 1614 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[17] 1653 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_2[10] 1484 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_RNO[3] 1394 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[6] 1387 61
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][2] 1812 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[21] 1705 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_Z[13] 1839 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7146_0_a2_1_RNIOLCF7 1415 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNI1M4L[18] 1496 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_22 1381 19
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_8 1594 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_ctrl_csr[1] 1773 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_7[23] 1394 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[14] 1607 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_o3_0 1693 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[9] 1598 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[3] 1719 73
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_3[7] 1724 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_0[26] 1443 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[23] 1590 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[22] 1670 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[17] 1627 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[8] 1500 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_1427_d_N_3L3 1633 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_11_RNO 1353 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_1553[3] 1585 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][28] 1588 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[31] 1644 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[28] 1542 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[9] 1828 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[21] 1634 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[1] 1385 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_m9_0 1633 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0_i_m2[16] 1785 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2092 1657 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_994 1753 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[12] 1776 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2897[0] 1595 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_size[0] 1534 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/_GEN_15_1_1_iv_0_1[3] 1361 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[37] 1662 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[19] 1646 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[14] 1576 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[15] 1605 114
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req 1658 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[20] 1518 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_407_1_1 1537 18
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[15] 1549 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[21] 1382 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[16] 1588 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_815_RNIPNQO3[0] 1507 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_15 1634 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_cause_4_ns_1[0] 1738 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1691_1 1693 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[24] 1412 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[14] 1366 63
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_ns_0_0_0_a2[5] 1734 9
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[16] 1704 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_nss_i_i_a4_0[0] 1657 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0[8] 1612 115
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3]2_2 1753 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[25] 1731 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[14] 1862 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[14] 1358 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[4] 1693 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[6] 1376 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_10 1485 10
set_location IO_0/UART_0/UART_0/uUART/make_RX/make_parity_err.parity_err5 1815 21
set_location IO_0/UART_0/UART_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2 1767 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1062_2 1838 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[28] 1553 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_RNO[0] 1368 66
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state_ns_1_0_.m16_1 1805 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_cause[2] 1767 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_io_in_0_a_bits_address_1 1352 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[24] 1725 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[18] 1638 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_250_1 1492 84
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[13] 1671 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[12] 1445 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_send_RNIAKI08 1526 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[28] 1717 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_512 1631 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[27] 1389 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[17] 1773 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[15] 1569 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1024_0 1837 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1664 1713 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/busyReg_2_RNO 1382 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[30] 1402 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2174_3 1708 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[23] 1720 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_a2_0[25] 1459 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_64_6 1698 78
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHTRANS 1682 31
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg_5_192_i_m3 1729 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[37] 1885 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[1] 1609 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[28] 1633 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_ns_1[3] 1690 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[7] 1622 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_size[0][1] 1536 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[7] 1381 54
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/CLK_DIV[2] 1721 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_one_beat 1596 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dmiResetCatch/reset_n_catch_reg/reg_0/q 1356 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[7] 1430 63
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt_n2 1711 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[26] 1809 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_1_1[10] 1839 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[104] 1919 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[7] 1499 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_27 1393 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[5] 1380 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[0] 1802 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_0[27] 1461 42
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_1[0] 1715 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqValidReg_RNO_0 1390 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[10] 1884 108
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][0] 1815 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_1_6_am[0] 1715 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIOCIJ[15] 1616 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_4 1509 25
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control2[7] 1717 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_96 1897 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[3] 1474 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_29 1707 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[17] 1768 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[31] 1621 48
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST4/U0 1584 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[57] 1918 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[0] 1656 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[30] 1650 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_163_RNIE8UK 1613 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_648[5] 1548 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[2] 1552 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[6] 1681 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[25] 1883 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_size[0] 1538 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[26] 1730 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[21] 1633 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[30] 1662 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_627_0[43] 1559 123
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_220 1646 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[4] 1519 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[25] 1552 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[84] 1936 97
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_107 1561 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_1656_0_sqmuxa 1628 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q_RNO 1392 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m58_2_tz 1514 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[17] 1573 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[15] 1764 108
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw[5] 1709 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_ns[3] 1700 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNO[7] 1425 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[67] 1927 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_RNO[6] 1390 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5[3] 1610 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[5] 1636 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_160_RNIDRV21[4] 1688 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_1313 1364 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI2DCV[20] 1654 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_RNIC5E42[0] 1393 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_RNO[4] 1371 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_33[1] 1661 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[24] 1465 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_11_5_0_629_i_m3 1347 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$_RNO[1] 1378 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_30_RNO 1470 15
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_RNO[3] 462 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[12] 1721 67
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/empty 1765 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_21 1693 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_a6_0_2 1682 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[7] 1928 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_68 1801 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[31] 1947 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[28] 1632 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[11] 1772 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2145_0_RNO_14 1659 75
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_ssel_pos_RNO 1719 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3028[5] 1693 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_1 1922 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[3] 1502 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_last_7 1539 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/_T_567_0_a2_1_1 1802 84
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNIE5KE[30] 1598 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[24] 1588 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/_GEN_15_1_2_iv_i_o2[0] 1356 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[14] 1873 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[25] 1709 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_xcpt_ae_inst_4 1792 75
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state_ns_1_0_.m8_0 1536 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_443[2] 1532 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNI1O6L[27] 1472 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[23] 1852 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[22] 1713 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][30] 1546 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[46] 1897 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2880[0] 1617 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[3] 1459 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[24] 1684 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_736_7_0 1683 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[29] 1827 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[6] 1608 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_25 1593 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_4[10] 1387 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_252_0_I_10 1788 90
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[4] 1711 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[1] 1442 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_a6_3_2 1692 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[20] 1577 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_722_0_RNO 1539 72
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[16] 1639 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST4/U0 1490 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[25] 1624 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[15] 1359 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_address[12] 1606 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[25] 1861 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/io_deq_valid 1537 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[8] 1672 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/cached_grant_wait 1574 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[25] 1583 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[16] 1622 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[30] 1678 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[10] 1464 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_206 1651 15
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_43 1549 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[30] 1536 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[30] 1706 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[25] 1502 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_size[0][1] 1660 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[20] 1474 57
set_location IO_0/UART_0/UART_0/uUART/reg_write.tx_hold_reg5 1772 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[25] 1571 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[52] 1619 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/maybe_full 1515 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_610[0] 1557 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIENTR[12] 1539 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[7] 1368 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_error_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_error_ram1_[0] 1698 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[14] 1598 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[20] 1642 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_30 1470 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[27] 1591 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[23] 1494 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_812_RNI3TN51 1538 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_28 1406 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[27] 1824 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[17] 1762 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117[3] 1728 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1353 1686 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3103[45] 1582 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/full_RNIUGVN 1567 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[5] 1590 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[72] 1899 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[10] 1429 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[32] 1907 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNIJHKE[29] 1551 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[31] 1878 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0 1358 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[26] 1777 120
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_resetn_tx 1716 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[1] 1588 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[2] 1611 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_opcode_Z[0] 1537 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_opcode[0][1] 1538 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[19] 1731 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117[8] 1732 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[6] 1770 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/_T_27 1615 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[24] 1557 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[24] 1850 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_23 1516 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_228_RNO[1] 1544 105
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_data_out_u_1_0 1699 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/io_tl_out_0_d_valid_or 1597 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_1_0_0 1707 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7_i_m2_i_m3[1] 1452 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[0] 1564 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/io_deq_bits_size[0] 1530 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o3_RNIF7ON6[28] 1432 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[2] 1378 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_15_4[5] 1508 69
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_291 1490 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_416_a1[67] 1542 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[24] 1440 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_sn_m5 1520 51
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q[3] 1700 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1_0_o2_RNI9M7O9[23] 1433 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid_sync_0/reg_0/q 1357 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[20] 1782 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_5 1658 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_wb_hazard_RNIDAJ31 1702 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_2[16] 1622 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[12] 1699 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNO 1564 81
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[0] 1538 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0[6] 1537 87
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[4] 1558 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[7] 1413 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_7617_64_2 1533 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[29] 1681 103
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST2/U0 1608 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_815[1] 1501 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[14] 1648 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_RNO[14] 1367 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[5] 1420 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[55] 1928 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[27] 1641 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[3] 1717 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[24] 1608 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[18] 1415 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_a2[0] 1542 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[30] 1406 25
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[27] 1683 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNIPMKM[15] 1563 114
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC2_msrxp_pktsel 1702 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[31] 1810 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_977_state[0] 1555 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[10] 1623 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[11] 1579 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[11] 1722 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_last_7_1_2 1691 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[25] 1625 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[16] 1764 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[7] 1684 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[20] 1654 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_opcode[0][2] 1512 79
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_RNO[0] 1693 6
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_59 1675 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[27] 1875 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/doUncachedRespc_2 1586 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[18] 1890 91
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/iPSELS_0_a2[2] 1719 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[27] 1946 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_a2[31] 1482 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2181_2 1690 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][8] 1596 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1322_1_0 1680 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_1891_i 1655 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/io_out_2_d_ready 1513 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[20] 1777 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[7] 1621 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_in_0_d_valid 1549 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[23] 1889 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_csr_ren 1683 87
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[10] 1604 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[26] 1704 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0_4_ns[1] 1480 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/io_deq_bits_opcode[2] 1540 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[0] 1434 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dcsr_cause_7[1] 1804 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[37] 1885 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[28] 1779 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0[0] 1732 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[31] 1634 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[19] 1645 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[29] 1536 58
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state[3] 1732 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[31] 1615 46
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stx_async_reset_ok_2_0_a3_0_a2 1723 9
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[2] 1569 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state[2] 1656 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_opcode_Z[0] 1571 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_11_5_0_928_i_m2_i_m3 1388 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[0] 1369 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[30] 1805 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1518_sn_m3 1680 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[14] 1771 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_size[0][1] 1602 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1038 1827 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/_GEN_21_0_o2 1680 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_RNO[6] 1380 42
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SDATASELInt[7] 1695 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNIB7IE[16] 1620 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_1_0_RNIJS90S[24] 1453 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[61] 1911 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_34[1] 1479 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1306.ALTB[0] 1495 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_error 1701 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[24] 1868 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_Z[28] 1824 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_4e_1 1465 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_20_2_a2_0_a3_RNIREUQ8 1418 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[3] 1490 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[5] 1732 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[13] 1752 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_4[0] 1825 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_RNIOLEN[12] 1700 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_cause[0] 1753 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[17] 1772 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7_i_m2_i_m3[7] 1439 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[16] 1394 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[12] 1563 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[3] 1461 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_xcpt_valid 1610 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_0/reg_0/q 1419 28
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req_int_i_o2_0 1692 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_63 1764 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[0] 1382 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_typ[1] 1655 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/insn_ret 1760 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[38] 1561 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIG6KJ[20] 1615 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[7] 1478 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[10] 1884 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_size[2] 1547 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[13] 1621 51
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/CLK_DIV[6] 1725 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[30] 1582 127
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNIJ9JE[26] 1601 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m40_am 1550 24
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_q[5] 1685 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[25] 1591 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_0[2] 1784 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[25] 1408 33
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[2] 1794 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[26] 1705 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_0_RNO 1393 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[2] 1726 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[0] 1631 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[24] 1813 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_823[3] 1508 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_size.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram0__RNO[0] 1515 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0_1_1[2] 1724 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_cause_4_ns[0] 1753 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1631_3_sqmuxa 1534 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[18] 1737 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[19] 1620 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[27] 1879 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[28] 1430 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/dcache_blocked 1611 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[25] 1860 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[27] 1693 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[2] 1456 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_RNO[7] 1486 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2178_NE_1 1676 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[9] 1579 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI4OQ21[22] 1647 69
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count_RNO[0] 1661 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[11] 1759 126
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_0_iv_0_0 1537 123
set_location IO_0/UART_0/UART_0/uUART/fifo_write_rx_1_i_0 1801 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[14] 1597 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_mem_cmd[1] 1661 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[31] 1587 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_29_RNO_0 1488 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m39_4 1552 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[26] 1475 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[6] 1407 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[3] 1920 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[13] 1912 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[7] 1426 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_55 1922 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587 1683 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[3] 1620 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[27] 1444 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[22] 1851 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[3] 1718 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[24] 1798 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[1] 1596 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[26] 1710 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[7] 1599 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v_RNI3HE41_0[15] 1694 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[19] 1588 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_1_1[24] 1476 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[29] 1429 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v_RNIJRME1_0[8] 1635 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1[6] 1842 96
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_byte_Z[4] 1809 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_m9 1635 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[8] 1380 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[18] 1620 139
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/tckgo_0_sqmuxa 478 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][26] 1538 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNIFDKE[27] 1581 129
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[8] 1552 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[17] 1727 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279[3] 1530 100
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_o2_0[1] 1684 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1559[64] 1566 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_50908_0_o2_i_a2_RNI8HH62 1458 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[1] 1595 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_0[26] 1418 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_7617_129_2 1515 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_source_Z[0] 1542 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[25] 1657 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[51] 1877 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[3] 1566 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[19] 1849 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[12] 1578 73
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count7_NE_2 1659 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_522 1621 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/cfg_ssel[1] 1718 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[8] 1694 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[22] 1778 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_RNO_10 1592 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[9] 1647 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[27] 1781 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[49] 1782 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o3_RNIG8ON6[28] 1416 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_RNIUJEH[23] 1724 75
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_328 1487 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[62] 1912 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_61 1934 99
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt_n1 1710 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[4] 1759 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_14 1457 19
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[21] 1643 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0_o2[1] 1661 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[20] 1614 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_cause[0] 1765 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[26] 1788 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_last 1539 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[28] 1679 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[38] 1941 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[11] 1702 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1363_ns[0] 1473 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_o2_1_0 1366 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[4] 1654 105
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_213 1448 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[8] 1564 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[21] 1716 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[24] 1769 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[14] 1602 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1616 1707 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_0/q 1431 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1401s2 1755 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0[4] 1760 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[36] 1934 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[112] 1942 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[8] 1789 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[10] 1855 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[24] 1796 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_2_d_bits_size[1] 1572 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[18] 1606 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[7] 1572 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[28] 1954 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_275_12_i_a2_RNID7VT 1366 48
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_311 1393 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_o2_1_1 1376 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control2[1] 1708 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[31] 1820 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][4] 1601 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[20] 1379 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIC9JO1[25] 1622 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/xing/_T_19_0[0] 1465 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[19] 1860 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_addr[12] 1560 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[26] 1867 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[8] 1646 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[11] 1568 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[5] 1582 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[26] 1405 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[108] 1918 91
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_nextd4_NE 1725 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[33] 1592 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_41 1944 93
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_322 1488 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825_7_ns_1[1] 1587 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7_i_m2[3] 1464 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[6] 1492 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[17] 1576 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[5] 1380 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[20] 1561 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1453[1] 1478 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[25] 1718 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_Z[6] 1643 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[10] 1770 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[1] 1587 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[58] 1917 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIE0P21[18] 1674 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_sel_alu2[0] 1669 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q 1380 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[13] 1699 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[49] 1919 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[22] 1364 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[120] 1916 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[4] 1811 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNI2PKJ[29] 1594 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_259 1756 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][15] 1641 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_22_5_0_0_0 1370 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[30] 1536 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_50 1921 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[19] 1413 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1[30] 1455 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_610[2] 1552 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_21e 1483 9
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHWRITE 1681 28
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_296 1514 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[11] 1570 115
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[2] 1802 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[12] 1779 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[2] 1420 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am[8] 1599 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNID2VT[16] 1603 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[29] 1640 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[73] 1536 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[1] 1388 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2[16] 1769 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[14] 1358 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[21] 1709 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_0[0] 1489 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause_3_sqmuxa_i 1834 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[44] 1596 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[22] 1666 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_1[13] 1477 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_3_0 1729 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[31] 1537 82
set_location IO_0/UART_0/UART_0/controlReg2[3] 1785 34
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_42 1536 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[110] 1922 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[27] 1723 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_14 1344 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0[5] 1728 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[5] 1545 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[13] 1606 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1430_bm[0] 1494 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_21 1687 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[2] 1723 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_532_1.CO1 1548 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[1] 1492 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_10 1424 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[11] 1593 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/rf_waddr_1[3] 1679 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_RNIKQBC1[0] 1363 57
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[13] 1528 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82[7] 1523 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0[51] 1589 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[17] 1625 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[14] 1728 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI5R8V[5] 1527 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/q 1428 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m52_sx 1528 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[17] 1640 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[3] 1585 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[2] 1424 42
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/empty_out_RNO 1686 18
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count_reg_RNIOG351[0] 1532 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[23] 1942 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/wb_reg_cause_4_cZ[1] 1771 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[27] 1783 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_30_RNO 1388 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2027 1651 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[126] 1926 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_2[13] 1621 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_size[0][2] 1643 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[11] 1624 34
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST1/U0 1618 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[12] 1713 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[5] 1865 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[15] 1622 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_156 1720 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2124 1690 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7082_0_a2_1_a2_0_RNIOO9B9 1416 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[23] 1789 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[8] 1901 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[0] 1794 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[8] 1554 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_cause_4_bm[3] 1835 84
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/tck_clkint_CLK_GATING_AND2 468 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[53] 1929 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_11_RNO 1634 105
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[0] 1813 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_2[25] 1454 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_12 1693 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[7] 1442 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[30] 1643 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[10] 1680 54
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2]2 1752 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3304_RNITB1A 1608 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[9] 1826 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0_i_m2[14] 1772 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[0] 1419 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am[0] 1688 114
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SADDRSEL[1] 1694 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[7] 1712 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_RNO[4] 1370 60
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_dhold_dec_2_0_a3_0_a2 1713 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_a2_0[3] 1574 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[14] 1682 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[11] 1718 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[2] 1563 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_0_rep2 1726 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[26] 1415 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[0] 1733 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_ctrl_div 1697 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_678_RNO[1] 1531 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248[6] 1497 85
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/wr_pointer_q_3[4] 1732 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_686_1_1_1_1 1516 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_address[2] 1358 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_last_7_1_1 1541 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_132_0_sqmuxa 1880 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[24] 1725 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[40] 1862 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_1_5_0_835_i_i_a3 1369 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[21] 1612 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136[7] 1508 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[26] 1805 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/id_reg_fence_1 1696 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[23] 1643 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_6[16] 1371 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[46] 1882 94
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_RNIS2THI[15] 1569 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/req_tag[2] 1655 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[2] 1445 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[12] 1396 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[10] 1685 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[1] 1670 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_GEN_136 1607 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1311.ALTB[0] 1489 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[53] 1631 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[17] 1739 88
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control1[2] 1727 28
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_90 1486 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[25] 1709 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_12 1407 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[31] 1675 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[23] 1633 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[4] 1403 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1478_i[0] 1549 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/io_resp_cacheable_0_0 1754 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/io_out_1_a_valid 1536 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[12] 1605 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[1] 1564 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m52 1537 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[10] 1716 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_RNISER82[3] 1443 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_Z[1] 1467 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[24] 1717 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[23] 1731 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_5_RNIL4CGU[6] 1463 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[15] 1892 90
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clk_div_val_reg[6] 1718 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[17] 1620 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mstatus_mpie_15_iv_i 1851 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[2] 1560 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[28] 1463 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[21] 1644 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_2[0] 1671 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[25] 1852 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_0[9] 1503 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_21_5_0_0 1377 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_19_11[4] 1418 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/da_last 1501 84
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[3] 1803 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_1_0 1737 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid_sync_3/reg_0/q 1356 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[14] 1906 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[17] 1722 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[29] 1723 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[6] 1468 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_hsize_6[1] 1663 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[16] 1867 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_16 1669 81
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[12] 1638 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[23] 1848 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[31] 1755 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[11] 1463 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[23] 1692 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[22] 1375 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[24] 1702 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[8] 1586 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[22] 1711 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[8] 1369 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[29] 1814 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[11] 1652 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[7] 1369 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[18] 1395 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[11] 1634 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[21] 1596 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[4] 1389 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[13] 1624 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[19] 1777 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][25] 1605 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNIICNNO[6] 1419 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[17] 1693 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[12] 1759 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[1] 1452 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[5] 1561 99
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_RNO[6] 1644 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[5] 1405 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[2] 1463 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[15] 1596 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[11] 1393 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[14] 1765 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][12] 1606 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/_T_21 1505 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[26] 1790 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1406_am[0] 1476 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[5] 1407 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_16 1617 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[28] 1430 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_m1_e_0 1375 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[23] 1832 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_am[11] 1787 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[19] 1702 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[13] 1429 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[14] 1765 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[27] 1694 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1789_0 1561 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[17] 1765 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m58_3_tz 1513 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[26] 1717 136
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[7] 1610 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/m0_0_03_0_0 1621 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_1_5_0_35_a2 1365 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[25] 1474 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/g0_16 1587 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_138_N_4L5 1555 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[30] 1651 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[3] 1394 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[28] 1548 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full 1593 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_3 1681 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_22 1481 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[7] 1685 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_a2_3[31] 1621 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_244 1442 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[6] 1585 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[6] 1374 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[3] 1668 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[10] 1533 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[9] 1643 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_76388_0_a3_RNI5U562 1439 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_9[30] 1428 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_80 1779 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[31] 1629 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1624_0 1564 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][31] 1625 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/replay_wb_common_a1 1633 96
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[10] 1532 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5_ns[3] 1530 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_108_0_state_9_iv[1] 1540 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[9] 1560 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[4] 1426 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNILTF02[11] 1552 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[6] 1753 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/_T_96_addr_0_sqmuxa_0_o3 1373 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[18] 1395 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[31] 1429 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[29] 1848 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[13] 1755 73
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitsel_0_sqmuxa_0 1706 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[28] 1429 27
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/d_masterRegAddrSel 1656 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[17] 1656 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3013_source_11_sqmuxa 1588 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_276_0_sqmuxa 1546 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[29] 1643 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2034 1644 96
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNIVJKJ[4] 1662 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[2] 1490 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1428[1] 1628 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[22] 1608 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[51] 1955 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3016_1 1630 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[14] 1609 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_error[0] 1516 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[21] 1804 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIC65S[8] 1675 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[25] 1627 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1523_0 1623 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[9] 1848 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/_T_25 1614 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_RNO[3] 1441 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[18] 1882 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNIRF4L[15] 1403 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_write_0_0_0 1620 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_253 1821 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[28] 1707 123
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[12] 1612 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[6] 1470 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_139 1814 84
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[0] 1664 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[20] 1581 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[8] 1609 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[22] 1795 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[5] 1544 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[24] 1612 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[40] 1559 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[25] 1723 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[8] 1633 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[17] 1914 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_cause[0] 1766 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNI2MHN[8] 1677 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_1[5] 1836 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[5] 1796 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_sel_alu1[0] 1675 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[24] 1766 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[5] 1802 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready 1422 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[7] 1424 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/_GEN_15_1_1_iv_0_o2[3] 1364 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[17] 1813 91
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_RNO[3] 1656 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_bm[1] 1686 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_Z[28] 1543 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_s_0_2080_2083 1648 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[0] 1422 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[17] 1369 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[20] 1777 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_268[1] 1525 19
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/clr_txfifo_3_sqmuxa_1 1711 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0[3] 1736 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[17] 1765 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[13] 1825 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91_RNI4JMN3 1665 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[8] 1770 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[5] 1453 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[121] 1915 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[7] 1496 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_274 1479 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_168_0_sqmuxa 1659 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[1] 1377 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[0] 1567 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_12 1634 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI81JS2[29] 1621 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_RNO[0] 1383 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_26 1394 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[5] 1443 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[2] 1448 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[9] 1582 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[51] 1912 109
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control1[0] 1715 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_RNO[9] 1406 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[1] 1666 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7_i_m2_i_m3[2] 1481 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][11] 1652 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[24] 1566 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_3[1] 1638 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1631_4_sqmuxa 1514 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_6 1453 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[0] 1420 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_a2[1] 1551 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1398[4] 1548 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[18] 1683 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/maybe_full 1504 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[31] 1402 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[64] 1808 132
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q_RNO[3] 1700 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/ram_size[0][0] 1577 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[3] 1499 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[19] 1787 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_615_i 1405 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[2] 1422 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[16] 1712 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNI63JO1[23] 1653 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[5] 1762 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_627[34] 1537 99
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_245 1575 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[11] 1669 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[13] 1731 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_m7_4_0 1658 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_0 1766 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[12] 1633 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[4] 1388 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[44] 1850 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[58] 1796 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_cause_4_bm[2] 1827 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/un1_PADDR 1735 27
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_ns_i_0_0_o2[3] 1694 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[21] 1644 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[31] 1872 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_250[0] 1544 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[18] 1692 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[30] 1576 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[5] 1681 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[11] 1796 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2089 1648 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[22] 1373 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[23] 1607 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg[0] 1369 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI1N8V[3] 1537 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[22] 1345 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[26] 1734 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[13] 1702 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_51_2 1688 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/N_2654_i 1380 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[20] 1602 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[52] 1931 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3[5] 1838 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_RNO[3] 1404 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/LevelGateway_1/inFlight 1580 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[4] 1511 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[43] 1929 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[4] 1392 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_71[4] 1510 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[18] 1390 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[12] 1695 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[0] 1385 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[20] 1621 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[9] 1455 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_RNO[1] 1382 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0[5] 1550 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushing_RNO 1606 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_bm[4] 1695 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[0] 1406 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[9] 1717 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[5] 1432 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_frames_4[0] 1700 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[29] 1825 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/rf_waddr_1[1] 1661 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[4] 1457 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[49] 1875 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_8e_RNO_0 1452 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_0[19] 1682 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[9] 1764 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_3076 1608 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444[2] 1519 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[1] 1726 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[1] 1380 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[26] 1872 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[3] 1772 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[14] 1682 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[0] 1496 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[31] 1816 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_sn_m4 1721 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[10] 1679 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[47] 1886 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_12 1657 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source[0][1] 1579 52
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_275 1473 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[11] 1819 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_28_RNO 1386 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST1/U0 1596 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[15] 1571 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[1] 1426 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_185 1677 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNI0OBJ1[15] 1598 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_23 1531 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[8] 1356 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7154_0_a2_0_RNI4C398 1416 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[25] 1584 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[35] 1581 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[31] 1778 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIOK0M[6] 1594 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_880_0_o2 1549 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[45] 1865 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[18] 1855 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[12] 1671 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[1] 1457 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[18] 1628 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[8] 1592 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q 1398 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNI2H7H1[9] 1617 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_pc_valid_0 1677 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/full_RNO 1538 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_RNO[7] 1399 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_38 1598 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2978_0[2] 1608 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[3] 1440 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_89 1933 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[3] 1795 102
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[1] 1814 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[11] 1649 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[15] 1363 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82[1] 1501 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_RNO[0] 1369 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[65] 1537 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[34] 1917 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_Z[27] 1833 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[6] 1417 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[19] 1668 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3304 1527 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[14] 1642 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[5] 1888 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[25] 1789 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_out_1_d_ready 1627 69
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]_RNIC2FV[0] 1817 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_63 1705 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[37] 1586 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0[2] 1484 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[39] 1769 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[9] 1848 102
set_location IO_0/UART_0/UART_0/uUART/make_RX/make_parity_err.parity_err15 1817 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[12] 1904 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[20] 1385 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_1[7] 1722 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7098_0_a2_1_a2_0_RNIV2VP7 1419 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[24] 1657 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[0] 1368 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[23] 1942 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[22] 1601 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_8 1417 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[56] 1892 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[9] 1864 99
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_54 1563 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[57] 1913 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4] 1607 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_address[2] 1662 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3564_0_sqmuxa_0_a2 1332 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[28] 1627 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[29] 1802 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[16] 1703 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[14] 1689 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[23] 1568 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[21] 1716 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_addr[8] 1590 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[31] 1667 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_68 1619 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1376_i_a3_2_0 1513 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNI7U0U[22] 1614 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[30] 1650 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_70 1590 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_ctrl_sel_alu1_5_iv_i_RNO_0[0] 1681 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[23] 1393 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag[0] 1640 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[20] 1868 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ma_st_array_i_a6[5] 1623 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[10] 1615 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_o2_RNI9G269[26] 1431 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[26] 1872 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[10] 1353 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.awe0 1531 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[11] 1738 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[26] 1865 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_4[14] 1385 63
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/un1_masterAddrInProg_6_0 1554 132
set_location IO_0/UART_0/UART_0/uUART/rx_byte_in_1[0] 1798 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_0_m2[18] 1570 114
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_0_iv_0_a2 1536 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[28] 1852 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1040_1_0_a2 1850 114
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel_10_0_0_o2_0[1] 1738 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[9] 1635 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/ram_param[0][0] 1579 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[25] 1786 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1546[3] 1571 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am[4] 1704 114
set_location IO_0/UART_0/UART_0/uUART/make_TX/tx_byte[1] 1789 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[75] 1902 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_ns_1[2] 1622 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[8] 1672 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1680_8 1574 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[8] 1654 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[20] 1781 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_12_RNO_0 1646 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel[7] 1413 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_16 1459 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[23] 1784 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_87 1920 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag[2] 1634 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[6] 1384 55
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/counter_q[4] 1756 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[10] 1765 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[3] 1628 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1297lto4_RNIMK911 1616 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[29] 1643 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/un2__T_526 1557 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[19] 1393 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q 1401 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNI8QTG1[20] 1637 42
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_19 1597 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[5] 1891 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2206_NE 1669 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_RNO[5] 1391 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_26_rep1 1470 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0[2] 1722 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[12] 1732 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[21] 1738 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_527[1] 1554 30
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[9] 1539 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1398[0] 1549 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/q 1387 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[23] 1654 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[5] 1888 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_Z[21] 1841 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[1] 1587 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[9] 1739 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_a3_2 1714 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[18] 1647 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_7 1488 22
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_13 1562 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[113] 1935 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[5] 1406 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_22e_RNO_0 1457 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[22] 1629 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1026_2 1829 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[12] 1354 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_6_RNO_0 1621 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c_last 1498 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7082_0_a2_1_a2_0_RNIDMCU 1430 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/io_deq_bits_param[1] 1578 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_RNO[6] 1389 60
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG2_3 1609 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_294_1_0_o2_RNIEMBK2 1512 27
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv[7] 1698 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[23] 1612 100
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un1_state_5 445 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_90 1592 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_266[1] 1531 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[26] 1620 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_coh_state_0_0[1] 1562 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[23] 1660 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_131_m[0] 1560 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_26[0] 1647 132
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_RNI88OED[7] 1571 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[28] 1575 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_lm_0[6] 1503 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[1] 1589 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_3_sqmuxa_0_a3_0_a2_0 1456 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[15] 1658 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_443[3] 1540 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444_RNO[2] 1519 105
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/un1_counter_d_0_sqmuxa[0] 1763 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/wb_valid 1643 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/less_u 1645 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI6HCV[22] 1651 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[7] 1378 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2161_RNO_9 1656 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_14 1417 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_RNO[5] 1444 63
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[1] 1790 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[15] 1772 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m91 1525 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_1975_i 1616 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_RNO[5] 1404 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_RNO[2] 1399 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_tselect_134_0 1847 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNIPTN5C 1407 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[2] 1690 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_address[8] 1645 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[7] 1638 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[8] 1602 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_4[3] 1824 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[21] 1409 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[8] 1587 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[14] 1632 51
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].APB_32.edge_pos_RNO_0[2] 1774 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0[9] 1738 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_cpu_req_ready_3 1602 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_496_i 1338 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[4] 1440 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[11] 1532 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_hit_state_state_Z[0] 1553 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_16[0] 1638 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1388_0_sqmuxa 1521 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_cfi_taken_1 1723 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_mask[0] 1377 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_18_2_a2_0_a2 1377 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316[5] 1529 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_9[9] 1416 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_RNO[4] 1389 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[5] 1482 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNI7SUT[13] 1605 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[28] 1786 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_RNO[0] 1411 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0[5] 1609 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[3] 1548 109
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un3_endofshift 444 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][18] 1647 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[6] 1490 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[30] 1812 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_2/un1_value_1_2 1599 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source[0]_Z[0] 1585 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[0] 1420 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control_RNO[10] 1373 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m40_bm 1557 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[16] 1669 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1574_RNI8IMJ2 1676 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[10] 1600 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_m1_e_0_2 1585 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_hsize[0] 1659 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI8QO21[15] 1582 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[5] 1580 142
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel[2] 1731 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1040_RNIKD7P 1864 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[9] 1716 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_31 1401 16
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[4] 1817 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_m3[10] 1448 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/skipOpReg_RNIA8771 1369 24
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST3/U0 1597 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0[56] 1736 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[3] 1704 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[119] 1936 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[3] 1403 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[7] 1457 70
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_bm[5] 1728 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[9] 1900 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[3] 1689 52
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState 1532 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_size[2] 1666 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102529_tz_0 1358 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158[19] 1404 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[38] 1940 84
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/HWRITE_d 1539 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3515_ae_ld 1621 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[10] 1684 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_RNICMRE46[32] 1494 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[15] 1752 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[11] 1582 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_24 1816 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[16] 1794 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[15] 1730 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[31] 1494 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_Z[0] 1471 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[7] 1672 64
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_80 1411 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[17] 1498 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[9] 1755 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2145_0_RNO_9 1657 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_bm[9] 1734 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[21] 1666 69
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel_10_0_0[2] 1731 15
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[16] 1655 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_45 1679 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_2[1] 1645 84
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_121 1561 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_350 1572 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[11] 1587 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[1] 1716 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_5_RNO[14] 1478 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[0] 1552 103
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[12] 1560 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_opcode.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram0_[0] 1579 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_sel_alu2[1] 1677 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1631_3_sqmuxa_2 1524 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/wb_valid_0 1656 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_hazard 1584 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[39] 1938 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[22] 1728 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_RNIRGEH[20] 1692 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[116] 1942 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_RNO_2 1584 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[20] 1689 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_4[14] 1370 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[71] 1573 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[3] 1395 49
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv[6] 1701 9
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sram_ren_0_sqmuxa_0_a2_0_a2 1656 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3581 1682 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102529 1357 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15[27] 1474 42
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_ns_0_0_0[5] 1733 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[7] 1756 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[26] 1547 49
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[3] 1686 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[27] 1690 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1518_1[3] 1682 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_16_rep1 1397 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_25_RNILC7K 1504 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[1] 1574 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[24] 1654 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIHJ1N[10] 1533 45
set_location IO_0/UART_0/UART_0/p_CtrlReg1Seq.controlReg14_0 1765 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0[48] 1563 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIH3UG1[23] 1640 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[26] 1878 105
set_location IO_0/UART_0/UART_0/uUART/DATA_OUT[5] 1776 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[29] 1670 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[6] 1390 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_m_0_a2_0_o3[12] 1465 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_517[3] 1546 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[5] 1388 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7_i_m2_i_m3[7] 1431 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[4] 1580 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[3] 1575 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_676_6_bm[3] 1509 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_flush_pipe 1704 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[9] 1643 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Queue_3/ram_size[0][1] 1519 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/io_imem_flush_icache 1716 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_1[11] 1487 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/tlb_io_resp_cacheable_i_i_a2_0 1589 102
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNIG5IE[14] 1613 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[7] 1614 129
set_location IO_0/UART_0/UART_0/NxtPrdata_1[0] 1785 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_531_1_v[23] 1665 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[25] 1659 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][26] 1648 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_17 1670 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[51] 1911 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1044 1849 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[2] 1468 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_Z[18] 1871 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[22] 1776 75
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA[3] 1705 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2[14] 1765 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_4 1636 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[13] 1764 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_lut[3] 1652 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_mem_busy_2 1614 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[33] 1913 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[40] 1909 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[9] 1561 34
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/sticky_13_iv_i[1] 1714 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_317 1440 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3013_source_6_sqmuxa_0_a2 1548 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2017 1666 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[27] 1678 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[12] 1816 102
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_149 1501 36
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt[1] 1710 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2145_0_RNO_8 1656 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7098_0_a2_1_a2_0 1374 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560[59] 1611 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[16] 1619 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[14] 1824 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIQNEK3[21] 1608 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/q_RNO_1 1381 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[29] 1799 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[16] 1646 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2107_2_a0_1_sx 1524 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[10] 1392 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[9] 1585 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[2] 1541 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_22 1601 141
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[18] 1607 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_4[7] 1642 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[6] 1592 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNISO0M[8] 1580 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNI3MUG1[29] 1640 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[24] 1796 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNIVUMM[27] 1569 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_address[3] 1352 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0_0[5] 1733 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause[0] 1809 100
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[1] 1618 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[18] 1739 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_GEN_204_0_a2_1[1] 1557 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[15] 1668 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2056[3] 1570 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am_RNIGP2J2[5] 1717 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[8] 1891 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[16] 1632 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[28] 1586 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/un1__GEN_243 1869 90
set_location IO_0/GPIO_0/GPIO_0/edge_pos_2_sqmuxa_i 1765 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_0 1839 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a13_7 1693 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[8] 1529 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_hartsel[1] 1421 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8/maybe_full_RNO 1618 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/value_0_0_a2[5] 1520 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_RNI2LR82[5] 1404 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[6] 1669 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_error_1_1 1697 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_51 1682 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_123_1_2_0_3 1726 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_nss_i_i_a0_1[0] 1714 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_268_2655_0 1534 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[5] 1439 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/q 1376 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[17] 1776 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[28] 1668 54
set_location IO_0/UART_0/UART_0/uUART/fifo_read_rx_0_sqmuxa_0_a2 1821 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[7] 1752 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[25] 1540 64
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_153 1477 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1410[1] 1478 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[20] 1685 103
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_pktsel_0_sqmuxa_i_1_o2 1724 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[28] 1863 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[14] 1609 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[6] 1430 73
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/latchahbcmd3_2 1525 126
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/wr_pointer_q[0] 1729 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[17] 1729 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[4] 1756 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[11] 1764 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_replay_4 1759 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_ctrl_sel_alu1_5_iv_i[0] 1675 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[10] 1609 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[2] 1620 63
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_RNIBBOED[8] 1567 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_RNI3A8B2[4] 1846 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[15] 1368 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[0] 1646 97
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_strobetx_5_iv 1710 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag_9[2] 1634 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[19] 1574 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_642_1 1524 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[47] 1906 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[6] 1380 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[23] 1655 129
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNI1MKJ[6] 1592 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNI2UNH[3] 1536 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[3] 1536 109
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_179 1588 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[6] 1844 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[8] 1561 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[27] 1642 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[28] 1801 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_53 1637 126
set_location IO_0/UART_0/UART_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a2_0 1809 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_6 1921 84
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns[5] 1540 132
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST3/U0 1526 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[24] 1417 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_bm[5] 1736 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[21] 1913 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[16] 1573 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[13] 1465 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[19] 1344 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[28] 1722 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[17] 1684 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2161_RNO_18 1669 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_1[3] 1843 81
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST3/U0 1604 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[10] 1727 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_ns[6] 1602 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[27] 1723 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[95] 1905 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[5] 1406 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[30] 1770 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[3] 1598 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[2] 1577 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[2] 1754 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_123_1 1738 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_cause[1] 1771 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqValidReg_RNO_2 1368 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[29] 1798 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[1] 1632 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_69 1438 15
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_12 1560 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_825_i 1406 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[10] 1756 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[15] 1668 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[4] 1417 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[3] 1727 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[48] 1869 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[15] 1623 145
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_163 1671 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_4 1920 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[22] 1549 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIVNKB6[23] 1622 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[21] 1733 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[21] 1624 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_65 1639 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_cause_4[31] 1752 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[49] 1908 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_1429_1_0_1 1622 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[15] 1738 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][0] 1590 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[46] 1910 90
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count_reg[0] 1532 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[3] 1535 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNII7NN[5] 1544 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[41] 1578 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[14] 1752 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/maybe_full_RNI8C4E_0 1515 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[9] 1857 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[9] 1826 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_o2[29] 1642 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_1 1533 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[87] 1933 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3_0[127] 1908 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_xcpt_ae_inst_4 1754 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_25_0_a2_1_a2_RNIOOIR8 1404 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[18] 1902 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/s0_valid 1732 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_55_0 1696 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[9] 1405 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[7] 1821 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640_7[3] 1535 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[12] 1570 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_1_0_1 1692 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[2] 1430 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_mask[3] 1606 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_166 1668 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[43] 1593 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_823_ns[2] 1513 45
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_sn_m3 1718 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[18] 1733 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3552_cZ[11] 1716 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_source_4[1] 1546 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2230_1 1674 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][14] 1615 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_RNO[0] 1404 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[6] 1408 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1913_RNIQ1LV 1693 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[13] 1764 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_lsb_1[1] 1703 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_RNO[1] 1569 87
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[31] 1531 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/s1_valid 1722 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[28] 1575 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[25] 1577 57
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_252 1597 45
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/HRDATA[1] 1736 34
set_location CFG0_GND_INST 1794 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0[7] 1731 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1502[0] 1681 114
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[0] 1765 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNILFGO1[19] 1645 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[16] 1359 57
set_location IO_0/UART_0/UART_0/uUART/make_TX/tx_parity 1766 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[3] 1730 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[6] 1407 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[1] 1488 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1038_0 1826 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[31] 1728 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[10] 1685 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[1] 1631 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[31] 1768 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[0] 1706 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_0_RNO[16] 1358 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[14] 1764 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[4] 1734 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_m_1_i_0_o2_s[14] 1476 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_99 1932 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316_7[1] 1532 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[9] 1513 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_dmem_req_valid 1640 87
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3]2 1770 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[26] 1803 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/_T_22 1537 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_lm_0[0] 1493 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_71[2] 1500 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[76] 1902 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[8] 1566 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_12e 1474 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[7] 1394 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[111] 1926 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/block_probe_1_0 1577 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[22] 1646 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[18] 1592 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[24] 1769 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_19e_1 1473 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_Z[28] 1685 31
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/CLK_DIV[3] 1725 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[7] 1384 52
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState 1692 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[48] 1575 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[19] 1800 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[10] 1806 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[3] 1440 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_6[18] 1393 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_sn_m8_RNIPOI85 1594 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[14] 1812 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v_0[1] 1620 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[3] 1405 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[16] 1659 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[27] 1671 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q_RNO 1389 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[27] 1698 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_25_0 1525 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037_7_0[9] 1693 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1430_am[0] 1503 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[17] 1762 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142_RNI6PLH[6] 1496 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[26] 1772 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNICGPM[17] 1616 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[5] 1453 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[15] 1525 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[22] 1706 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[7] 1418 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[15] 1359 66
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[23] 1754 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[18] 1717 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[16] 1714 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_4 1847 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI1E6L2[14] 1693 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444_7[0] 1512 108
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/full_out_RNO 1689 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[26] 1706 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_436_i 1337 42
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST3/U0 1495 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[2] 1573 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[1] 1921 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[22] 1799 111
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_pktend 1710 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dmiResetCatch/reset_n_catch_reg/reg_2/q 1359 22
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_262 1647 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[39] 1548 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2161_RNO_7 1668 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIGMJV7[29] 1633 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2083_2_RNIV5UO 1517 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_3_1[17] 1359 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[31] 1428 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[21] 1630 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[4] 1578 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[12] 1731 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_11 1811 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[11] 1780 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_o3 1668 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_cmd[1] 1623 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[4] 1448 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[0] 1593 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_3 1426 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_46 1616 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[12] 1606 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address_Z[13] 1555 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_0_RNO 1371 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[15] 1583 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[3] 1586 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_debug_breakpoint 1813 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_387[1] 1547 18
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state[0] 1703 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[4] 1469 69
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_187 1646 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[6] 1843 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_0_RNI9MRM6 1417 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2181_1 1703 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[26] 1679 102
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREGATEDHADDR[3] 1668 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_97 1896 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_3_v[5] 1805 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[3] 1881 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[17] 1681 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_168_0_sqmuxa_0 1658 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1379 1698 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[18] 1685 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_RNO[6] 1421 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_size[1] 1543 21
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREGATEDHADDR[4] 1687 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2_RNO_0[22] 1477 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[3] 1460 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_14 1603 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[19] 1786 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[0] 1370 73
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel[4] 1734 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[1] 1357 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/data_hazard_mem 1699 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_hsize[1] 1544 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[22] 1632 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_70_i 1532 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[14] 1708 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[30] 1781 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[16] 1857 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI8OGP[5] 1621 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_69_7_2_RNO 1505 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_opcode[0][2] 1525 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[3] 1407 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_962 1553 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_71_4 1701 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[30] 1672 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[28] 1630 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[3] 1634 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/q 1385 28
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/HRDATA[2] 1734 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state[6] 1537 88
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/un1_sAddrDec_17 1668 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_25 1396 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[6] 1592 64
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_1_sqmuxa_1 1705 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_4_RNO 1644 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNIH81U[27] 1615 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[26] 1804 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3323_2_1_3 1530 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_684_1 1512 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_19_3[4] 1428 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560[61] 1551 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[25] 1852 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[20] 1551 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[2] 1586 63
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST4/U0 1489 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[29] 1442 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[1] 1368 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[26] 1599 138
set_location IO_0/UART_0/UART_0/uUART/next_rx_state4 1803 33
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[5] 1674 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[35] 1547 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[6] 1544 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[3] 1688 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[14] 1784 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1386[1] 1477 24
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_286 1601 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[20] 1635 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[2] 1429 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[1] 1880 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_RNO[4] 1381 57
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_frames_4[2] 1701 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_source[1] 1608 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[0] 1902 100
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/wr_pointer_q_3[1] 1734 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[4] 1526 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2145_0_RNO_11 1657 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248_6_0[6] 1497 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/q 1360 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_13 1385 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNIF61U[26] 1609 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_RNI1NDH[18] 1711 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv_0_cZ[1] 1500 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[15] 1636 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[4] 1729 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_8[0] 1598 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/blockProbeAfterGrantCount_0_sqmuxa_1_1 1611 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][22] 1486 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_a2_0[2] 1573 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/un2__T_1674 1575 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2145_0_RNO_5 1666 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_28_0_a2_0_0_a3 1358 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[4] 1454 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[81] 1940 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[13] 1692 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_cause_4_ns[3] 1762 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_357 1513 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_229_0_a2 1723 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91_RNIJCEV1 1645 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[32] 1573 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[20] 1756 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[29] 1699 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[29] 1548 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIPT3N[23] 1573 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_xcpt 1667 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[4] 1388 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142[17] 1465 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_RNO[0] 1380 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[27] 1753 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[30] 1581 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[42] 1909 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[24] 1872 111
set_location IO_0/UART_0/UART_0/uUART/make_RX/framing_error_RNO 1789 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[27] 1700 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[29] 1441 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_0[20] 1429 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_1_d_bits_size[1] 1556 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1026_1_tz_tz 1703 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[28] 1822 90
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt_RNO[0] 1726 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[7] 1525 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[3] 1706 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[10] 1399 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[11] 1569 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv[17] 1420 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[60] 1916 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2164_1[3] 1862 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_36_1 1690 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_62668_0_a2_RNI2RHC1 1432 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_RNO_0[14] 1476 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[22] 1581 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[5] 1446 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_2[2] 1644 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_629[5] 1542 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[11] 1398 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[30] 1752 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[2] 1730 138
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST3/U0 1494 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[25] 1868 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[17] 1644 63
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_14 1548 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_156lto9_i_a2_3_0_1 1717 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_size[2] 1573 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][9] 1579 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/un1__T_2715 1375 45
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv[3] 464 3
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_count_RNO[1] 1802 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address_0_sqmuxa_1 1836 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1__RNI874L[1] 1544 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_addr[5] 1349 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[14] 1850 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[12] 1416 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[17] 1622 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2976_RNO[0] 1589 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[9] 1686 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[21] 1673 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[5] 1680 60
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_re_q2 1707 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[18] 1796 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_RNO[3] 1663 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[29] 1579 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117[2] 1736 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_3[8] 1620 75
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST3/U0 1599 36
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitsel_6_f0[0] 1720 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[15] 1854 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIUIIJ[18] 1604 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_6[29] 1860 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[19] 1801 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[13] 1846 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/value_1 1607 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_73 1909 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIJL1N[11] 1525 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[1] 1449 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_88 1776 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_12_RNO 1842 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[23] 1604 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_bits_size[0] 1524 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.awe0 1532 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_24 1533 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[4] 1428 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[4] 1382 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_debug_ld_u 1812 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[17] 1609 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[4] 1671 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_Z[29] 1533 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[29] 1554 103
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_full_indicator.fifo_write10 1789 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0[3] 1600 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[16] 1734 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[25] 1460 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/m0_0_03_2_0 1692 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[21] 1868 96
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_148 1476 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_13_RNO 1636 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[22] 1699 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[18] 1861 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[79] 1906 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[22] 1601 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIK9NN[6] 1544 81
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_d_0_sqmuxa_1_0_a2_i 1690 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_5_RNO_1 1635 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[7] 1372 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_ns[5] 1721 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863[5] 1615 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[9] 1454 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[5] 1448 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[28] 1719 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedInFlight_0_0_sqmuxa_i 1613 81
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state86_RNIQRS22 470 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[13] 1417 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_3_sqmuxa_0_a3_0_a2 1472 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_storegen_mask[1] 1580 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[31] 1546 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[22] 1728 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[7] 1522 64
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt_0_sqmuxa 1704 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[2] 1714 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[15] 1849 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][26] 1648 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_15 1469 16
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[9] 1669 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[31] 1846 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_ns[3] 1587 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3069_1.blockProbeAfterGrantCount_0[2] 1575 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[28] 1690 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_sn_m4_1 1705 135
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/CLK_DIV[1] 1717 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[2] 1707 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[5] 1734 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_12[2] 1441 57
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_parity_calc 1803 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_5_RNIIM39R[6] 1452 54
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg_empty_1_sqmuxa_i 1800 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[11] 1603 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_10_1_0[0] 1467 60
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[5] 1806 37
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[15] 1671 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[0] 1453 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_21 1686 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[5] 1718 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[28] 1664 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[20] 1695 108
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_4_ns[3] 1722 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_Z[14] 1846 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_RNO[3] 1404 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[8] 1607 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[9] 1678 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[5] 1405 48
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[3] 1525 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117[4] 1730 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[0] 1540 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[22] 1656 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[16] 1884 112
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_filtered_i_o2 1808 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/CO2 1656 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[10] 1727 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_am_1[3] 1551 108
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[1] 1636 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_am_1_RNO[3] 1555 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[16] 1390 63
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/masterAddrClockEnable 1663 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_source[0][1] 1615 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1487[1] 1647 136
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_178 1592 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[31] 1644 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[35] 1714 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4] 1575 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/un1_value_1_2 1522 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[5] 1762 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[30] 1593 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[7] 1383 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[25] 1798 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/_GEN_15_1_2_iv_0[1] 1365 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[28] 1718 135
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o_2[0] 1786 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1042_2_0_a2 1842 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[3] 1823 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[11] 1684 69
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_221 1666 27
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[3] 1610 33
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/latchAddr_i 1713 27
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_datain[1] 1728 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[25] 1848 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[15] 1886 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[22] 1780 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_52 1752 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[14] 1606 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_1[18] 1681 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7146_0_a2_1_RNIS5OO7 1408 60
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_ss3_i_0_a2 1560 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[41] 1913 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158[9] 1395 63
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_stxs_strobetx14 1704 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[27] 1669 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control_RNO[15] 1371 78
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].APB_32.INTR_reg_50_ns_1[1] 1757 24
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_53 1574 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[23] 1800 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[7] 1590 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[11] 1631 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_259 1697 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_GEN_156_0_sqmuxa_RNIBP3B 1617 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[30] 1582 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_1_RNO_0 1629 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_3 1403 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[24] 1794 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_2_RNO_1 1629 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_RNO[0] 1417 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1485 1678 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[76] 1901 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1_0_o2_RNIR56C8[23] 1429 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[0] 1387 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[2] 1470 73
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control1[6] 1718 25
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/HRDATA[5] 1730 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[13] 1656 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[13] 1620 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][13] 1600 49
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state[0] 1800 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[10] 1720 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[7] 1361 52
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_count[0] 1804 22
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].APB_32.edge_neg[1] 1772 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[18] 1893 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/un1_io_in_0_c_bits_address_0 1568 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[4] 1830 79
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].APB_32.INTR_reg_50_ns_1_1[1] 1757 27
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/rd_pointer_q_3[2] 1686 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNICJOO[19] 1652 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_out_2_a_valid 1548 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[28] 1805 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[14] 1766 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][1] 1507 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[28] 1719 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[2] 1587 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_2[17] 1643 78
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[30] 1624 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_7[0] 1612 129
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SADDRSEL[2] 1696 24
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST4/U0 1589 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNI0TIO1[21] 1647 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[45] 1736 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[57] 1792 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1985 1657 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[18] 1755 81
set_location IO_0/UART_0/UART_0/controlReg1[0] 1787 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_14_RNO 1344 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[11] 1771 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1445.ALTB[0] 1477 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI26161[2] 1686 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[25] 1790 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNITV1N[16] 1580 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_a2[31] 1553 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_control_w 1837 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[71] 1907 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[31] 1576 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_0[16] 1357 57
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/DEFSLAVEDATASEL 1699 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2[9] 1456 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[9] 1753 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1518_1[2] 1694 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIAUQ21[25] 1600 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2101 1632 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNI33NM[29] 1557 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_lm_0[4] 1506 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[22] 1836 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7146_0_a2_1_RNI5HD81 1423 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[4] 1871 81
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count7_NE_2_RNIPS0O 1660 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1387_am[0] 1476 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1047 1658 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_27_RNO 1488 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1354 1691 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNIK9B41[0] 1392 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[4] 1818 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_13_RNO_0 1634 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_replay_4 1753 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[2] 1803 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_4_RNO_1 1632 117
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_txzeros 1711 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[11] 1596 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7_i_m2_i_m3[0] 1487 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_RNO_5 1584 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][24] 1655 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[27] 1440 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[20] 1781 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_1[5] 1629 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/maybe_full 1520 82
set_location IO_0/UART_0/UART_0/uUART/make_RX/clear_parity_en_0_sqmuxa 1819 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_5[1] 1477 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[3] 1468 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_opcode[0][0] 1544 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNI3IO81[4] 1428 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/neg_out_7_iv 1633 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/m0_2_03_1_0 1933 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1322_0 1690 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[23] 1800 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[9] 1605 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[5] 1421 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[30] 1723 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[63] 1915 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_29 1416 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[67] 1923 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[22] 1652 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][3] 1544 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_valid_r 1695 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNI0LIJ[19] 1600 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[3] 1592 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[1] 1669 31
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/INVBLKY1[0] 1525 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_40 1345 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_8 1459 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[85] 1938 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[30] 1873 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142[14] 1502 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[14] 1820 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[19] 1378 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_17 1683 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[24] 1876 111
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_349 1533 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_2/_m1_e_0_0 1592 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_0_RNI8LRM6 1429 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[18] 1767 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[42] 1882 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[28] 1573 135
set_location IO_0/UART_0/UART_0/iPRDATA_Z[1] 1780 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[12] 1558 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[24] 1719 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[17] 1643 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[3] 1448 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863[8] 1609 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[6] 1387 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[21] 1428 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_234 1476 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG2_4 1608 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/value_1 1570 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING/_T_1177_0[0] 1573 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmiXbar/io_out_0_a_valid 1382 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_13e 1468 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[27] 1441 30
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/count[2] 1531 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[4] 1452 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1048_0 1825 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[29] 1463 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[22] 1395 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[12] 1639 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[0] 1692 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_244_RNO 1684 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_RNIB08I2[3] 1357 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_25 1689 123
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_1_RNI9PSD1 1758 21
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_count[3] 1720 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[103] 1904 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIQGKJ[25] 1583 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7_i_m2_i_m3[7] 1480 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[30] 1725 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_o3_0[5] 1526 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[50] 1905 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[14] 1608 142
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw[0] 1710 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142[31] 1464 24
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw[1] 1713 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[1] 1382 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[14] 1711 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1746 1763 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[29] 1579 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[11] 1649 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_32_5_0_0 1387 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1806_3 1763 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNIPN901[5] 1581 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_Z[20] 1862 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[26] 1634 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[52] 1790 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[18] 1737 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_5_RNO 1633 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[10] 1622 34
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNIJ8IE[17] 1598 141
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[15] 1670 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_r[0] 1369 42
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_shift[3] 1801 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_sn_m8_RNIUHTD5 1596 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[30] 1404 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_i_a4_0[3] 1657 102
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_midbit 1713 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[16] 1591 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[4] 1643 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[15] 1559 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[19] 1580 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO 1670 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0[42] 1727 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[12] 1565 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[9] 1709 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1[7] 1739 90
set_location IO_0/UART_0/UART_0/uUART/tx_hold_reg[3] 1778 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_address[5] 1353 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[16] 1792 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_57_1 1701 81
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG2_6 1609 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[21] 1719 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_validc_4 1661 90
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state6_RNIUTQO1 432 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[20] 1807 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[2] 1576 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[22] 1725 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[56] 1805 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[2] 1644 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_12 1686 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_3_1_0[0] 1471 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[0] 1374 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0_1_1[10] 1761 108
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un4_utdo 446 6
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_2[4] 463 3
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_64 1572 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[8] 1872 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[10] 1591 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[27] 1805 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_18 1394 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0[6] 1734 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[0] 1419 42
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[6] 1553 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[30] 1784 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[22] 1592 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][8] 1598 55
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_1_sqmuxa_3 469 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[3] 1729 138
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteens2_i_a2 1609 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/counter_q[0] 1752 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[13] 1839 90
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state[2] 1739 10
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count_16_0_iv[3] 467 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[31] 1652 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1475[0] 1577 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2052[0] 1548 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_0_RNO 1584 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[12] 1345 46
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_235 1596 45
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clock_rx_q3 1711 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[97] 1898 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_205 1524 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[8] 1576 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a3[119] 1886 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_6 1562 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[6] 1761 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[10] 1604 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_sel_imm[0] 1694 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/req_tag[0] 1646 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[8] 1680 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[57] 1877 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/maybe_full_fast 1617 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[9] 1865 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_65_0_I_4 1766 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0[4] 1695 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_RNO[6] 1407 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[5] 1415 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7082_0_a2_1_a2_0_RNI670Q6 1378 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[23] 1372 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[3] 1522 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[30] 1581 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[5] 1586 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_mem_cmd[0] 1658 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1408 1696 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[27] 1856 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[27] 1560 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[20] 1916 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[1] 1371 58
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHTRANS_RNIV6UBA 1524 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[2] 1687 114
set_location IO_0/UART_0/UART_0/p_CtrlReg2Seq.controlReg24 1764 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_sn_m8_RNIU8T12 1589 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[29] 1734 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[16] 1679 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[2] 1399 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[21] 1781 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1624_10 1593 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][10] 1600 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[0] 1566 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_210 1500 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[22] 1651 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[2] 1401 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][9] 1648 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/_T_27_0 1536 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825[0] 1584 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[31] 1800 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][24] 1492 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[109] 1925 87
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].APB_32.INTR_reg_50_ns[1] 1771 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[19] 1402 54
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_full_indicator.fifo_write_9 1794 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[21] 1765 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_Z[0] 1489 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[17] 1650 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/un1__GEN_188_2_sqmuxa 1525 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[5] 1359 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_10[2] 1867 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7098_0_a2_1_a2_0_RNI15VP7 1402 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNIFCKM[10] 1573 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[31] 1550 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_5_RNIJFD32[6] 1488 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_RNO[0] 1368 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[3] 1728 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_29_0_a2_RNIQ88PD 1417 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/exception 1758 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNI1MUT[10] 1590 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_ns_1[4] 1684 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[31] 1577 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/stickyBusyReg_2 1387 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_13 1670 102
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[7] 1792 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[1] 1631 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[48] 1946 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_a_ready 1537 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_228_RNIGP237[1] 1525 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_2[5] 1622 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[27] 1639 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_data[26] 1620 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNII8KJ[21] 1617 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address_Z[5] 1548 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279[0] 1535 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91_RNIFMAV2 1620 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[24] 1577 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[11] 1459 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_618[0] 1536 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[25] 1665 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1406_30_sqmuxa_1_a5 1512 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_26 1955 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_mem_0_c_valid 1524 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0__RNIRI4D[8] 1569 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_msrxp_strobe 1693 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_coh_state[1] 1561 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[2] 1451 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[4] 1400 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[4] 1416 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_ex_hazard 1693 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[11] 1719 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_58 1693 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114_0[43] 1626 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[25] 1416 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2865_1_7 1610 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1290 1615 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIO77GB[27] 1621 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[26] 1656 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[6] 1651 73
set_location IO_0/UART_0/UART_0/uUART/make_TX/tx_byte[0] 1788 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[11] 1415 72
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_ns[6] 1738 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_ns[4] 1756 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_451_i 1335 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNIF4VT[17] 1619 63
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_52 1585 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/maybe_full_RNO 1536 75
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] 1776 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[61] 1911 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[10] 1728 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[4] 1443 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_244_RNO 1544 117
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/ram256x8_g5/INV_0 1804 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1026_1 1836 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[27] 1552 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[4] 1543 109
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/wr_pointer_q_3[3] 1735 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[29] 1367 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_30 1388 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_1314_0 1360 45
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv[1] 1692 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[9] 1652 126
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata_RNIF4IE[13] 1597 138
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG2_7 1608 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[4] 1753 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[21] 1655 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[17] 1818 90
set_location IO_0/UART_0/UART_0/uUART/fifo_write_rx_1_RNI0N2N 1810 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[9] 1729 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[26] 1675 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1242_1 1827 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/value_RNO[0] 1521 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_3[1] 1479 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_7_RNO_0 1633 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[11] 1606 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[78] 1907 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109[6] 1503 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[30] 1371 31
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_i_RNO_0[2] 468 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[15] 1813 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_a2_2[31] 1558 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[27] 1851 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1050_i 1824 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_12e_RNO 1464 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_713 1512 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_574_1 1542 105
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_259 1402 18
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST4/U0 1602 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIDP2C1[5] 1587 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[15] 1613 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[27] 1538 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/value[6] 1519 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIU3383[6] 1619 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_r_RNO[1] 1356 45
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6[3] 1716 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[3] 1476 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[0] 1408 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[70] 1910 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[25] 1717 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][17] 1652 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316[3] 1535 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_control_tmatch[0] 1817 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[12] 1786 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[43] 1875 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[22] 1681 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[27] 1440 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_51 1812 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[111] 1926 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[1] 1445 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5_am[1] 1528 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[8] 1730 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_cmd[0] 1611 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_270 1515 84
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[15] 1565 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[26] 1765 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[16] 1785 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0__RNI9PEK[6] 1591 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3044_2_1 1702 60
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_RNO[1] 1665 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1627_4 1582 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_30[0] 1650 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNISA7H1[7] 1624 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640[2] 1526 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[11] 1581 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[28] 1682 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_11 1412 16
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[15] 1647 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[11] 1779 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_88_1_5 1504 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[10] 1731 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[20] 1656 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_1[14] 1462 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/replay_wb_common_a1_1_1 1631 87
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA[0] 1704 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/xing/_T_63_0[0] 1464 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[1] 1578 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5[4] 1612 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248_6_0[9] 1489 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2878[1] 1614 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[1] 1433 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_sn_m1 1702 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[22] 1775 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits 1680 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_810_i 1376 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1967_RNITJDT2[0] 1514 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1487[7] 1650 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_18_3[4] 1485 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_24 1752 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_466_i 1344 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0__RNITK4D[9] 1563 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_269 1549 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[31] 1678 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951[3] 1551 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[7] 1411 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[17] 1817 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address_Z[14] 1543 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0_1_1[4] 1694 141
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA[5] 1730 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_17 1350 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[9] 1416 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/io_deq_bits_size[1] 1572 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[7] 1368 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[20] 1356 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[2] 1688 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[3] 1451 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_33 1382 31
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_218 1560 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_branch 1686 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[10] 1708 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[14] 1347 49
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[11] 1551 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[29] 1495 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_a0_0[7] 1464 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[8] 1578 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_size_Z[1] 1532 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_nss_i_i_1_3[0] 1654 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[59] 1799 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[29] 1445 51
set_location IO_0/UART_0/UART_0/NxtPrdata_5[6] 1784 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_0[1] 1562 129
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[8] 1689 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[29] 1668 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_source_Z[1] 1539 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[25] 1399 22
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count[4] 460 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[94] 1902 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[26] 1648 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[18] 1802 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[6] 1464 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[3] 1491 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[24] 1585 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_ns[9] 1735 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[7] 1362 37
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[16] 1650 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mip_msip 1825 85
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[4] 1537 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[9] 1400 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am[5] 1716 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_4 1418 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_1[10] 1428 75
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_2 1680 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_2_d_valid_0 1513 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[27] 1389 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_ns[5] 1584 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_mem_0_a_valid 1577 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_144_0 1500 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_write_RNIVIUP6 1524 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[6] 1344 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Queue_3/ram_opcode[0][0] 1512 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[23] 1638 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[20] 1779 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][5] 1510 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[23] 1567 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[29] 1642 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][10] 1597 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[5] 1520 61
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_shift[4] 1811 31
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HWDATA[1] 1698 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_8e_RNO 1456 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[20] 1428 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[53] 1929 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_a5[6] 1538 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_o3_0_a2_0_0_o2_RNIUTLD6[2] 1406 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[4] 1760 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_0[4] 1633 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[0] 1685 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[23] 1733 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951_5_ns[2] 1557 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a3[95] 1884 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/req_tag[1] 1644 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/value[2] 1515 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2289_0_RNIJCI72 1701 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2232_0 1689 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[5] 1757 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a2_5 1695 84
set_location IO_0/UART_0/UART_0/uUART/make_RX/clear_parity_en_1_sqmuxa_i_0 1819 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[6] 1845 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/N_828_i 1388 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[21] 1698 90
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/count_RNIAOLD[4] 1533 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[20] 1618 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_28 1680 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_2[10] 1632 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[15] 1347 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[22] 1856 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[3] 1761 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[7] 1674 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_0_i_0_a2_0 1464 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_2/reg_0/q 1384 28
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_bit_cnt[3] 1823 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[3] 1404 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0[5] 1555 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_678_2661_0 1526 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[14] 1724 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_330_1_3 1514 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_nextd4_NE_1 1718 15
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_byte_Z[6] 1819 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[12] 1561 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_405[0] 1537 19
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[6] 1702 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_4[7] 1860 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_2_d_ready_d 1514 36
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o_2_1_1[0] 1782 24
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_sn_m1 1717 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[26] 1675 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[19] 1706 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[24] 1795 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[13] 1764 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2118 1680 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_471_6[2] 1553 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[4] 1398 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/un1_s2_uncached_1_i_0_0_RNI4E25 1548 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_lm_0[2] 1880 99
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/utdo_2 458 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o3_RNID5ON6_0[28] 1404 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[18] 1660 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[15] 1692 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[7] 1813 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_10e_RNO_0 1486 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[12] 1570 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[4] 1707 114
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[22] 1684 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[45] 1575 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_34_0 1682 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_cause[3] 1772 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_201 1706 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_o3_0_0_o2[2] 1487 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_RNI18243[10] 1713 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1487[6] 1648 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][17] 1635 70
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[8] 1529 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[27] 1604 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_228[0] 1541 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_RNIK98I2[6] 1356 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[8] 1392 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[30] 1704 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[3] 1638 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/_GEN_21 1509 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[6] 1771 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[23] 1563 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_722_1_3_RNIBT2I1 1545 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_16_RNO 1411 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_RNO[1] 1497 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_6[8] 1820 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[11] 1680 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7_i_m2[4] 1468 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[5] 1752 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[39] 1930 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[11] 1452 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIJJ3K[2] 1507 60
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[2] 1678 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[9] 1732 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_2[30] 1452 42
set_location IO_0/UART_0/UART_0/uUART/make_RX/rcv_cnt.receive_count_3_i_a2_0[3] 1801 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[24] 1681 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[13] 1614 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_xcpt_ae_inst_4 1758 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[1] 1423 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[5] 1447 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_RNO[28] 1793 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[24] 1704 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0_4[3] 1478 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[126] 1926 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[7] 1636 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_2 1620 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[18] 1620 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/haltedBitRegs_0 1360 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/un1_value_1_2 1570 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushed_RNO 1580 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[2] 1761 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/io_dataChainOut_update_0_a2 1357 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1475[1] 1580 118
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[27] 1550 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[65] 1925 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_12 1510 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[6] 1389 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[19] 1951 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[23] 1653 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[1] 1516 64
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_RNO_0[1] 1660 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[54] 1900 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[17] 1494 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[19] 1416 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[18] 1397 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[28] 1738 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[6] 1642 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[7] 1378 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0_4_am[2] 1488 18
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[3] 1789 16
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_write 1661 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[1] 1929 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1772 1729 96
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[14] 1541 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[22] 1704 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_Z[30] 1548 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[24] 1588 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[0] 1723 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[15] 1356 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un2__T_2106 1656 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_size[2] 1547 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNICOSB1[0] 1564 117
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST2/U0 1611 15
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[19] 1647 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[14] 1681 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[14] 1713 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[7] 1449 63
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_first_RNO 1726 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/N_2653_i 1372 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_84 1932 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/maybe_full_RNO 1526 90
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/utdo 458 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1_0[34] 1879 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1464 1677 129
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_139 1548 36
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_count[6] 1723 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[29] 1807 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037[1] 1700 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[17] 1944 96
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[17] 1704 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_3 1500 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[4] 1564 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[21] 1644 79
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[4] 1788 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[51] 1876 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[4] 1432 79
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREGATEDHADDR[28] 1684 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[2] 1728 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_24_RNO_0 1490 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_data[14] 1648 54
set_location IO_0/UART_0/UART_0/uUART/make_RX/un1_samples7_1_0 1793 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_4 1584 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_sn_m8_RNILJ102 1586 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/ram_param[0][1] 1514 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[3] 1395 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[17] 1364 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/_T_105_a1 1380 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[8] 1555 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5[5] 1615 69
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[7] 1526 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[31] 1803 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825[2] 1593 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[5] 1386 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_mask[0][0] 1576 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[12] 1464 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[24] 1681 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0][0] 1584 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[7] 1840 90
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST4/U0 1488 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1631 1714 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7_i_m2_i_m3[6] 1436 72
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_3_RNO[1] 445 6
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control2[5] 1705 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[1] 1716 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_address[6] 1375 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_first_RNO_0 1538 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[8] 1761 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[20] 1555 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_RNO[7] 1412 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[17] 1640 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[22] 1647 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_RNO_1 1591 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[4] 1539 58
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[10] 1552 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[6] 1668 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[24] 1889 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[29] 1677 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source[0][0] 1511 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_71 1908 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_1 1368 36
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SDATASELInt[6] 1703 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][11] 1526 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v_0[2] 1620 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[9] 1832 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[0] 1419 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[24] 1539 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_3_v[4] 1817 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[59] 1574 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[0] 1874 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/g0_22 1591 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[28] 1697 105
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/INVBLKX0[0] 1536 24
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA[2] 1734 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_10[1] 1476 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[6] 1530 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_i_o3[3] 1543 96
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_114 1476 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[24] 1793 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_1_1[1] 1675 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[19] 1638 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[7] 1627 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[2] 1551 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1428[0] 1626 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_14_sqmuxa_0_a3_0_a2 1454 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[1] 1386 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/un2__T_13_1 1366 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[19] 1890 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_1_sqmuxa_i 1873 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[12] 1504 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[13] 1505 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_fence_next 1709 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_24_RNIHEOB 1501 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[4] 1384 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[5] 1471 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_36_3 1712 87
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_count[0] 1717 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0]_Z[25] 1604 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[27] 1881 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[12] 1733 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_39 1680 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2_i_m3[6] 1493 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_87_i 1554 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_speculative 1753 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[4] 1575 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_228[1] 1694 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/q_RNO_0 1386 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[7] 1636 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[4] 1446 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][14] 1612 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_1_RNIAGTHO[20] 1453 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[20] 1630 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2209_2 1697 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_m1_96 1776 123
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST1/U0 1595 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[20] 1784 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[10] 1710 97
set_location CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160_INT 1153 162
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_13_RNO_1 1632 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2083_1_RNIOQ9I3 1512 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_RNO[0] 1882 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[17] 1876 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[30] 1572 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNILB6L[21] 1488 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[38] 1618 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_1[29] 1440 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/un1_COMMANDRdData_cmdtype_1_sqmuxa_0 1377 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_tlb_resp_ae_inst 1763 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[1] 1715 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/un1__T_1641_0_1 1584 69
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un1_state86_2 444 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_22[0] 1644 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[9] 1573 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[9] 1686 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIOQP61[2] 1623 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_266_6[3] 1525 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_RNO[2] 1404 48
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_clock5 1790 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[3] 1447 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_2[4] 1469 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[24] 1535 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[3] 1349 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1_0[23] 1704 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_1_RNO_5 1624 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_coh_state_0 1560 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_RNO[2] 1490 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560[62] 1585 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI9VH45[19] 1620 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[28] 1735 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1546[5] 1569 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[7] 1668 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[54] 1584 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[12] 1703 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[10] 1437 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_RNO_8 1586 102
set_location MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[14] 1598 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[15] 1640 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[19] 1639 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_35_5_0_0 1350 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0_RNIBP18T[28] 1499 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[11] 1416 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNICIRM[26] 1566 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[27] 1715 67
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a13_7_1 1712 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_340_1.CO1 1525 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7098_0_a2_1_a2_0_RNI26VP7 1415 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_160_RNIBPV21[3] 1685 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_1_0[4] 1690 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCON/tx_fifo_write_sig16 1729 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[30] 1636 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushCounter[2] 1598 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[7] 1484 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_RNO[4] 1494 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_12[0] 1620 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[28] 1680 132
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/iPSELS_0_a2[0] 1716 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117[9] 1735 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[6] 1698 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[26] 1733 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[35] 1539 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[11] 1753 121
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[5] 1565 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[8] 1771 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[3] 1686 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[0] 1587 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_34 1587 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q_RNO 1402 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2230_0 1678 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[10] 1534 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch_102_0 1868 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_23 1408 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][0] 1532 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_9_tz[6] 1466 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_855_1 1568 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[1] 1504 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1_0[37] 1889 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[8] 1608 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_187 1813 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_3_1 1416 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_valid 1701 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[2] 1349 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[6] 1575 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[6] 1942 84
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_294 1484 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117_RNO[3] 1728 78
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state_ns_1_0_.m8 1805 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[11] 1598 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI5VL45[21] 1644 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_2_RNIU5RC2 1681 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/q_RNO 1387 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_a2_0_1[5] 1611 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_4_5_0_871_i_m3 1346 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[7] 1690 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[3] 1585 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/un1_value_4 1524 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1902 1660 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_3_data_arrays_0_3_0_0_RNO 1591 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[12] 1571 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_sel_imm[1] 1689 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[9] 1761 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_2 1520 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_738_21 1707 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[6] 1844 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_RNO[7] 1448 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[4] 1381 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[8] 1676 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am[2] 1685 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[21] 1559 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/goReg_0_i_0_a3 1452 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_1427_d 1634 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/ram_param[0][1] 1515 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_2[26] 1452 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[95] 1884 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[27] 1720 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_18e 1481 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/N_317_i 1536 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[7] 1573 85
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[0] 1711 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[1] 1456 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[20] 1617 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[21] 1764 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[5] 1589 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_17e_1 1455 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[70] 1574 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_479_1 1559 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.awe1 1554 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5581_1 1356 42
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.edge_pos_RNO[0] 1769 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[14] 1529 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[28] 1824 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_3_1[16] 1358 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[29] 1556 145
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_21 1596 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[10] 1655 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[47] 1783 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[31] 1402 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_7e_1 1497 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[15] 1655 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_557 1536 72
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[12] 1526 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_Z[5] 1645 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_cmd[2] 1586 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[10] 1404 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1429[1] 1476 15
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0 1668 14
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/ram256x8_g5/RAM_R0C0 1788 41
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C5 1524 122
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0 1668 68
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C17 1524 149
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C27 1560 149
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0 1560 41
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C10 1380 122
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0 1752 41
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C20 1752 179
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0 1596 14
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0 1560 68
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C12 1704 149
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0 1524 41
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C6 1668 179
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C22 1704 179
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_2_data_arrays_0_2_0_0 1668 122
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/RAM64x12_PHYS_0 1728 32
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C34 1524 179
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0 1380 68
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0 1416 14
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0 1344 41
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189_1__T_1189_1_0_1/RAM64x12_PHYS_0 1764 113
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C16 1596 149
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C4 1632 149
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C26 1596 179
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0 1380 41
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0 1416 68
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C35 1488 149
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0 1416 41
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/WideMult_0_0/MACC_PHYS_INST 1752 131
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0 1452 68
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_0 1560 95
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0 1524 68
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C7 1632 179
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0 1668 41
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189_1__T_1189_1_0_0/RAM64x12_PHYS_0 1728 113
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_3_data_arrays_0_3_0_0 1632 122
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_1_data_arrays_0_1_0_0 1596 122
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 1416 95
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0_data_arrays_0_0_0_3 1788 95
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189_1__T_1189_1_0_2/RAM64x12_PHYS_0 1716 113
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0 1452 41
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0 1452 14
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C33 1452 149
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C3 1524 95
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0 1488 41
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 1560 14
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0 1596 41
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0_data_arrays_0_0_0_0 1560 122
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C31 1488 179
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C14 1788 122
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0 1704 14
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C24 1752 149
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/ram256x8_g5/RAM_R0C0 1788 14
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0_data_arrays_0_0_0_1 1704 95
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189__T_1189_0_2/RAM64x12_PHYS_0 1776 113
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C15 1668 149
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C25 1788 179
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0 1704 41
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0_data_arrays_0_0_0_2 1632 95
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0 1488 14
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0_data_arrays_0_0_0_0 1668 95
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C37 1452 179
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189__T_1189_0_1/RAM64x12_PHYS_0 1752 113
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0 1524 14
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/RAM64x12_PHYS_0 1692 32
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C30 1416 179
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0 1632 14
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0 1632 68
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C32 1416 149
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0 1596 68
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189__T_1189_0_0/RAM64x12_PHYS_0 1704 113
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C36 1416 122
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C13 1380 149
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0 1380 14
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1 1452 122
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C23 1560 179
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C2 1452 95
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C11 1488 122
set_location MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C21 1788 149
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0 1488 68
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0 1308 41
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0 1632 41
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/tag_array_0_tag_array_0_0_0 1824 95
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/m76_0_03_ns_1_0_wmux 1896 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[12] 1560 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_0_wmux[0] 1464 60
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter_cry_cy[0] 1812 33
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[6] 1752 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m28_0_0_ns_1_0_wmux 1658 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0_1_0_wmux[7] 1692 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[22] 1524 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1863_cry_1 1755 105
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer_cry_cy[0] 1800 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_0_wmux[16] 1368 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_104_cry_0 1776 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m28_0_ns_1_0_wmux 1662 78
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[0] 1815 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[17] 1554 60
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[2] 1719 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[6] 1512 51
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[0] 1707 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[11] 1524 69
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_wmux 1692 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_24_cry_0 1605 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_35_cry_0 1609 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_218_1_s_1_2081 1784 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[7] 1500 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_s_2078 1868 99
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer_s_2071 1776 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_cry[0] 1488 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/un1__T_82_cry_0 1515 63
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter_s_2072 1764 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_119_cry_0 1731 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_69_7_1_1_wmux 1509 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[0] 1515 51
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_d_cry_0_0 1680 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_s_2076 1847 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[27] 1539 51
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux 1776 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[21] 1527 51
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_0_wmux[0] 1776 27
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[6] 1719 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3318_cry_0 1524 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[4] 1500 63
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[2] 1812 24
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[7] 1716 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[30] 1548 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_252_0_I_1 1791 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m24_0_03_ns_1_0_wmux 1656 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[5] 1533 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/_T_111_s_1_2082 1512 69
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[4] 1758 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_98_0_cry_0 1763 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[2] 1503 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_1_1_wmux[10] 1392 72
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_0_wmux[1] 1779 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_131_0_I_1 1791 96
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[5] 1704 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[13] 1512 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1289_0_I_1 1601 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m8_0_03_ns_1_0_wmux 1668 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_71_s_1_2079 1512 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_159_cry_0 1806 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_239_0_I_1 1822 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[8] 1530 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_69_22_1_2_wmux 1506 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_0_wmux[17] 1356 60
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer_s_2070 1800 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_433_0_I_1 1604 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[23] 1548 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5_0_cry_0 1600 72
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[5] 1755 27
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer_s_2073 1788 36
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr8_1_RNIEN6L1 1788 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_cry[0] 1488 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_s_0_2080 1644 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[19] 1536 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m24_0_0_ns_1_0_wmux 1660 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_valid_masked_0_a2_RNIUDIC 1598 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m4_0_03_ns_1_0_wmux 1678 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_65_0_I_1 1779 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[1] 1506 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[18] 1551 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_69_31_1_0_wmux 1500 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[16] 1557 60
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_0_wmux[3] 1776 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m24_0_ns_1_0_wmux 1664 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[3] 1503 54
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_0_wmux[4] 1788 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136_RNIDUII1[0] 1500 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_309_cry_0 1488 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[29] 1551 51
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[1] 1758 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[31] 1566 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_225_cry_0 1773 87
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[3] 1755 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[28] 1554 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_1_1_wmux[12] 1381 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[10] 1527 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_69_22_1_1_wmux 1503 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[14] 1527 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/m124_0_03_ns_1_0_wmux 1920 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[15] 1524 60
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[7] 1752 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[26] 1563 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1400_1_RNIBAKH 1551 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushCounter_s_2075 1596 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/count_s_2074 1644 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_1_1_wmux[9] 1383 72
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[4] 1716 27
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/counter_d_cry_0_0 1752 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3039_cry_0 1688 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[20] 1545 60
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_nextd4_NE_RNIJF191 1716 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[24] 1542 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_103_0_cry_0 1735 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_123_0_cry_0 1755 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[25] 1542 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_s_2077 1884 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_186_0_I_1 1793 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_1_1_wmux[8] 1356 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_38_cry_0 1769 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0 1619 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[9] 1530 60
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB0 1748 179
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB1 1742 149
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB10 1748 41
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB11 1742 14
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB12 1748 14
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB2 1748 149
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB3 1742 122
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB4 1748 122
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB5 1742 95
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB6 1748 95
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB7 1742 68
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB8 1748 68
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB9 1742 41
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/tck_clkint/U0_RGB1_RGB0 1741 14
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_wmux_CC_0 1692 11
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_nextd4_NE_RNIJF191_CC_0 1716 20
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[0]_CC_0 1707 26
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[2]_CC_0 1719 29
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[4]_CC_0 1716 29
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[5]_CC_0 1704 26
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[6]_CC_0 1719 26
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[7]_CC_0 1716 26
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/counter_d_cry_0_0_CC_0 1752 20
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_d_cry_0_0_CC_0 1680 20
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[0]_CC_0 1815 26
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[1]_CC_0 1758 26
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[2]_CC_0 1812 26
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[3]_CC_0 1755 26
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[4]_CC_0 1758 29
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[5]_CC_0 1755 29
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[6]_CC_0 1752 29
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[7]_CC_0 1752 26
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_0_wmux[0]_CC_0 1776 29
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_0_wmux[1]_CC_0 1779 35
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_0_wmux[3]_CC_0 1776 35
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_0_wmux[4]_CC_0 1788 35
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter_s_2072_CC_0 1764 17
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer_s_2070_CC_0 1800 17
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer_s_2071_CC_0 1776 17
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter_cry_cy[0]_CC_0 1812 35
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer_cry_cy[0]_CC_0 1800 38
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer_s_2073_CC_0 1788 38
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr8_1_RNIEN6L1_CC_0 1788 29
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr8_1_RNIEN6L1_CC_1 1800 29
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux_CC_0 1776 20
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[0]_CC_0 1515 53
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[10]_CC_0 1527 71
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[11]_CC_0 1524 71
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[12]_CC_0 1560 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[13]_CC_0 1512 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[14]_CC_0 1527 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[15]_CC_0 1524 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[16]_CC_0 1557 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[17]_CC_0 1554 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[18]_CC_0 1551 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[19]_CC_0 1536 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[1]_CC_0 1506 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[20]_CC_0 1545 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[21]_CC_0 1527 53
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[22]_CC_0 1524 53
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[23]_CC_0 1548 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[24]_CC_0 1542 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[25]_CC_0 1542 53
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[26]_CC_0 1563 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[27]_CC_0 1539 53
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[28]_CC_0 1554 53
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[29]_CC_0 1551 53
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[2]_CC_0 1503 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[30]_CC_0 1548 53
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[31]_CC_0 1566 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[3]_CC_0 1503 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[4]_CC_0 1500 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[5]_CC_0 1533 71
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[6]_CC_0 1512 53
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[7]_CC_0 1500 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[8]_CC_0 1530 71
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[9]_CC_0 1530 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/un1__T_82_cry_0_CC_0 1515 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/un1__T_82_cry_0_CC_1 1524 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/un1__T_82_cry_0_CC_2 1536 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/un1__T_82_cry_0_CC_3 1548 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/un1__T_82_cry_0_CC_4 1560 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/un1__T_82_cry_0_CC_5 1572 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_71_s_1_2079_CC_0 1512 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_71_s_1_2079_CC_1 1524 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_71_s_1_2079_CC_2 1536 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_71_s_1_2079_CC_3 1548 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_71_s_1_2079_CC_4 1560 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_71_s_1_2079_CC_5 1572 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_1_1_wmux[10]_CC_0 1392 74
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_1_1_wmux[12]_CC_0 1381 74
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_1_1_wmux[8]_CC_0 1356 71
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_1_1_wmux[9]_CC_0 1383 74
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_0_wmux[0]_CC_0 1464 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_0_wmux[16]_CC_0 1368 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_0_wmux[17]_CC_0 1356 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_cry[0]_CC_0 1488 101
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136_RNIDUII1[0]_CC_0 1500 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_309_cry_0_CC_0 1488 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_cry[0]_CC_0 1488 83
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_CC_0 1619 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_CC_1 1620 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_CC_2 1632 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_CC_3 1644 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_69_22_1_1_wmux_CC_0 1503 26
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_69_22_1_2_wmux_CC_0 1506 26
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_69_31_1_0_wmux_CC_0 1500 26
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_69_7_1_1_wmux_CC_0 1509 26
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5_0_cry_0_CC_0 1600 74
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5_0_cry_0_CC_1 1608 74
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_s_0_2080_CC_0 1644 110
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_s_0_2080_CC_1 1656 110
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_s_0_2080_CC_2 1668 110
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_104_cry_0_CC_0 1776 80
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_104_cry_0_CC_1 1788 80
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_104_cry_0_CC_2 1800 80
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_159_cry_0_CC_0 1806 110
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_159_cry_0_CC_1 1812 110
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_159_cry_0_CC_2 1824 110
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_159_cry_0_CC_3 1836 110
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_225_cry_0_CC_0 1773 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_225_cry_0_CC_1 1776 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_225_cry_0_CC_2 1788 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_225_cry_0_CC_3 1800 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_38_cry_0_CC_0 1769 110
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_38_cry_0_CC_1 1776 110
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_38_cry_0_CC_2 1788 110
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_38_cry_0_CC_3 1800 110
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_131_0_I_1_CC_0 1791 98
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_131_0_I_1_CC_1 1800 98
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_186_0_I_1_CC_0 1793 107
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_186_0_I_1_CC_1 1800 107
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_252_0_I_1_CC_0 1791 92
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_252_0_I_1_CC_1 1800 92
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_65_0_I_1_CC_0 1779 116
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_65_0_I_1_CC_1 1788 116
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_s_2076_CC_0 1847 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_s_2076_CC_1 1848 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_s_2076_CC_2 1860 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_s_2076_CC_3 1872 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_s_2076_CC_4 1884 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_s_2076_CC_5 1896 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_s_2078_CC_0 1868 101
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_s_2078_CC_1 1872 101
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_s_2077_CC_0 1884 107
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_s_2077_CC_1 1896 107
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_s_2077_CC_2 1908 107
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_s_2077_CC_3 1920 107
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_s_2077_CC_4 1932 107
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/count_s_2074_CC_0 1644 101
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_103_0_cry_0_CC_0 1735 137
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_103_0_cry_0_CC_1 1752 137
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_103_0_cry_0_CC_2 1764 137
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_103_0_cry_0_CC_3 1776 137
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_123_0_cry_0_CC_0 1755 134
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_123_0_cry_0_CC_1 1764 134
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_123_0_cry_0_CC_2 1776 134
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_123_0_cry_0_CC_3 1788 134
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_123_0_cry_0_CC_4 1800 134
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_98_0_cry_0_CC_0 1763 128
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_98_0_cry_0_CC_1 1764 128
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_98_0_cry_0_CC_2 1776 128
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_98_0_cry_0_CC_3 1788 128
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m24_0_03_ns_1_0_wmux_CC_0 1656 80
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m24_0_0_ns_1_0_wmux_CC_0 1660 80
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m24_0_ns_1_0_wmux_CC_0 1664 80
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m28_0_0_ns_1_0_wmux_CC_0 1658 80
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m28_0_ns_1_0_wmux_CC_0 1662 80
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m4_0_03_ns_1_0_wmux_CC_0 1678 83
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m8_0_03_ns_1_0_wmux_CC_0 1668 80
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1863_cry_1_CC_0 1755 107
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1863_cry_1_CC_1 1764 107
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1863_cry_1_CC_2 1776 107
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushCounter_s_2075_CC_0 1596 98
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_24_cry_0_CC_0 1605 134
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_24_cry_0_CC_1 1608 134
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_24_cry_0_CC_2 1620 134
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_24_cry_0_CC_3 1632 134
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0_1_0_wmux[7]_CC_0 1692 143
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_35_cry_0_CC_0 1609 137
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_35_cry_0_CC_1 1620 137
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_35_cry_0_CC_2 1632 137
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_valid_masked_0_a2_RNIUDIC_CC_0 1598 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1289_0_I_1_CC_0 1601 101
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1289_0_I_1_CC_1 1608 101
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3039_cry_0_CC_0 1688 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3039_cry_0_CC_1 1692 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3318_cry_0_CC_0 1524 83
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_433_0_I_1_CC_0 1604 98
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_433_0_I_1_CC_1 1608 98
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/m124_0_03_ns_1_0_wmux_CC_0 1920 98
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/m76_0_03_ns_1_0_wmux_CC_0 1896 92
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_119_cry_0_CC_0 1731 83
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_119_cry_0_CC_1 1752 83
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_239_0_I_1_CC_0 1822 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_239_0_I_1_CC_1 1824 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_218_1_s_1_2081_CC_0 1784 83
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_218_1_s_1_2081_CC_1 1788 83
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_218_1_s_1_2081_CC_2 1800 83
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_218_1_s_1_2081_CC_3 1812 83
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1400_1_RNIBAKH_CC_0 1551 80
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1400_1_RNIBAKH_CC_1 1560 80
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/_T_111_s_1_2082_CC_0 1512 71
