;redcode
;assert 1
	SPL 0, <802
	CMP -209, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	DJN <-620, #-102
	DJN 11, @-809
	ADD #121, 106
	SUB @-122, -100
	MOV 11, <320
	ADD <211, 60
	ADD <211, 60
	SLT 12, @10
	SPL 121, #-6
	SPL 0, <802
	ADD 30, 9
	ADD 30, 9
	SUB 101, @121
	CMP -209, <-120
	SUB 101, @121
	SUB @-127, 100
	SUB @-122, -100
	MOV -1, <-12
	MOV -1, <-12
	SUB 22, @203
	SUB @-122, -100
	JMP @12, #120
	ADD #121, 106
	SUB @-122, -100
	SPL 0, <802
	DJN 12, @0
	SUB <121, 106
	SUB @-122, -100
	JMN -7, @-20
	SUB <3, 0
	JMN -7, @-20
	MOV -7, <-20
	SUB -207, <-120
	SUB -207, <-120
	SUB 12, <10
	MOV 0, 802
	SUB 12, <10
	MOV -7, <-20
	MOV -1, <-30
	ADD -110, <559
	CMP -209, <-120
	MOV -7, <-20
	MOV -1, <-30
	SPL 0, <802
	CMP -209, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	DJN <-620, #-102
	DJN 11, @-809
	ADD #121, 106
	SUB @-122, -100
	MOV 11, <320
	ADD <211, 60
