# 
# Synthesis run script generated by Vivado
# 

create_project -in_memory
set_property part xc7k325tffg900-2 [current_project]
set_param project.compositeFile.enableAutoGeneration 0
read_verilog {
  /opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/SyncResetA.v
  /opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/SyncFIFO.v
  /opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/SyncBit.v
  /opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/SizedFIFO.v
  /opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/ResetInverter.v
  /opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/FIFO2.v
  /home/shep/projects/hotline/rtl/mkCRC32.v
  /opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/TriState.v
  /opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/MakeResetA.v
  /opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/Counter.v
  /opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/BRAM1Load.v
  /home/shep/projects/hotline/rtl/mkLCDController.v
  /home/shep/projects/hotline/rtl/mkL2Proc.v
  /home/shep/projects/hotline/rtl/mkHCrtCompleter2Axi.v
  /home/shep/projects/hotline/rtl/mkGMAC.v
  /home/shep/projects/hotline/rtl/mkA4LS.v
  /home/shep/projects/hotline/rtl/mkFTop_kc705.v
  /home/shep/projects/hotline/rtl/fpgaTop.v
}
read_xdc /home/shep/projects/hotline/constrs/fpgaTop.xdc
set_property used_in_implementation false [get_files /home/shep/projects/hotline/constrs/fpgaTop.xdc]

set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /home/shep/projects/hotline/vivado/hkp1/hkp1.data/wt [current_project]
set_property parent.project_dir /home/shep/projects/hotline/vivado/hkp1 [current_project]
synth_design -top fpgaTop -part xc7k325tffg900-2
write_checkpoint fpgaTop.dcp
report_utilization -file fpgaTop_utilization_synth.rpt -pb fpgaTop_utilization_synth.pb
