/*
   Copyright (c) 2015 Broadcom
   All Rights Reserved

    <:label-BRCM:2015:DUAL/GPL:standard
    
    This program is free software; you can redistribute it and/or modify
    it under the terms of the GNU General Public License, version 2, as published by
    the Free Software Foundation (the "GPL").
    
    This program is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.
    
    
    A copy of the GPL is available at http://www.broadcom.com/licenses/GPLv2.php, or by
    writing to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
    Boston, MA 02111-1307, USA.
    
:>
*/


#ifndef _XRDP_DSPTCHR_AG_H_
#define _XRDP_DSPTCHR_AG_H_

#include "ru_types.h"

#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_EN_FIELD_MASK 0x00000001
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_EN_FIELD_WIDTH 1
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_EN_FIELD;
#endif
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_AUTO_INIT_EN_FIELD_MASK 0x00000010
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_AUTO_INIT_EN_FIELD_WIDTH 1
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_AUTO_INIT_EN_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_AUTO_INIT_EN_FIELD;
#endif
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_AUTO_INIT_SIZE_FIELD_MASK 0x00000060
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_AUTO_INIT_SIZE_FIELD_WIDTH 2
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_AUTO_INIT_SIZE_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_AUTO_INIT_SIZE_FIELD;
#endif
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_RDY_FIELD_MASK 0x00000100
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_RDY_FIELD_WIDTH 1
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_RDY_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_RDY_FIELD;
#endif
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_REORDR_PAR_MOD_FIELD_MASK 0x00010000
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_REORDR_PAR_MOD_FIELD_WIDTH 1
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_REORDR_PAR_MOD_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_REORDR_PAR_MOD_FIELD;
#endif
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_PER_Q_EGRS_CONGST_EN_FIELD_MASK 0x00020000
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_PER_Q_EGRS_CONGST_EN_FIELD_WIDTH 1
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_PER_Q_EGRS_CONGST_EN_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_PER_Q_EGRS_CONGST_EN_FIELD;
#endif
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_DSPTCH_SM_ENH_MOD_FIELD_MASK 0x00040000
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_DSPTCH_SM_ENH_MOD_FIELD_WIDTH 1
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_DSPTCH_SM_ENH_MOD_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_DSPTCH_SM_ENH_MOD_FIELD;
#endif
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_INGRS_PIPE_DLY_EN_FIELD_MASK 0x00080000
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_INGRS_PIPE_DLY_EN_FIELD_WIDTH 1
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_INGRS_PIPE_DLY_EN_FIELD_SHIFT 19
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_INGRS_PIPE_DLY_EN_FIELD;
#endif
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_INGRS_PIPE_DLY_CNT_FIELD_MASK 0x00700000
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_INGRS_PIPE_DLY_CNT_FIELD_WIDTH 3
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_INGRS_PIPE_DLY_CNT_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_INGRS_PIPE_DLY_CNT_FIELD;
#endif
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_EGRS_DROP_ONLY_FIELD_MASK 0x00800000
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_EGRS_DROP_ONLY_FIELD_WIDTH 1
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_EGRS_DROP_ONLY_FIELD_SHIFT 23
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_EGRS_DROP_ONLY_FIELD;
#endif
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_CRDT_EFF_REP_FIELD_MASK 0x01000000
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_CRDT_EFF_REP_FIELD_WIDTH 1
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_CRDT_EFF_REP_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_CRDT_EFF_REP_FIELD;
#endif
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_TSK_FREE_NUM_PLACE_FIELD_MASK 0x02000000
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_TSK_FREE_NUM_PLACE_FIELD_WIDTH 1
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_TSK_FREE_NUM_PLACE_FIELD_SHIFT 25
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_TSK_FREE_NUM_PLACE_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_REG;
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_REG_OFFSET 0x00000000

#define DSPTCHR_REORDER_CFG_VQ_EN_EN_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_REORDER_CFG_VQ_EN_EN_FIELD_WIDTH 32
#define DSPTCHR_REORDER_CFG_VQ_EN_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_REORDER_CFG_VQ_EN_EN_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_REORDER_CFG_VQ_EN_REG;
#define DSPTCHR_REORDER_CFG_VQ_EN_REG_OFFSET 0x00000004

#define DSPTCHR_REORDER_CFG_BB_CFG_SRC_ID_FIELD_MASK 0x0000003F
#define DSPTCHR_REORDER_CFG_BB_CFG_SRC_ID_FIELD_WIDTH 6
#define DSPTCHR_REORDER_CFG_BB_CFG_SRC_ID_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_REORDER_CFG_BB_CFG_SRC_ID_FIELD;
#endif
#define DSPTCHR_REORDER_CFG_BB_CFG_DST_ID_OVRIDE_FIELD_MASK 0x00003F00
#define DSPTCHR_REORDER_CFG_BB_CFG_DST_ID_OVRIDE_FIELD_WIDTH 6
#define DSPTCHR_REORDER_CFG_BB_CFG_DST_ID_OVRIDE_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_REORDER_CFG_BB_CFG_DST_ID_OVRIDE_FIELD;
#endif
#define DSPTCHR_REORDER_CFG_BB_CFG_ROUTE_OVRIDE_FIELD_MASK 0x03FF0000
#define DSPTCHR_REORDER_CFG_BB_CFG_ROUTE_OVRIDE_FIELD_WIDTH 10
#define DSPTCHR_REORDER_CFG_BB_CFG_ROUTE_OVRIDE_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_REORDER_CFG_BB_CFG_ROUTE_OVRIDE_FIELD;
#endif
#define DSPTCHR_REORDER_CFG_BB_CFG_OVRIDE_EN_FIELD_MASK 0x10000000
#define DSPTCHR_REORDER_CFG_BB_CFG_OVRIDE_EN_FIELD_WIDTH 1
#define DSPTCHR_REORDER_CFG_BB_CFG_OVRIDE_EN_FIELD_SHIFT 28
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_REORDER_CFG_BB_CFG_OVRIDE_EN_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_REORDER_CFG_BB_CFG_REG;
#define DSPTCHR_REORDER_CFG_BB_CFG_REG_OFFSET 0x00000008

#define DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD_MASK 0x00000001
#define DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD_WIDTH 1
#define DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD;
#endif
#define DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_TIMER_VAL_FIELD_MASK 0x0000FF00
#define DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_TIMER_VAL_FIELD_WIDTH 8
#define DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_TIMER_VAL_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_TIMER_VAL_FIELD;
#endif
#define DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD_MASK 0x00010000
#define DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD_WIDTH 1
#define DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD;
#endif
#define DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD_MASK 0x00700000
#define DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD_WIDTH 3
#define DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD;
#endif
#define DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD_MASK 0xFF000000
#define DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD_WIDTH 8
#define DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_REG;
#define DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_REG_OFFSET 0x0000000C

#define DSPTCHR_CONGESTION_INGRS_CONGSTN_FRST_LVL_FIELD_MASK 0x00000FFF
#define DSPTCHR_CONGESTION_INGRS_CONGSTN_FRST_LVL_FIELD_WIDTH 12
#define DSPTCHR_CONGESTION_INGRS_CONGSTN_FRST_LVL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_CONGESTION_INGRS_CONGSTN_FRST_LVL_FIELD;
#endif
#define DSPTCHR_CONGESTION_INGRS_CONGSTN_SCND_LVL_FIELD_MASK 0x00FFF000
#define DSPTCHR_CONGESTION_INGRS_CONGSTN_SCND_LVL_FIELD_WIDTH 12
#define DSPTCHR_CONGESTION_INGRS_CONGSTN_SCND_LVL_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_CONGESTION_INGRS_CONGSTN_SCND_LVL_FIELD;
#endif
#define DSPTCHR_CONGESTION_INGRS_CONGSTN_HYST_THRS_FIELD_MASK 0xFF000000
#define DSPTCHR_CONGESTION_INGRS_CONGSTN_HYST_THRS_FIELD_WIDTH 8
#define DSPTCHR_CONGESTION_INGRS_CONGSTN_HYST_THRS_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_CONGESTION_INGRS_CONGSTN_HYST_THRS_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_CONGESTION_INGRS_CONGSTN_REG;
#define DSPTCHR_CONGESTION_INGRS_CONGSTN_REG_OFFSET 0x00000080
#define DSPTCHR_CONGESTION_INGRS_CONGSTN_REG_RAM_CNT 32

#define DSPTCHR_CONGESTION_EGRS_CONGSTN_FRST_LVL_FIELD_MASK 0x00000FFF
#define DSPTCHR_CONGESTION_EGRS_CONGSTN_FRST_LVL_FIELD_WIDTH 12
#define DSPTCHR_CONGESTION_EGRS_CONGSTN_FRST_LVL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_CONGESTION_EGRS_CONGSTN_FRST_LVL_FIELD;
#endif
#define DSPTCHR_CONGESTION_EGRS_CONGSTN_SCND_LVL_FIELD_MASK 0x00FFF000
#define DSPTCHR_CONGESTION_EGRS_CONGSTN_SCND_LVL_FIELD_WIDTH 12
#define DSPTCHR_CONGESTION_EGRS_CONGSTN_SCND_LVL_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_CONGESTION_EGRS_CONGSTN_SCND_LVL_FIELD;
#endif
#define DSPTCHR_CONGESTION_EGRS_CONGSTN_HYST_THRS_FIELD_MASK 0xFF000000
#define DSPTCHR_CONGESTION_EGRS_CONGSTN_HYST_THRS_FIELD_WIDTH 8
#define DSPTCHR_CONGESTION_EGRS_CONGSTN_HYST_THRS_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_CONGESTION_EGRS_CONGSTN_HYST_THRS_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_CONGESTION_EGRS_CONGSTN_REG;
#define DSPTCHR_CONGESTION_EGRS_CONGSTN_REG_OFFSET 0x00000100
#define DSPTCHR_CONGESTION_EGRS_CONGSTN_REG_RAM_CNT 32

#define DSPTCHR_CONGESTION_TOTAL_EGRS_CONGSTN_FRST_LVL_FIELD_MASK 0x00000FFF
#define DSPTCHR_CONGESTION_TOTAL_EGRS_CONGSTN_FRST_LVL_FIELD_WIDTH 12
#define DSPTCHR_CONGESTION_TOTAL_EGRS_CONGSTN_FRST_LVL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_CONGESTION_TOTAL_EGRS_CONGSTN_FRST_LVL_FIELD;
#endif
#define DSPTCHR_CONGESTION_TOTAL_EGRS_CONGSTN_SCND_LVL_FIELD_MASK 0x00FFF000
#define DSPTCHR_CONGESTION_TOTAL_EGRS_CONGSTN_SCND_LVL_FIELD_WIDTH 12
#define DSPTCHR_CONGESTION_TOTAL_EGRS_CONGSTN_SCND_LVL_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_CONGESTION_TOTAL_EGRS_CONGSTN_SCND_LVL_FIELD;
#endif
#define DSPTCHR_CONGESTION_TOTAL_EGRS_CONGSTN_HYST_THRS_FIELD_MASK 0xFF000000
#define DSPTCHR_CONGESTION_TOTAL_EGRS_CONGSTN_HYST_THRS_FIELD_WIDTH 8
#define DSPTCHR_CONGESTION_TOTAL_EGRS_CONGSTN_HYST_THRS_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_CONGESTION_TOTAL_EGRS_CONGSTN_HYST_THRS_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_CONGESTION_TOTAL_EGRS_CONGSTN_REG;
#define DSPTCHR_CONGESTION_TOTAL_EGRS_CONGSTN_REG_OFFSET 0x00000180

#define DSPTCHR_CONGESTION_GLBL_CONGSTN_FRST_LVL_FIELD_MASK 0x00000FFF
#define DSPTCHR_CONGESTION_GLBL_CONGSTN_FRST_LVL_FIELD_WIDTH 12
#define DSPTCHR_CONGESTION_GLBL_CONGSTN_FRST_LVL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_CONGESTION_GLBL_CONGSTN_FRST_LVL_FIELD;
#endif
#define DSPTCHR_CONGESTION_GLBL_CONGSTN_SCND_LVL_FIELD_MASK 0x00FFF000
#define DSPTCHR_CONGESTION_GLBL_CONGSTN_SCND_LVL_FIELD_WIDTH 12
#define DSPTCHR_CONGESTION_GLBL_CONGSTN_SCND_LVL_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_CONGESTION_GLBL_CONGSTN_SCND_LVL_FIELD;
#endif
#define DSPTCHR_CONGESTION_GLBL_CONGSTN_HYST_THRS_FIELD_MASK 0xFF000000
#define DSPTCHR_CONGESTION_GLBL_CONGSTN_HYST_THRS_FIELD_WIDTH 8
#define DSPTCHR_CONGESTION_GLBL_CONGSTN_HYST_THRS_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_CONGESTION_GLBL_CONGSTN_HYST_THRS_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_CONGESTION_GLBL_CONGSTN_REG;
#define DSPTCHR_CONGESTION_GLBL_CONGSTN_REG_OFFSET 0x00000184

#define DSPTCHR_CONGESTION_CONGSTN_STATUS_GLBL_CONGSTN_FIELD_MASK 0x00000003
#define DSPTCHR_CONGESTION_CONGSTN_STATUS_GLBL_CONGSTN_FIELD_WIDTH 2
#define DSPTCHR_CONGESTION_CONGSTN_STATUS_GLBL_CONGSTN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_CONGESTION_CONGSTN_STATUS_GLBL_CONGSTN_FIELD;
#endif
#define DSPTCHR_CONGESTION_CONGSTN_STATUS_GLBL_EGRS_CONGSTN_FIELD_MASK 0x00000300
#define DSPTCHR_CONGESTION_CONGSTN_STATUS_GLBL_EGRS_CONGSTN_FIELD_WIDTH 2
#define DSPTCHR_CONGESTION_CONGSTN_STATUS_GLBL_EGRS_CONGSTN_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_CONGESTION_CONGSTN_STATUS_GLBL_EGRS_CONGSTN_FIELD;
#endif
#define DSPTCHR_CONGESTION_CONGSTN_STATUS_SBPM_CONGSTN_FIELD_MASK 0x00030000
#define DSPTCHR_CONGESTION_CONGSTN_STATUS_SBPM_CONGSTN_FIELD_WIDTH 2
#define DSPTCHR_CONGESTION_CONGSTN_STATUS_SBPM_CONGSTN_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_CONGESTION_CONGSTN_STATUS_SBPM_CONGSTN_FIELD;
#endif
#define DSPTCHR_CONGESTION_CONGSTN_STATUS_GLBL_CONGSTN_STCKY_FIELD_MASK 0x03000000
#define DSPTCHR_CONGESTION_CONGSTN_STATUS_GLBL_CONGSTN_STCKY_FIELD_WIDTH 2
#define DSPTCHR_CONGESTION_CONGSTN_STATUS_GLBL_CONGSTN_STCKY_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_CONGESTION_CONGSTN_STATUS_GLBL_CONGSTN_STCKY_FIELD;
#endif
#define DSPTCHR_CONGESTION_CONGSTN_STATUS_GLBL_EGRS_CONGSTN_STCKY_FIELD_MASK 0x0C000000
#define DSPTCHR_CONGESTION_CONGSTN_STATUS_GLBL_EGRS_CONGSTN_STCKY_FIELD_WIDTH 2
#define DSPTCHR_CONGESTION_CONGSTN_STATUS_GLBL_EGRS_CONGSTN_STCKY_FIELD_SHIFT 26
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_CONGESTION_CONGSTN_STATUS_GLBL_EGRS_CONGSTN_STCKY_FIELD;
#endif
#define DSPTCHR_CONGESTION_CONGSTN_STATUS_SBPM_CONGSTN_STCKY_FIELD_MASK 0x30000000
#define DSPTCHR_CONGESTION_CONGSTN_STATUS_SBPM_CONGSTN_STCKY_FIELD_WIDTH 2
#define DSPTCHR_CONGESTION_CONGSTN_STATUS_SBPM_CONGSTN_STCKY_FIELD_SHIFT 28
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_CONGESTION_CONGSTN_STATUS_SBPM_CONGSTN_STCKY_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_CONGESTION_CONGSTN_STATUS_REG;
#define DSPTCHR_CONGESTION_CONGSTN_STATUS_REG_OFFSET 0x00000188

#define DSPTCHR_CONGESTION_PER_Q_INGRS_CONGSTN_LOW_CONGSTN_STATE_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_CONGESTION_PER_Q_INGRS_CONGSTN_LOW_CONGSTN_STATE_FIELD_WIDTH 32
#define DSPTCHR_CONGESTION_PER_Q_INGRS_CONGSTN_LOW_CONGSTN_STATE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_CONGESTION_PER_Q_INGRS_CONGSTN_LOW_CONGSTN_STATE_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_CONGESTION_PER_Q_INGRS_CONGSTN_LOW_REG;
#define DSPTCHR_CONGESTION_PER_Q_INGRS_CONGSTN_LOW_REG_OFFSET 0x0000018C

#define DSPTCHR_CONGESTION_PER_Q_INGRS_CONGSTN_HIGH_CONGSTN_STATE_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_CONGESTION_PER_Q_INGRS_CONGSTN_HIGH_CONGSTN_STATE_FIELD_WIDTH 32
#define DSPTCHR_CONGESTION_PER_Q_INGRS_CONGSTN_HIGH_CONGSTN_STATE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_CONGESTION_PER_Q_INGRS_CONGSTN_HIGH_CONGSTN_STATE_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_CONGESTION_PER_Q_INGRS_CONGSTN_HIGH_REG;
#define DSPTCHR_CONGESTION_PER_Q_INGRS_CONGSTN_HIGH_REG_OFFSET 0x00000190

#define DSPTCHR_CONGESTION_PER_Q_EGRS_CONGSTN_LOW_CONGSTN_STATE_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_CONGESTION_PER_Q_EGRS_CONGSTN_LOW_CONGSTN_STATE_FIELD_WIDTH 32
#define DSPTCHR_CONGESTION_PER_Q_EGRS_CONGSTN_LOW_CONGSTN_STATE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_CONGESTION_PER_Q_EGRS_CONGSTN_LOW_CONGSTN_STATE_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_CONGESTION_PER_Q_EGRS_CONGSTN_LOW_REG;
#define DSPTCHR_CONGESTION_PER_Q_EGRS_CONGSTN_LOW_REG_OFFSET 0x00000194

#define DSPTCHR_CONGESTION_PER_Q_EGRS_CONGSTN_HIGH_CONGSTN_STATE_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_CONGESTION_PER_Q_EGRS_CONGSTN_HIGH_CONGSTN_STATE_FIELD_WIDTH 32
#define DSPTCHR_CONGESTION_PER_Q_EGRS_CONGSTN_HIGH_CONGSTN_STATE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_CONGESTION_PER_Q_EGRS_CONGSTN_HIGH_CONGSTN_STATE_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_CONGESTION_PER_Q_EGRS_CONGSTN_HIGH_REG;
#define DSPTCHR_CONGESTION_PER_Q_EGRS_CONGSTN_HIGH_REG_OFFSET 0x00000198

#define DSPTCHR_INGRS_QUEUES_Q_INGRS_SIZE_CMN_CNT_FIELD_MASK 0x000003FF
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_SIZE_CMN_CNT_FIELD_WIDTH 10
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_SIZE_CMN_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_INGRS_QUEUES_Q_INGRS_SIZE_CMN_CNT_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_INGRS_QUEUES_Q_INGRS_SIZE_REG;
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_SIZE_REG_OFFSET 0x00000280
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_SIZE_REG_RAM_CNT 32

#define DSPTCHR_INGRS_QUEUES_Q_INGRS_LIMITS_CMN_MAX_FIELD_MASK 0x000003FF
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_LIMITS_CMN_MAX_FIELD_WIDTH 10
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_LIMITS_CMN_MAX_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_INGRS_QUEUES_Q_INGRS_LIMITS_CMN_MAX_FIELD;
#endif
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_LIMITS_GURNTD_MAX_FIELD_MASK 0x000FFC00
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_LIMITS_GURNTD_MAX_FIELD_WIDTH 10
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_LIMITS_GURNTD_MAX_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_INGRS_QUEUES_Q_INGRS_LIMITS_GURNTD_MAX_FIELD;
#endif
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_LIMITS_CREDIT_CNT_FIELD_MASK 0xFFF00000
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_LIMITS_CREDIT_CNT_FIELD_WIDTH 12
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_LIMITS_CREDIT_CNT_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_INGRS_QUEUES_Q_INGRS_LIMITS_CREDIT_CNT_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_INGRS_QUEUES_Q_INGRS_LIMITS_REG;
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_LIMITS_REG_OFFSET 0x00000300
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_LIMITS_REG_RAM_CNT 32

#define DSPTCHR_INGRS_QUEUES_Q_INGRS_COHRENCY_CHRNCY_CNT_FIELD_MASK 0x000003FF
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_COHRENCY_CHRNCY_CNT_FIELD_WIDTH 10
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_COHRENCY_CHRNCY_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_INGRS_QUEUES_Q_INGRS_COHRENCY_CHRNCY_CNT_FIELD;
#endif
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_COHRENCY_CHRNCY_EN_FIELD_MASK 0x00000400
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_COHRENCY_CHRNCY_EN_FIELD_WIDTH 1
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_COHRENCY_CHRNCY_EN_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_INGRS_QUEUES_Q_INGRS_COHRENCY_CHRNCY_EN_FIELD;
#endif
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_COHRENCY_RSRV_FIELD_MASK 0xFFFFF800
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_COHRENCY_RSRV_FIELD_WIDTH 21
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_COHRENCY_RSRV_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_INGRS_QUEUES_Q_INGRS_COHRENCY_RSRV_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_INGRS_QUEUES_Q_INGRS_COHRENCY_REG;
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_COHRENCY_REG_OFFSET 0x00000380
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_COHRENCY_REG_RAM_CNT 32

#define DSPTCHR_QUEUE_MAPPING_CRDT_CFG_BB_ID_FIELD_MASK 0x000000FF
#define DSPTCHR_QUEUE_MAPPING_CRDT_CFG_BB_ID_FIELD_WIDTH 8
#define DSPTCHR_QUEUE_MAPPING_CRDT_CFG_BB_ID_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_CRDT_CFG_BB_ID_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_CRDT_CFG_TRGT_ADD_FIELD_MASK 0xFFFF0000
#define DSPTCHR_QUEUE_MAPPING_CRDT_CFG_TRGT_ADD_FIELD_WIDTH 16
#define DSPTCHR_QUEUE_MAPPING_CRDT_CFG_TRGT_ADD_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_CRDT_CFG_TRGT_ADD_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_QUEUE_MAPPING_CRDT_CFG_REG;
#define DSPTCHR_QUEUE_MAPPING_CRDT_CFG_REG_OFFSET 0x00000400
#define DSPTCHR_QUEUE_MAPPING_CRDT_CFG_REG_RAM_CNT 32

#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_BASE_ADD_FIELD_MASK 0x0000FFFF
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_BASE_ADD_FIELD_WIDTH 16
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_BASE_ADD_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_BASE_ADD_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_OFFSET_ADD_FIELD_MASK 0xFFFF0000
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_OFFSET_ADD_FIELD_WIDTH 16
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_OFFSET_ADD_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_OFFSET_ADD_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_REG;
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_REG_OFFSET 0x00000480
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_REG_RAM_CNT 16

#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q0_FIELD_MASK 0x00000001
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q0_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q0_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q1_FIELD_MASK 0x00000002
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q1_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q1_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q1_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q2_FIELD_MASK 0x00000004
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q2_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q2_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q2_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q3_FIELD_MASK 0x00000008
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q3_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q3_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q3_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q4_FIELD_MASK 0x00000010
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q4_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q4_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q4_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q5_FIELD_MASK 0x00000020
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q5_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q5_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q5_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q6_FIELD_MASK 0x00000040
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q6_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q6_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q6_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q7_FIELD_MASK 0x00000080
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q7_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q7_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q7_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q8_FIELD_MASK 0x00000100
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q8_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q8_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q8_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q9_FIELD_MASK 0x00000200
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q9_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q9_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q9_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q10_FIELD_MASK 0x00000400
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q10_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q10_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q10_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q11_FIELD_MASK 0x00000800
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q11_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q11_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q11_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q12_FIELD_MASK 0x00001000
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q12_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q12_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q12_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q13_FIELD_MASK 0x00002000
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q13_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q13_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q13_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q14_FIELD_MASK 0x00004000
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q14_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q14_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q14_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q15_FIELD_MASK 0x00008000
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q15_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q15_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q15_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q16_FIELD_MASK 0x00010000
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q16_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q16_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q16_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q17_FIELD_MASK 0x00020000
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q17_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q17_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q17_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q18_FIELD_MASK 0x00040000
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q18_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q18_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q18_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q19_FIELD_MASK 0x00080000
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q19_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q19_FIELD_SHIFT 19
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q19_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q20_FIELD_MASK 0x00100000
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q20_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q20_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q20_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q21_FIELD_MASK 0x00200000
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q21_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q21_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q21_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q22_FIELD_MASK 0x00400000
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q22_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q22_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q22_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q23_FIELD_MASK 0x00800000
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q23_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q23_FIELD_SHIFT 23
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q23_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q24_FIELD_MASK 0x01000000
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q24_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q24_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q24_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q25_FIELD_MASK 0x02000000
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q25_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q25_FIELD_SHIFT 25
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q25_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q26_FIELD_MASK 0x04000000
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q26_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q26_FIELD_SHIFT 26
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q26_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q27_FIELD_MASK 0x08000000
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q27_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q27_FIELD_SHIFT 27
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q27_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q28_FIELD_MASK 0x10000000
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q28_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q28_FIELD_SHIFT 28
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q28_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q29_FIELD_MASK 0x20000000
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q29_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q29_FIELD_SHIFT 29
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q29_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q30_FIELD_MASK 0x40000000
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q30_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q30_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q30_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q31_FIELD_MASK 0x80000000
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q31_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_Q31_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_Q31_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_REG;
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_REG_OFFSET 0x000004C0

#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL0_FIELD_MASK 0x00000001
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL0_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL0_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL1_FIELD_MASK 0x00000002
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL1_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL1_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL1_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL2_FIELD_MASK 0x00000004
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL2_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL2_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL2_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL3_FIELD_MASK 0x00000008
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL3_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL3_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL3_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL4_FIELD_MASK 0x00000010
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL4_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL4_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL4_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL5_FIELD_MASK 0x00000020
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL5_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL5_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL5_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL6_FIELD_MASK 0x00000040
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL6_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL6_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL6_FIELD;
#endif
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL7_FIELD_MASK 0x00000080
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL7_FIELD_WIDTH 1
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL7_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_RNR_G_SEL7_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_REG;
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_RNR_GRP_REG_OFFSET 0x000004C4

#define DSPTCHR_POOL_SIZES_CMN_POOL_LMT_POOL_LMT_FIELD_MASK 0x000003FF
#define DSPTCHR_POOL_SIZES_CMN_POOL_LMT_POOL_LMT_FIELD_WIDTH 10
#define DSPTCHR_POOL_SIZES_CMN_POOL_LMT_POOL_LMT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_POOL_SIZES_CMN_POOL_LMT_POOL_LMT_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_POOL_SIZES_CMN_POOL_LMT_REG;
#define DSPTCHR_POOL_SIZES_CMN_POOL_LMT_REG_OFFSET 0x000004D0

#define DSPTCHR_POOL_SIZES_CMN_POOL_SIZE_POOL_SIZE_FIELD_MASK 0x000003FF
#define DSPTCHR_POOL_SIZES_CMN_POOL_SIZE_POOL_SIZE_FIELD_WIDTH 10
#define DSPTCHR_POOL_SIZES_CMN_POOL_SIZE_POOL_SIZE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_POOL_SIZES_CMN_POOL_SIZE_POOL_SIZE_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_POOL_SIZES_CMN_POOL_SIZE_REG;
#define DSPTCHR_POOL_SIZES_CMN_POOL_SIZE_REG_OFFSET 0x000004D4

#define DSPTCHR_POOL_SIZES_GRNTED_POOL_LMT_POOL_LMT_FIELD_MASK 0x000003FF
#define DSPTCHR_POOL_SIZES_GRNTED_POOL_LMT_POOL_LMT_FIELD_WIDTH 10
#define DSPTCHR_POOL_SIZES_GRNTED_POOL_LMT_POOL_LMT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_POOL_SIZES_GRNTED_POOL_LMT_POOL_LMT_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_POOL_SIZES_GRNTED_POOL_LMT_REG;
#define DSPTCHR_POOL_SIZES_GRNTED_POOL_LMT_REG_OFFSET 0x000004D8

#define DSPTCHR_POOL_SIZES_GRNTED_POOL_SIZE_POOL_SIZE_FIELD_MASK 0x000003FF
#define DSPTCHR_POOL_SIZES_GRNTED_POOL_SIZE_POOL_SIZE_FIELD_WIDTH 10
#define DSPTCHR_POOL_SIZES_GRNTED_POOL_SIZE_POOL_SIZE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_POOL_SIZES_GRNTED_POOL_SIZE_POOL_SIZE_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_POOL_SIZES_GRNTED_POOL_SIZE_REG;
#define DSPTCHR_POOL_SIZES_GRNTED_POOL_SIZE_REG_OFFSET 0x000004DC

#define DSPTCHR_POOL_SIZES_MULTI_CST_POOL_LMT_POOL_LMT_FIELD_MASK 0x000003FF
#define DSPTCHR_POOL_SIZES_MULTI_CST_POOL_LMT_POOL_LMT_FIELD_WIDTH 10
#define DSPTCHR_POOL_SIZES_MULTI_CST_POOL_LMT_POOL_LMT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_POOL_SIZES_MULTI_CST_POOL_LMT_POOL_LMT_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_POOL_SIZES_MULTI_CST_POOL_LMT_REG;
#define DSPTCHR_POOL_SIZES_MULTI_CST_POOL_LMT_REG_OFFSET 0x000004E0

#define DSPTCHR_POOL_SIZES_MULTI_CST_POOL_SIZE_POOL_SIZE_FIELD_MASK 0x000003FF
#define DSPTCHR_POOL_SIZES_MULTI_CST_POOL_SIZE_POOL_SIZE_FIELD_WIDTH 10
#define DSPTCHR_POOL_SIZES_MULTI_CST_POOL_SIZE_POOL_SIZE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_POOL_SIZES_MULTI_CST_POOL_SIZE_POOL_SIZE_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_POOL_SIZES_MULTI_CST_POOL_SIZE_REG;
#define DSPTCHR_POOL_SIZES_MULTI_CST_POOL_SIZE_REG_OFFSET 0x000004E4

#define DSPTCHR_POOL_SIZES_RNR_POOL_LMT_POOL_LMT_FIELD_MASK 0x000003FF
#define DSPTCHR_POOL_SIZES_RNR_POOL_LMT_POOL_LMT_FIELD_WIDTH 10
#define DSPTCHR_POOL_SIZES_RNR_POOL_LMT_POOL_LMT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_POOL_SIZES_RNR_POOL_LMT_POOL_LMT_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_POOL_SIZES_RNR_POOL_LMT_REG;
#define DSPTCHR_POOL_SIZES_RNR_POOL_LMT_REG_OFFSET 0x000004E8

#define DSPTCHR_POOL_SIZES_RNR_POOL_SIZE_POOL_SIZE_FIELD_MASK 0x000003FF
#define DSPTCHR_POOL_SIZES_RNR_POOL_SIZE_POOL_SIZE_FIELD_WIDTH 10
#define DSPTCHR_POOL_SIZES_RNR_POOL_SIZE_POOL_SIZE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_POOL_SIZES_RNR_POOL_SIZE_POOL_SIZE_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_POOL_SIZES_RNR_POOL_SIZE_REG;
#define DSPTCHR_POOL_SIZES_RNR_POOL_SIZE_REG_OFFSET 0x000004EC

#define DSPTCHR_POOL_SIZES_PRCSSING_POOL_SIZE_POOL_SIZE_FIELD_MASK 0x000003FF
#define DSPTCHR_POOL_SIZES_PRCSSING_POOL_SIZE_POOL_SIZE_FIELD_WIDTH 10
#define DSPTCHR_POOL_SIZES_PRCSSING_POOL_SIZE_POOL_SIZE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_POOL_SIZES_PRCSSING_POOL_SIZE_POOL_SIZE_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_POOL_SIZES_PRCSSING_POOL_SIZE_REG;
#define DSPTCHR_POOL_SIZES_PRCSSING_POOL_SIZE_REG_OFFSET 0x000004F0

#define DSPTCHR_MASK_MSK_TSK_255_0_MASK_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_MASK_MSK_TSK_255_0_MASK_FIELD_WIDTH 32
#define DSPTCHR_MASK_MSK_TSK_255_0_MASK_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_MASK_MSK_TSK_255_0_MASK_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_MASK_MSK_TSK_255_0_REG;
#define DSPTCHR_MASK_MSK_TSK_255_0_REG_OFFSET 0x00000500
#define DSPTCHR_MASK_MSK_TSK_255_0_REG_RAM_CNT 64

#define DSPTCHR_MASK_MSK_Q_MASK_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_MASK_MSK_Q_MASK_FIELD_WIDTH 32
#define DSPTCHR_MASK_MSK_Q_MASK_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_MASK_MSK_Q_MASK_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_MASK_MSK_Q_REG;
#define DSPTCHR_MASK_MSK_Q_REG_OFFSET 0x00000600
#define DSPTCHR_MASK_MSK_Q_REG_RAM_CNT 8

#define DSPTCHR_MASK_DLY_Q_MASK_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_MASK_DLY_Q_MASK_FIELD_WIDTH 32
#define DSPTCHR_MASK_DLY_Q_MASK_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_MASK_DLY_Q_MASK_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_MASK_DLY_Q_REG;
#define DSPTCHR_MASK_DLY_Q_REG_OFFSET 0x00000620

#define DSPTCHR_MASK_NON_DLY_Q_MASK_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_MASK_NON_DLY_Q_MASK_FIELD_WIDTH 32
#define DSPTCHR_MASK_NON_DLY_Q_MASK_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_MASK_NON_DLY_Q_MASK_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_MASK_NON_DLY_Q_REG;
#define DSPTCHR_MASK_NON_DLY_Q_REG_OFFSET 0x00000624

#define DSPTCHR_EGRS_QUEUES_EGRS_DLY_QM_CRDT_DLY_CRDT_FIELD_MASK 0x000000FF
#define DSPTCHR_EGRS_QUEUES_EGRS_DLY_QM_CRDT_DLY_CRDT_FIELD_WIDTH 8
#define DSPTCHR_EGRS_QUEUES_EGRS_DLY_QM_CRDT_DLY_CRDT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_EGRS_QUEUES_EGRS_DLY_QM_CRDT_DLY_CRDT_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_EGRS_QUEUES_EGRS_DLY_QM_CRDT_REG;
#define DSPTCHR_EGRS_QUEUES_EGRS_DLY_QM_CRDT_REG_OFFSET 0x00000630

#define DSPTCHR_EGRS_QUEUES_EGRS_NON_DLY_QM_CRDT_NON_DLY_CRDT_FIELD_MASK 0x000000FF
#define DSPTCHR_EGRS_QUEUES_EGRS_NON_DLY_QM_CRDT_NON_DLY_CRDT_FIELD_WIDTH 8
#define DSPTCHR_EGRS_QUEUES_EGRS_NON_DLY_QM_CRDT_NON_DLY_CRDT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_EGRS_QUEUES_EGRS_NON_DLY_QM_CRDT_NON_DLY_CRDT_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_EGRS_QUEUES_EGRS_NON_DLY_QM_CRDT_REG;
#define DSPTCHR_EGRS_QUEUES_EGRS_NON_DLY_QM_CRDT_REG_OFFSET 0x00000634

#define DSPTCHR_EGRS_QUEUES_TOTAL_Q_EGRS_SIZE_TOTAL_EGRS_SIZE_FIELD_MASK 0x000003FF
#define DSPTCHR_EGRS_QUEUES_TOTAL_Q_EGRS_SIZE_TOTAL_EGRS_SIZE_FIELD_WIDTH 10
#define DSPTCHR_EGRS_QUEUES_TOTAL_Q_EGRS_SIZE_TOTAL_EGRS_SIZE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_EGRS_QUEUES_TOTAL_Q_EGRS_SIZE_TOTAL_EGRS_SIZE_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_EGRS_QUEUES_TOTAL_Q_EGRS_SIZE_REG;
#define DSPTCHR_EGRS_QUEUES_TOTAL_Q_EGRS_SIZE_REG_OFFSET 0x00000638

#define DSPTCHR_EGRS_QUEUES_PER_Q_EGRS_SIZE_Q_EGRS_SIZE_FIELD_MASK 0x000003FF
#define DSPTCHR_EGRS_QUEUES_PER_Q_EGRS_SIZE_Q_EGRS_SIZE_FIELD_WIDTH 10
#define DSPTCHR_EGRS_QUEUES_PER_Q_EGRS_SIZE_Q_EGRS_SIZE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_EGRS_QUEUES_PER_Q_EGRS_SIZE_Q_EGRS_SIZE_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_EGRS_QUEUES_PER_Q_EGRS_SIZE_REG;
#define DSPTCHR_EGRS_QUEUES_PER_Q_EGRS_SIZE_REG_OFFSET 0x00000680
#define DSPTCHR_EGRS_QUEUES_PER_Q_EGRS_SIZE_REG_RAM_CNT 32

#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q0_FIELD_MASK 0x00000001
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q0_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q0_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q1_FIELD_MASK 0x00000002
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q1_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q1_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q1_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q2_FIELD_MASK 0x00000004
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q2_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q2_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q2_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q3_FIELD_MASK 0x00000008
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q3_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q3_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q3_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q4_FIELD_MASK 0x00000010
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q4_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q4_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q4_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q5_FIELD_MASK 0x00000020
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q5_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q5_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q5_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q6_FIELD_MASK 0x00000040
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q6_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q6_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q6_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q7_FIELD_MASK 0x00000080
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q7_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q7_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q7_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q8_FIELD_MASK 0x00000100
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q8_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q8_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q8_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q9_FIELD_MASK 0x00000200
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q9_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q9_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q9_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q10_FIELD_MASK 0x00000400
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q10_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q10_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q10_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q11_FIELD_MASK 0x00000800
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q11_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q11_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q11_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q12_FIELD_MASK 0x00001000
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q12_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q12_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q12_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q13_FIELD_MASK 0x00002000
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q13_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q13_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q13_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q14_FIELD_MASK 0x00004000
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q14_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q14_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q14_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q15_FIELD_MASK 0x00008000
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q15_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q15_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q15_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q16_FIELD_MASK 0x00010000
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q16_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q16_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q16_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q17_FIELD_MASK 0x00020000
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q17_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q17_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q17_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q18_FIELD_MASK 0x00040000
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q18_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q18_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q18_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q19_FIELD_MASK 0x00080000
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q19_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q19_FIELD_SHIFT 19
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q19_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q20_FIELD_MASK 0x00100000
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q20_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q20_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q20_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q21_FIELD_MASK 0x00200000
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q21_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q21_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q21_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q22_FIELD_MASK 0x00400000
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q22_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q22_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q22_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q23_FIELD_MASK 0x00800000
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q23_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q23_FIELD_SHIFT 23
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q23_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q24_FIELD_MASK 0x01000000
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q24_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q24_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q24_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q25_FIELD_MASK 0x02000000
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q25_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q25_FIELD_SHIFT 25
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q25_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q26_FIELD_MASK 0x04000000
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q26_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q26_FIELD_SHIFT 26
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q26_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q27_FIELD_MASK 0x08000000
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q27_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q27_FIELD_SHIFT 27
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q27_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q28_FIELD_MASK 0x10000000
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q28_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q28_FIELD_SHIFT 28
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q28_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q29_FIELD_MASK 0x20000000
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q29_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q29_FIELD_SHIFT 29
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q29_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q30_FIELD_MASK 0x40000000
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q30_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q30_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q30_FIELD;
#endif
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q31_FIELD_MASK 0x80000000
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q31_FIELD_WIDTH 1
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q31_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_Q31_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_REG;
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_REG_OFFSET 0x00000770

#define DSPTCHR_WAKEUP_CONTROL_WKUP_THRSHLD_WKUP_THRSHLD_FIELD_MASK 0x000003FF
#define DSPTCHR_WAKEUP_CONTROL_WKUP_THRSHLD_WKUP_THRSHLD_FIELD_WIDTH 10
#define DSPTCHR_WAKEUP_CONTROL_WKUP_THRSHLD_WKUP_THRSHLD_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_WAKEUP_CONTROL_WKUP_THRSHLD_WKUP_THRSHLD_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_WAKEUP_CONTROL_WKUP_THRSHLD_REG;
#define DSPTCHR_WAKEUP_CONTROL_WKUP_THRSHLD_REG_OFFSET 0x00000774

#define DSPTCHR_DISPTCH_SCHEDULING_DWRR_INFO_Q_CRDT_FIELD_MASK 0x000FFFFF
#define DSPTCHR_DISPTCH_SCHEDULING_DWRR_INFO_Q_CRDT_FIELD_WIDTH 20
#define DSPTCHR_DISPTCH_SCHEDULING_DWRR_INFO_Q_CRDT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_DWRR_INFO_Q_CRDT_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_DWRR_INFO_NGTV_FIELD_MASK 0x00100000
#define DSPTCHR_DISPTCH_SCHEDULING_DWRR_INFO_NGTV_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_DWRR_INFO_NGTV_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_DWRR_INFO_NGTV_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_DWRR_INFO_QUNTUM_FIELD_MASK 0xFFE00000
#define DSPTCHR_DISPTCH_SCHEDULING_DWRR_INFO_QUNTUM_FIELD_WIDTH 11
#define DSPTCHR_DISPTCH_SCHEDULING_DWRR_INFO_QUNTUM_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_DWRR_INFO_QUNTUM_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DISPTCH_SCHEDULING_DWRR_INFO_REG;
#define DSPTCHR_DISPTCH_SCHEDULING_DWRR_INFO_REG_OFFSET 0x00000780
#define DSPTCHR_DISPTCH_SCHEDULING_DWRR_INFO_REG_RAM_CNT 32

#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q0_FIELD_MASK 0x00000001
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q0_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q0_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q1_FIELD_MASK 0x00000002
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q1_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q1_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q1_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q2_FIELD_MASK 0x00000004
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q2_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q2_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q2_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q3_FIELD_MASK 0x00000008
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q3_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q3_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q3_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q4_FIELD_MASK 0x00000010
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q4_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q4_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q4_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q5_FIELD_MASK 0x00000020
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q5_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q5_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q5_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q6_FIELD_MASK 0x00000040
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q6_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q6_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q6_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q7_FIELD_MASK 0x00000080
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q7_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q7_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q7_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q8_FIELD_MASK 0x00000100
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q8_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q8_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q8_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q9_FIELD_MASK 0x00000200
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q9_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q9_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q9_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q10_FIELD_MASK 0x00000400
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q10_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q10_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q10_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q11_FIELD_MASK 0x00000800
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q11_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q11_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q11_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q12_FIELD_MASK 0x00001000
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q12_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q12_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q12_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q13_FIELD_MASK 0x00002000
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q13_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q13_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q13_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q14_FIELD_MASK 0x00004000
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q14_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q14_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q14_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q15_FIELD_MASK 0x00008000
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q15_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q15_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q15_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q16_FIELD_MASK 0x00010000
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q16_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q16_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q16_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q17_FIELD_MASK 0x00020000
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q17_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q17_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q17_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q18_FIELD_MASK 0x00040000
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q18_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q18_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q18_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q19_FIELD_MASK 0x00080000
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q19_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q19_FIELD_SHIFT 19
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q19_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q20_FIELD_MASK 0x00100000
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q20_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q20_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q20_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q21_FIELD_MASK 0x00200000
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q21_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q21_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q21_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q22_FIELD_MASK 0x00400000
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q22_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q22_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q22_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q23_FIELD_MASK 0x00800000
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q23_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q23_FIELD_SHIFT 23
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q23_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q24_FIELD_MASK 0x01000000
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q24_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q24_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q24_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q25_FIELD_MASK 0x02000000
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q25_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q25_FIELD_SHIFT 25
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q25_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q26_FIELD_MASK 0x04000000
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q26_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q26_FIELD_SHIFT 26
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q26_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q27_FIELD_MASK 0x08000000
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q27_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q27_FIELD_SHIFT 27
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q27_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q28_FIELD_MASK 0x10000000
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q28_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q28_FIELD_SHIFT 28
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q28_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q29_FIELD_MASK 0x20000000
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q29_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q29_FIELD_SHIFT 29
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q29_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q30_FIELD_MASK 0x40000000
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q30_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q30_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q30_FIELD;
#endif
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q31_FIELD_MASK 0x80000000
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q31_FIELD_WIDTH 1
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q31_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_Q31_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_REG;
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_REG_OFFSET 0x00000800

#define DSPTCHR_LOAD_BALANCING_LB_CFG_LB_MODE_FIELD_MASK 0x00000001
#define DSPTCHR_LOAD_BALANCING_LB_CFG_LB_MODE_FIELD_WIDTH 1
#define DSPTCHR_LOAD_BALANCING_LB_CFG_LB_MODE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_LB_CFG_LB_MODE_FIELD;
#endif
#define DSPTCHR_LOAD_BALANCING_LB_CFG_SP_THRSHLD_FIELD_MASK 0x00001F00
#define DSPTCHR_LOAD_BALANCING_LB_CFG_SP_THRSHLD_FIELD_WIDTH 5
#define DSPTCHR_LOAD_BALANCING_LB_CFG_SP_THRSHLD_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_LB_CFG_SP_THRSHLD_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_LB_CFG_REG;
#define DSPTCHR_LOAD_BALANCING_LB_CFG_REG_OFFSET 0x00000850

#define DSPTCHR_LOAD_BALANCING_FREE_TASK_0_1_RNR0_FIELD_MASK 0x0000FFFF
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_0_1_RNR0_FIELD_WIDTH 16
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_0_1_RNR0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_0_1_RNR0_FIELD;
#endif
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_0_1_RNR1_FIELD_MASK 0xFFFF0000
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_0_1_RNR1_FIELD_WIDTH 16
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_0_1_RNR1_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_0_1_RNR1_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_0_1_REG;
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_0_1_REG_OFFSET 0x00000860

#define DSPTCHR_LOAD_BALANCING_FREE_TASK_2_3_RNR2_FIELD_MASK 0x0000FFFF
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_2_3_RNR2_FIELD_WIDTH 16
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_2_3_RNR2_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_2_3_RNR2_FIELD;
#endif
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_2_3_RNR3_FIELD_MASK 0xFFFF0000
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_2_3_RNR3_FIELD_WIDTH 16
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_2_3_RNR3_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_2_3_RNR3_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_2_3_REG;
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_2_3_REG_OFFSET 0x00000864

#define DSPTCHR_LOAD_BALANCING_FREE_TASK_4_5_RNR4_FIELD_MASK 0x0000FFFF
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_4_5_RNR4_FIELD_WIDTH 16
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_4_5_RNR4_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_4_5_RNR4_FIELD;
#endif
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_4_5_RNR5_FIELD_MASK 0xFFFF0000
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_4_5_RNR5_FIELD_WIDTH 16
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_4_5_RNR5_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_4_5_RNR5_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_4_5_REG;
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_4_5_REG_OFFSET 0x00000868

#define DSPTCHR_LOAD_BALANCING_FREE_TASK_6_7_RNR6_FIELD_MASK 0x0000FFFF
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_6_7_RNR6_FIELD_WIDTH 16
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_6_7_RNR6_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_6_7_RNR6_FIELD;
#endif
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_6_7_RNR7_FIELD_MASK 0xFFFF0000
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_6_7_RNR7_FIELD_WIDTH 16
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_6_7_RNR7_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_6_7_RNR7_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_6_7_REG;
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_6_7_REG_OFFSET 0x0000086C

#define DSPTCHR_LOAD_BALANCING_FREE_TASK_8_9_RNR8_FIELD_MASK 0x0000FFFF
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_8_9_RNR8_FIELD_WIDTH 16
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_8_9_RNR8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_8_9_RNR8_FIELD;
#endif
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_8_9_RNR9_FIELD_MASK 0xFFFF0000
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_8_9_RNR9_FIELD_WIDTH 16
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_8_9_RNR9_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_8_9_RNR9_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_8_9_REG;
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_8_9_REG_OFFSET 0x00000870

#define DSPTCHR_LOAD_BALANCING_FREE_TASK_10_11_RNR10_FIELD_MASK 0x0000FFFF
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_10_11_RNR10_FIELD_WIDTH 16
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_10_11_RNR10_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_10_11_RNR10_FIELD;
#endif
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_10_11_RNR11_FIELD_MASK 0xFFFF0000
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_10_11_RNR11_FIELD_WIDTH 16
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_10_11_RNR11_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_10_11_RNR11_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_10_11_REG;
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_10_11_REG_OFFSET 0x00000874

#define DSPTCHR_LOAD_BALANCING_FREE_TASK_12_13_RNR12_FIELD_MASK 0x0000FFFF
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_12_13_RNR12_FIELD_WIDTH 16
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_12_13_RNR12_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_12_13_RNR12_FIELD;
#endif
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_12_13_RNR13_FIELD_MASK 0xFFFF0000
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_12_13_RNR13_FIELD_WIDTH 16
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_12_13_RNR13_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_12_13_RNR13_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_12_13_REG;
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_12_13_REG_OFFSET 0x00000878

#define DSPTCHR_LOAD_BALANCING_FREE_TASK_14_15_RNR14_FIELD_MASK 0x0000FFFF
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_14_15_RNR14_FIELD_WIDTH 16
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_14_15_RNR14_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_14_15_RNR14_FIELD;
#endif
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_14_15_RNR15_FIELD_MASK 0xFFFF0000
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_14_15_RNR15_FIELD_WIDTH 16
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_14_15_RNR15_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_14_15_RNR15_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_14_15_REG;
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_14_15_REG_OFFSET 0x0000087C

#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK0_FIELD_MASK 0x00000007
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK0_FIELD_WIDTH 3
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK0_FIELD;
#endif
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK1_FIELD_MASK 0x00000038
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK1_FIELD_WIDTH 3
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK1_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK1_FIELD;
#endif
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK2_FIELD_MASK 0x000001C0
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK2_FIELD_WIDTH 3
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK2_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK2_FIELD;
#endif
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK3_FIELD_MASK 0x00000E00
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK3_FIELD_WIDTH 3
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK3_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK3_FIELD;
#endif
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK4_FIELD_MASK 0x00007000
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK4_FIELD_WIDTH 3
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK4_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK4_FIELD;
#endif
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK5_FIELD_MASK 0x00038000
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK5_FIELD_WIDTH 3
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK5_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK5_FIELD;
#endif
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK6_FIELD_MASK 0x001C0000
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK6_FIELD_WIDTH 3
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK6_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK6_FIELD;
#endif
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK7_FIELD_MASK 0x00E00000
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK7_FIELD_WIDTH 3
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK7_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_TSK7_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_REG;
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_REG_OFFSET 0x00000900
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_REG_RAM_CNT 32

#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_0_3_TSK_CNT_RG_0_FIELD_MASK 0x000000FF
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_0_3_TSK_CNT_RG_0_FIELD_WIDTH 8
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_0_3_TSK_CNT_RG_0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_0_3_TSK_CNT_RG_0_FIELD;
#endif
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_0_3_TSK_CNT_RG_1_FIELD_MASK 0x0000FF00
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_0_3_TSK_CNT_RG_1_FIELD_WIDTH 8
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_0_3_TSK_CNT_RG_1_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_0_3_TSK_CNT_RG_1_FIELD;
#endif
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_0_3_TSK_CNT_RG_2_FIELD_MASK 0x00FF0000
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_0_3_TSK_CNT_RG_2_FIELD_WIDTH 8
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_0_3_TSK_CNT_RG_2_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_0_3_TSK_CNT_RG_2_FIELD;
#endif
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_0_3_TSK_CNT_RG_3_FIELD_MASK 0xFF000000
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_0_3_TSK_CNT_RG_3_FIELD_WIDTH 8
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_0_3_TSK_CNT_RG_3_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_0_3_TSK_CNT_RG_3_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_0_3_REG;
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_0_3_REG_OFFSET 0x00000980

#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_4_7_TSK_CNT_RG_4_FIELD_MASK 0x000000FF
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_4_7_TSK_CNT_RG_4_FIELD_WIDTH 8
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_4_7_TSK_CNT_RG_4_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_4_7_TSK_CNT_RG_4_FIELD;
#endif
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_4_7_TSK_CNT_RG_5_FIELD_MASK 0x0000FF00
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_4_7_TSK_CNT_RG_5_FIELD_WIDTH 8
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_4_7_TSK_CNT_RG_5_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_4_7_TSK_CNT_RG_5_FIELD;
#endif
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_4_7_TSK_CNT_RG_6_FIELD_MASK 0x00FF0000
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_4_7_TSK_CNT_RG_6_FIELD_WIDTH 8
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_4_7_TSK_CNT_RG_6_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_4_7_TSK_CNT_RG_6_FIELD;
#endif
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_4_7_TSK_CNT_RG_7_FIELD_MASK 0xFF000000
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_4_7_TSK_CNT_RG_7_FIELD_WIDTH 8
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_4_7_TSK_CNT_RG_7_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_4_7_TSK_CNT_RG_7_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_4_7_REG;
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_4_7_REG_OFFSET 0x00000984

#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_FLL_RETURN_BUF_FIELD_MASK 0x00000001
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_FLL_RETURN_BUF_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_FLL_RETURN_BUF_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_FLL_RETURN_BUF_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_FLL_CNT_DRP_FIELD_MASK 0x00000002
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_FLL_CNT_DRP_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_FLL_CNT_DRP_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_FLL_CNT_DRP_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_UNKNWN_MSG_FIELD_MASK 0x00000004
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_UNKNWN_MSG_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_UNKNWN_MSG_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_UNKNWN_MSG_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_FLL_OVERFLOW_FIELD_MASK 0x00000008
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_FLL_OVERFLOW_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_FLL_OVERFLOW_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_FLL_OVERFLOW_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_FLL_NEG_FIELD_MASK 0x00000010
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_FLL_NEG_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_FLL_NEG_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_FLL_NEG_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_REG;
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_REG_OFFSET 0x00000990

#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISM_ISM_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISM_ISM_FIELD_WIDTH 32
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISM_ISM_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISM_ISM_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISM_REG;
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISM_REG_OFFSET 0x00000994

#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_IER_IEM_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_IER_IEM_FIELD_WIDTH 32
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_IER_IEM_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_IER_IEM_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_IER_REG;
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_IER_REG_OFFSET 0x00000998

#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ITR_IST_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ITR_IST_FIELD_WIDTH 32
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ITR_IST_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ITR_IST_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ITR_REG;
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ITR_REG_OFFSET 0x0000099C

#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST0_INT_FIELD_MASK 0x00000001
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST0_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST0_INT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST0_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST1_INT_FIELD_MASK 0x00000002
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST1_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST1_INT_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST1_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST2_INT_FIELD_MASK 0x00000004
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST2_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST2_INT_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST2_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST3_INT_FIELD_MASK 0x00000008
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST3_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST3_INT_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST3_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST4_INT_FIELD_MASK 0x00000010
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST4_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST4_INT_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST4_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST5_INT_FIELD_MASK 0x00000020
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST5_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST5_INT_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST5_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST6_INT_FIELD_MASK 0x00000040
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST6_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST6_INT_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST6_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST7_INT_FIELD_MASK 0x00000080
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST7_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST7_INT_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST7_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST8_INT_FIELD_MASK 0x00000100
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST8_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST8_INT_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST8_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST9_INT_FIELD_MASK 0x00000200
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST9_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST9_INT_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST9_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST10_INT_FIELD_MASK 0x00000400
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST10_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST10_INT_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST10_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST11_INT_FIELD_MASK 0x00000800
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST11_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST11_INT_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST11_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST12_INT_FIELD_MASK 0x00001000
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST12_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST12_INT_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST12_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST13_INT_FIELD_MASK 0x00002000
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST13_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST13_INT_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST13_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST14_INT_FIELD_MASK 0x00004000
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST14_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST14_INT_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST14_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST15_INT_FIELD_MASK 0x00008000
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST15_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST15_INT_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST15_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST16_INT_FIELD_MASK 0x00010000
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST16_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST16_INT_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST16_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST17_INT_FIELD_MASK 0x00020000
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST17_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST17_INT_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST17_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST18_INT_FIELD_MASK 0x00040000
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST18_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST18_INT_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST18_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST19_INT_FIELD_MASK 0x00080000
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST19_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST19_INT_FIELD_SHIFT 19
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST19_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST20_INT_FIELD_MASK 0x00100000
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST20_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST20_INT_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST20_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST21_INT_FIELD_MASK 0x00200000
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST21_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST21_INT_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST21_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST22_INT_FIELD_MASK 0x00400000
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST22_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST22_INT_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST22_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST23_INT_FIELD_MASK 0x00800000
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST23_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST23_INT_FIELD_SHIFT 23
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST23_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST24_INT_FIELD_MASK 0x01000000
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST24_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST24_INT_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST24_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST25_INT_FIELD_MASK 0x02000000
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST25_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST25_INT_FIELD_SHIFT 25
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST25_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST26_INT_FIELD_MASK 0x04000000
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST26_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST26_INT_FIELD_SHIFT 26
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST26_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST27_INT_FIELD_MASK 0x08000000
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST27_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST27_INT_FIELD_SHIFT 27
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST27_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST28_INT_FIELD_MASK 0x10000000
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST28_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST28_INT_FIELD_SHIFT 28
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST28_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST29_INT_FIELD_MASK 0x20000000
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST29_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST29_INT_FIELD_SHIFT 29
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST29_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST30_INT_FIELD_MASK 0x40000000
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST30_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST30_INT_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST30_INT_FIELD;
#endif
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST31_INT_FIELD_MASK 0x80000000
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST31_INT_FIELD_WIDTH 1
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST31_INT_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_QDEST31_INT_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_REG;
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_REG_OFFSET 0x000009A0

#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISM_ISM_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISM_ISM_FIELD_WIDTH 32
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISM_ISM_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISM_ISM_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISM_REG;
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISM_REG_OFFSET 0x000009A4

#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_IER_IEM_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_IER_IEM_FIELD_WIDTH 32
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_IER_IEM_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_IER_IEM_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_IER_REG;
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_IER_REG_OFFSET 0x000009A8

#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ITR_IST_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ITR_IST_FIELD_WIDTH 32
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ITR_IST_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ITR_IST_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ITR_REG;
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ITR_REG_OFFSET 0x000009AC

#define DSPTCHR_DEBUG_DBG_BYPSS_CNTRL_EN_BYP_FIELD_MASK 0x00000001
#define DSPTCHR_DEBUG_DBG_BYPSS_CNTRL_EN_BYP_FIELD_WIDTH 1
#define DSPTCHR_DEBUG_DBG_BYPSS_CNTRL_EN_BYP_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_BYPSS_CNTRL_EN_BYP_FIELD;
#endif
#define DSPTCHR_DEBUG_DBG_BYPSS_CNTRL_BBID_NON_DLY_FIELD_MASK 0x0000FF00
#define DSPTCHR_DEBUG_DBG_BYPSS_CNTRL_BBID_NON_DLY_FIELD_WIDTH 8
#define DSPTCHR_DEBUG_DBG_BYPSS_CNTRL_BBID_NON_DLY_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_BYPSS_CNTRL_BBID_NON_DLY_FIELD;
#endif
#define DSPTCHR_DEBUG_DBG_BYPSS_CNTRL_BBID_DLY_FIELD_MASK 0x00FF0000
#define DSPTCHR_DEBUG_DBG_BYPSS_CNTRL_BBID_DLY_FIELD_WIDTH 8
#define DSPTCHR_DEBUG_DBG_BYPSS_CNTRL_BBID_DLY_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_BYPSS_CNTRL_BBID_DLY_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_BYPSS_CNTRL_REG;
#define DSPTCHR_DEBUG_DBG_BYPSS_CNTRL_REG_OFFSET 0x000009B0

#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_0_FIELD_MASK 0x0000000F
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_0_FIELD_WIDTH 4
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_0_FIELD;
#endif
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_1_FIELD_MASK 0x000000F0
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_1_FIELD_WIDTH 4
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_1_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_1_FIELD;
#endif
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_2_FIELD_MASK 0x00000F00
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_2_FIELD_WIDTH 4
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_2_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_2_FIELD;
#endif
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_3_FIELD_MASK 0x0000F000
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_3_FIELD_WIDTH 4
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_3_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_3_FIELD;
#endif
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_4_FIELD_MASK 0x000F0000
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_4_FIELD_WIDTH 4
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_4_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_4_FIELD;
#endif
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_5_FIELD_MASK 0x00F00000
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_5_FIELD_WIDTH 4
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_5_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_5_FIELD;
#endif
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_6_FIELD_MASK 0x0F000000
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_6_FIELD_WIDTH 4
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_6_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_6_FIELD;
#endif
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_7_FIELD_MASK 0xF0000000
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_7_FIELD_WIDTH 4
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_7_FIELD_SHIFT 28
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_TSK_CNT_RNR_7_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_REG;
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_REG_OFFSET 0x000009B4

#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_8_FIELD_MASK 0x0000000F
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_8_FIELD_WIDTH 4
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_8_FIELD;
#endif
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_9_FIELD_MASK 0x000000F0
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_9_FIELD_WIDTH 4
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_9_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_9_FIELD;
#endif
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_10_FIELD_MASK 0x00000F00
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_10_FIELD_WIDTH 4
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_10_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_10_FIELD;
#endif
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_11_FIELD_MASK 0x0000F000
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_11_FIELD_WIDTH 4
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_11_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_11_FIELD;
#endif
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_12_FIELD_MASK 0x000F0000
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_12_FIELD_WIDTH 4
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_12_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_12_FIELD;
#endif
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_13_FIELD_MASK 0x00F00000
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_13_FIELD_WIDTH 4
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_13_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_13_FIELD;
#endif
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_14_FIELD_MASK 0x0F000000
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_14_FIELD_WIDTH 4
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_14_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_14_FIELD;
#endif
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_15_FIELD_MASK 0xF0000000
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_15_FIELD_WIDTH 4
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_15_FIELD_SHIFT 28
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_TSK_CNT_RNR_15_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_REG;
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_REG_OFFSET 0x000009B8

#define DSPTCHR_DEBUG_DBG_BUS_CNTRL_DBG_SEL_FIELD_MASK 0x0000001F
#define DSPTCHR_DEBUG_DBG_BUS_CNTRL_DBG_SEL_FIELD_WIDTH 5
#define DSPTCHR_DEBUG_DBG_BUS_CNTRL_DBG_SEL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_BUS_CNTRL_DBG_SEL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_BUS_CNTRL_REG;
#define DSPTCHR_DEBUG_DBG_BUS_CNTRL_REG_OFFSET 0x000009BC

#define DSPTCHR_DEBUG_DBG_VEC_0_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_0_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_0_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_0_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_0_REG;
#define DSPTCHR_DEBUG_DBG_VEC_0_REG_OFFSET 0x000009C0

#define DSPTCHR_DEBUG_DBG_VEC_1_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_1_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_1_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_1_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_1_REG;
#define DSPTCHR_DEBUG_DBG_VEC_1_REG_OFFSET 0x000009C4

#define DSPTCHR_DEBUG_DBG_VEC_2_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_2_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_2_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_2_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_2_REG;
#define DSPTCHR_DEBUG_DBG_VEC_2_REG_OFFSET 0x000009C8

#define DSPTCHR_DEBUG_DBG_VEC_3_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_3_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_3_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_3_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_3_REG;
#define DSPTCHR_DEBUG_DBG_VEC_3_REG_OFFSET 0x000009CC

#define DSPTCHR_DEBUG_DBG_VEC_4_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_4_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_4_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_4_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_4_REG;
#define DSPTCHR_DEBUG_DBG_VEC_4_REG_OFFSET 0x000009D0

#define DSPTCHR_DEBUG_DBG_VEC_5_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_5_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_5_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_5_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_5_REG;
#define DSPTCHR_DEBUG_DBG_VEC_5_REG_OFFSET 0x000009D4

#define DSPTCHR_DEBUG_DBG_VEC_6_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_6_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_6_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_6_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_6_REG;
#define DSPTCHR_DEBUG_DBG_VEC_6_REG_OFFSET 0x000009D8

#define DSPTCHR_DEBUG_DBG_VEC_7_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_7_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_7_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_7_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_7_REG;
#define DSPTCHR_DEBUG_DBG_VEC_7_REG_OFFSET 0x000009DC

#define DSPTCHR_DEBUG_DBG_VEC_8_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_8_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_8_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_8_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_8_REG;
#define DSPTCHR_DEBUG_DBG_VEC_8_REG_OFFSET 0x000009E0

#define DSPTCHR_DEBUG_DBG_VEC_9_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_9_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_9_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_9_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_9_REG;
#define DSPTCHR_DEBUG_DBG_VEC_9_REG_OFFSET 0x000009E4

#define DSPTCHR_DEBUG_DBG_VEC_10_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_10_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_10_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_10_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_10_REG;
#define DSPTCHR_DEBUG_DBG_VEC_10_REG_OFFSET 0x000009E8

#define DSPTCHR_DEBUG_DBG_VEC_11_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_11_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_11_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_11_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_11_REG;
#define DSPTCHR_DEBUG_DBG_VEC_11_REG_OFFSET 0x000009EC

#define DSPTCHR_DEBUG_DBG_VEC_12_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_12_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_12_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_12_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_12_REG;
#define DSPTCHR_DEBUG_DBG_VEC_12_REG_OFFSET 0x000009F0

#define DSPTCHR_DEBUG_DBG_VEC_13_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_13_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_13_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_13_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_13_REG;
#define DSPTCHR_DEBUG_DBG_VEC_13_REG_OFFSET 0x000009F4

#define DSPTCHR_DEBUG_DBG_VEC_14_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_14_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_14_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_14_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_14_REG;
#define DSPTCHR_DEBUG_DBG_VEC_14_REG_OFFSET 0x000009F8

#define DSPTCHR_DEBUG_DBG_VEC_15_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_15_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_15_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_15_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_15_REG;
#define DSPTCHR_DEBUG_DBG_VEC_15_REG_OFFSET 0x000009FC

#define DSPTCHR_DEBUG_DBG_VEC_16_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_16_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_16_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_16_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_16_REG;
#define DSPTCHR_DEBUG_DBG_VEC_16_REG_OFFSET 0x00000A00

#define DSPTCHR_DEBUG_DBG_VEC_17_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_17_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_17_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_17_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_17_REG;
#define DSPTCHR_DEBUG_DBG_VEC_17_REG_OFFSET 0x00000A04

#define DSPTCHR_DEBUG_DBG_VEC_18_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_18_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_18_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_18_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_18_REG;
#define DSPTCHR_DEBUG_DBG_VEC_18_REG_OFFSET 0x00000A08

#define DSPTCHR_DEBUG_DBG_VEC_19_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_19_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_19_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_19_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_19_REG;
#define DSPTCHR_DEBUG_DBG_VEC_19_REG_OFFSET 0x00000A0C

#define DSPTCHR_DEBUG_DBG_VEC_20_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_20_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_20_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_20_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_20_REG;
#define DSPTCHR_DEBUG_DBG_VEC_20_REG_OFFSET 0x00000A10

#define DSPTCHR_DEBUG_DBG_VEC_21_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_21_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_21_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_21_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_21_REG;
#define DSPTCHR_DEBUG_DBG_VEC_21_REG_OFFSET 0x00000A14

#define DSPTCHR_DEBUG_DBG_VEC_22_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_22_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_22_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_22_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_22_REG;
#define DSPTCHR_DEBUG_DBG_VEC_22_REG_OFFSET 0x00000A18

#define DSPTCHR_DEBUG_DBG_VEC_23_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_DBG_VEC_23_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_DBG_VEC_23_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_DBG_VEC_23_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_23_REG;
#define DSPTCHR_DEBUG_DBG_VEC_23_REG_OFFSET 0x00000A1C

#define DSPTCHR_DEBUG_STATISTICS_DBG_STTSTCS_CTRL_DBG_MODE_FIELD_MASK 0x00000003
#define DSPTCHR_DEBUG_STATISTICS_DBG_STTSTCS_CTRL_DBG_MODE_FIELD_WIDTH 2
#define DSPTCHR_DEBUG_STATISTICS_DBG_STTSTCS_CTRL_DBG_MODE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_STATISTICS_DBG_STTSTCS_CTRL_DBG_MODE_FIELD;
#endif
#define DSPTCHR_DEBUG_STATISTICS_DBG_STTSTCS_CTRL_EN_CNTRS_FIELD_MASK 0x00000100
#define DSPTCHR_DEBUG_STATISTICS_DBG_STTSTCS_CTRL_EN_CNTRS_FIELD_WIDTH 1
#define DSPTCHR_DEBUG_STATISTICS_DBG_STTSTCS_CTRL_EN_CNTRS_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_STATISTICS_DBG_STTSTCS_CTRL_EN_CNTRS_FIELD;
#endif
#define DSPTCHR_DEBUG_STATISTICS_DBG_STTSTCS_CTRL_CLR_CNTRS_FIELD_MASK 0x00000200
#define DSPTCHR_DEBUG_STATISTICS_DBG_STTSTCS_CTRL_CLR_CNTRS_FIELD_WIDTH 1
#define DSPTCHR_DEBUG_STATISTICS_DBG_STTSTCS_CTRL_CLR_CNTRS_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_STATISTICS_DBG_STTSTCS_CTRL_CLR_CNTRS_FIELD;
#endif
#define DSPTCHR_DEBUG_STATISTICS_DBG_STTSTCS_CTRL_DBG_RNR_SEL_FIELD_MASK 0x000F0000
#define DSPTCHR_DEBUG_STATISTICS_DBG_STTSTCS_CTRL_DBG_RNR_SEL_FIELD_WIDTH 4
#define DSPTCHR_DEBUG_STATISTICS_DBG_STTSTCS_CTRL_DBG_RNR_SEL_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_STATISTICS_DBG_STTSTCS_CTRL_DBG_RNR_SEL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_STATISTICS_DBG_STTSTCS_CTRL_REG;
#define DSPTCHR_DEBUG_STATISTICS_DBG_STTSTCS_CTRL_REG_OFFSET 0x00000A70

#define DSPTCHR_DEBUG_STATISTICS_DBG_CNT_DBG_VEC_VAL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_DEBUG_STATISTICS_DBG_CNT_DBG_VEC_VAL_FIELD_WIDTH 32
#define DSPTCHR_DEBUG_STATISTICS_DBG_CNT_DBG_VEC_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_DEBUG_STATISTICS_DBG_CNT_DBG_VEC_VAL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_DEBUG_STATISTICS_DBG_CNT_REG;
#define DSPTCHR_DEBUG_STATISTICS_DBG_CNT_REG_OFFSET 0x00000A80
#define DSPTCHR_DEBUG_STATISTICS_DBG_CNT_REG_RAM_CNT 32

#define DSPTCHR_QDES_HEAD_HEAD_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_QDES_HEAD_HEAD_FIELD_WIDTH 32
#define DSPTCHR_QDES_HEAD_HEAD_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QDES_HEAD_HEAD_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_QDES_HEAD_REG;
#define DSPTCHR_QDES_HEAD_REG_OFFSET 0x00002000
#define DSPTCHR_QDES_HEAD_REG_RAM_CNT 32

#define DSPTCHR_QDES_BFOUT_BFOUT_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_QDES_BFOUT_BFOUT_FIELD_WIDTH 32
#define DSPTCHR_QDES_BFOUT_BFOUT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QDES_BFOUT_BFOUT_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_QDES_BFOUT_REG;
#define DSPTCHR_QDES_BFOUT_REG_OFFSET 0x00002004
#define DSPTCHR_QDES_BFOUT_REG_RAM_CNT 32

#define DSPTCHR_QDES_BUFIN_BUFIN_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_QDES_BUFIN_BUFIN_FIELD_WIDTH 32
#define DSPTCHR_QDES_BUFIN_BUFIN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QDES_BUFIN_BUFIN_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_QDES_BUFIN_REG;
#define DSPTCHR_QDES_BUFIN_REG_OFFSET 0x00002008
#define DSPTCHR_QDES_BUFIN_REG_RAM_CNT 32

#define DSPTCHR_QDES_TAIL_TAIL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_QDES_TAIL_TAIL_FIELD_WIDTH 32
#define DSPTCHR_QDES_TAIL_TAIL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QDES_TAIL_TAIL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_QDES_TAIL_REG;
#define DSPTCHR_QDES_TAIL_REG_OFFSET 0x0000200C
#define DSPTCHR_QDES_TAIL_REG_RAM_CNT 32

#define DSPTCHR_QDES_FBDNULL_FBDNULL_FIELD_MASK 0x00000001
#define DSPTCHR_QDES_FBDNULL_FBDNULL_FIELD_WIDTH 1
#define DSPTCHR_QDES_FBDNULL_FBDNULL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QDES_FBDNULL_FBDNULL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_QDES_FBDNULL_REG;
#define DSPTCHR_QDES_FBDNULL_REG_OFFSET 0x00002010
#define DSPTCHR_QDES_FBDNULL_REG_RAM_CNT 32

#define DSPTCHR_QDES_NULLBD_NULLBD_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_QDES_NULLBD_NULLBD_FIELD_WIDTH 32
#define DSPTCHR_QDES_NULLBD_NULLBD_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QDES_NULLBD_NULLBD_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_QDES_NULLBD_REG;
#define DSPTCHR_QDES_NULLBD_REG_OFFSET 0x00002014
#define DSPTCHR_QDES_NULLBD_REG_RAM_CNT 32

#define DSPTCHR_QDES_BUFAVAIL_BUFAVAIL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_QDES_BUFAVAIL_BUFAVAIL_FIELD_WIDTH 32
#define DSPTCHR_QDES_BUFAVAIL_BUFAVAIL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QDES_BUFAVAIL_BUFAVAIL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_QDES_BUFAVAIL_REG;
#define DSPTCHR_QDES_BUFAVAIL_REG_OFFSET 0x00002018
#define DSPTCHR_QDES_BUFAVAIL_REG_RAM_CNT 32

#define DSPTCHR_QDES_REG_Q_HEAD_HEAD_FIELD_MASK 0x000003FF
#define DSPTCHR_QDES_REG_Q_HEAD_HEAD_FIELD_WIDTH 10
#define DSPTCHR_QDES_REG_Q_HEAD_HEAD_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QDES_REG_Q_HEAD_HEAD_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_QDES_REG_Q_HEAD_REG;
#define DSPTCHR_QDES_REG_Q_HEAD_REG_OFFSET 0x00002600
#define DSPTCHR_QDES_REG_Q_HEAD_REG_RAM_CNT 32

#define DSPTCHR_QDES_REG_VIQ_HEAD_VLD_VIQ_HEAD_VLD_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_QDES_REG_VIQ_HEAD_VLD_VIQ_HEAD_VLD_FIELD_WIDTH 32
#define DSPTCHR_QDES_REG_VIQ_HEAD_VLD_VIQ_HEAD_VLD_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QDES_REG_VIQ_HEAD_VLD_VIQ_HEAD_VLD_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_QDES_REG_VIQ_HEAD_VLD_REG;
#define DSPTCHR_QDES_REG_VIQ_HEAD_VLD_REG_OFFSET 0x00002680

#define DSPTCHR_QDES_REG_VIQ_CHRNCY_VLD_CHRNCY_VLD_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_QDES_REG_VIQ_CHRNCY_VLD_CHRNCY_VLD_FIELD_WIDTH 32
#define DSPTCHR_QDES_REG_VIQ_CHRNCY_VLD_CHRNCY_VLD_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QDES_REG_VIQ_CHRNCY_VLD_CHRNCY_VLD_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_QDES_REG_VIQ_CHRNCY_VLD_REG;
#define DSPTCHR_QDES_REG_VIQ_CHRNCY_VLD_REG_OFFSET 0x00002684

#define DSPTCHR_QDES_REG_VEQ_HEAD_VLD_VIQ_HEAD_VLD_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_QDES_REG_VEQ_HEAD_VLD_VIQ_HEAD_VLD_FIELD_WIDTH 32
#define DSPTCHR_QDES_REG_VEQ_HEAD_VLD_VIQ_HEAD_VLD_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QDES_REG_VEQ_HEAD_VLD_VIQ_HEAD_VLD_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_QDES_REG_VEQ_HEAD_VLD_REG;
#define DSPTCHR_QDES_REG_VEQ_HEAD_VLD_REG_OFFSET 0x00002688

#define DSPTCHR_QDES_REG_QDES_BUF_AVL_CNTRL_USE_BUF_AVL_FIELD_MASK 0x00000001
#define DSPTCHR_QDES_REG_QDES_BUF_AVL_CNTRL_USE_BUF_AVL_FIELD_WIDTH 1
#define DSPTCHR_QDES_REG_QDES_BUF_AVL_CNTRL_USE_BUF_AVL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QDES_REG_QDES_BUF_AVL_CNTRL_USE_BUF_AVL_FIELD;
#endif
#define DSPTCHR_QDES_REG_QDES_BUF_AVL_CNTRL_DEC_BUFOUT_WHEN_MLTCST_FIELD_MASK 0x00000002
#define DSPTCHR_QDES_REG_QDES_BUF_AVL_CNTRL_DEC_BUFOUT_WHEN_MLTCST_FIELD_WIDTH 1
#define DSPTCHR_QDES_REG_QDES_BUF_AVL_CNTRL_DEC_BUFOUT_WHEN_MLTCST_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_QDES_REG_QDES_BUF_AVL_CNTRL_DEC_BUFOUT_WHEN_MLTCST_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_QDES_REG_QDES_BUF_AVL_CNTRL_REG;
#define DSPTCHR_QDES_REG_QDES_BUF_AVL_CNTRL_REG_OFFSET 0x0000268C

#define DSPTCHR_FLLDES_HEAD_HEAD_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_FLLDES_HEAD_HEAD_FIELD_WIDTH 32
#define DSPTCHR_FLLDES_HEAD_HEAD_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_FLLDES_HEAD_HEAD_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_FLLDES_HEAD_REG;
#define DSPTCHR_FLLDES_HEAD_REG_OFFSET 0x00002700

#define DSPTCHR_FLLDES_BFOUT_COUNT_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_FLLDES_BFOUT_COUNT_FIELD_WIDTH 32
#define DSPTCHR_FLLDES_BFOUT_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_FLLDES_BFOUT_COUNT_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_FLLDES_BFOUT_REG;
#define DSPTCHR_FLLDES_BFOUT_REG_OFFSET 0x00002704

#define DSPTCHR_FLLDES_BFIN_BFIN_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_FLLDES_BFIN_BFIN_FIELD_WIDTH 32
#define DSPTCHR_FLLDES_BFIN_BFIN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_FLLDES_BFIN_BFIN_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_FLLDES_BFIN_REG;
#define DSPTCHR_FLLDES_BFIN_REG_OFFSET 0x00002708

#define DSPTCHR_FLLDES_TAIL_TAIL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_FLLDES_TAIL_TAIL_FIELD_WIDTH 32
#define DSPTCHR_FLLDES_TAIL_TAIL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_FLLDES_TAIL_TAIL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_FLLDES_TAIL_REG;
#define DSPTCHR_FLLDES_TAIL_REG_OFFSET 0x0000270C

#define DSPTCHR_FLLDES_FLLDROP_DRPCNT_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_FLLDES_FLLDROP_DRPCNT_FIELD_WIDTH 32
#define DSPTCHR_FLLDES_FLLDROP_DRPCNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_FLLDES_FLLDROP_DRPCNT_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_FLLDES_FLLDROP_REG;
#define DSPTCHR_FLLDES_FLLDROP_REG_OFFSET 0x00002710

#define DSPTCHR_FLLDES_LTINT_MINBUF_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_FLLDES_LTINT_MINBUF_FIELD_WIDTH 32
#define DSPTCHR_FLLDES_LTINT_MINBUF_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_FLLDES_LTINT_MINBUF_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_FLLDES_LTINT_REG;
#define DSPTCHR_FLLDES_LTINT_REG_OFFSET 0x00002714

#define DSPTCHR_FLLDES_BUFAVAIL_BUFAVAIL_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_FLLDES_BUFAVAIL_BUFAVAIL_FIELD_WIDTH 32
#define DSPTCHR_FLLDES_BUFAVAIL_BUFAVAIL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_FLLDES_BUFAVAIL_BUFAVAIL_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_FLLDES_BUFAVAIL_REG;
#define DSPTCHR_FLLDES_BUFAVAIL_REG_OFFSET 0x00002720

#define DSPTCHR_FLLDES_FREEMIN_FREEMIN_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_FLLDES_FREEMIN_FREEMIN_FIELD_WIDTH 32
#define DSPTCHR_FLLDES_FREEMIN_FREEMIN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_FLLDES_FREEMIN_FREEMIN_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_FLLDES_FREEMIN_REG;
#define DSPTCHR_FLLDES_FREEMIN_REG_OFFSET 0x00002724

#define DSPTCHR_BDRAM_NEXT_DATA_DATA_FIELD_MASK 0x00000FFC
#define DSPTCHR_BDRAM_NEXT_DATA_DATA_FIELD_WIDTH 10
#define DSPTCHR_BDRAM_NEXT_DATA_DATA_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_BDRAM_NEXT_DATA_DATA_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_BDRAM_NEXT_DATA_REG;
#define DSPTCHR_BDRAM_NEXT_DATA_REG_OFFSET 0x00003000
#define DSPTCHR_BDRAM_NEXT_DATA_REG_RAM_CNT 1024

#define DSPTCHR_BDRAM_PREV_DATA_DATA_FIELD_MASK 0x00000FFC
#define DSPTCHR_BDRAM_PREV_DATA_DATA_FIELD_WIDTH 10
#define DSPTCHR_BDRAM_PREV_DATA_DATA_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_BDRAM_PREV_DATA_DATA_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_BDRAM_PREV_DATA_REG;
#define DSPTCHR_BDRAM_PREV_DATA_REG_OFFSET 0x00004000
#define DSPTCHR_BDRAM_PREV_DATA_REG_RAM_CNT 1024

#define DSPTCHR_PDRAM_DATA_DATA_FIELD_MASK 0xFFFFFFFF
#define DSPTCHR_PDRAM_DATA_DATA_FIELD_WIDTH 32
#define DSPTCHR_PDRAM_DATA_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DSPTCHR_PDRAM_DATA_DATA_FIELD;
#endif
extern const ru_reg_rec DSPTCHR_PDRAM_DATA_REG;
#define DSPTCHR_PDRAM_DATA_REG_OFFSET 0x00008000
#define DSPTCHR_PDRAM_DATA_REG_RAM_CNT 4096

extern const ru_block_rec DSPTCHR_BLOCK;

#endif
