Timing Analyzer report for PBL2
Wed Dec 27 22:06:34 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'B0'
 12. Setup: 'debouncer:debouncer0|d_ff:d0|q'
 13. Setup: 'divisor_clk:divisor_clk|d_ff:d12|q'
 14. Setup: 'divisor_clk:divisor_clk|d_ff:d2|q'
 15. Setup: 'divisor_clk:divisor_clk|d_ff:d9|q'
 16. Setup: 'divisor_clk:divisor_clk|d_ff:d0|q'
 17. Setup: 'divisor_clk:divisor_clk|d_ff:d4|q'
 18. Setup: 'divisor_clk:divisor_clk|d_ff:d6|q'
 19. Setup: 'divisor_clk:divisor_clk|d_ff:d11|q'
 20. Setup: 'divisor_clk:divisor_clk|d_ff:d5|q'
 21. Setup: 'divisor_clk:divisor_clk|d_ff:d8|q'
 22. Setup: 'divisor_clk:divisor_clk|d_ff:d1|q'
 23. Setup: 'divisor_clk:divisor_clk|d_ff:d10|q'
 24. Setup: 'divisor_clk:divisor_clk|d_ff:d3|q'
 25. Setup: 'divisor_clk:divisor_clk|d_ff:d7|q'
 26. Setup: 'clk'
 27. Hold: 'clk'
 28. Hold: 'divisor_clk:divisor_clk|d_ff:d12|q'
 29. Hold: 'divisor_clk:divisor_clk|d_ff:d7|q'
 30. Hold: 'divisor_clk:divisor_clk|d_ff:d3|q'
 31. Hold: 'divisor_clk:divisor_clk|d_ff:d10|q'
 32. Hold: 'divisor_clk:divisor_clk|d_ff:d1|q'
 33. Hold: 'divisor_clk:divisor_clk|d_ff:d8|q'
 34. Hold: 'divisor_clk:divisor_clk|d_ff:d5|q'
 35. Hold: 'divisor_clk:divisor_clk|d_ff:d11|q'
 36. Hold: 'divisor_clk:divisor_clk|d_ff:d4|q'
 37. Hold: 'divisor_clk:divisor_clk|d_ff:d6|q'
 38. Hold: 'divisor_clk:divisor_clk|d_ff:d0|q'
 39. Hold: 'divisor_clk:divisor_clk|d_ff:d9|q'
 40. Hold: 'divisor_clk:divisor_clk|d_ff:d2|q'
 41. Hold: 'B0'
 42. Hold: 'debouncer:debouncer0|d_ff:d0|q'
 43. Setup Transfers
 44. Hold Transfers
 45. Report TCCS
 46. Report RSKM
 47. Unconstrained Paths Summary
 48. Clock Status Summary
 49. Unconstrained Input Ports
 50. Unconstrained Output Ports
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; PBL2                                                ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM240T100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processors 3-4         ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                 ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; Clock Name                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; B0                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { B0 }                                 ;
; clk                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                ;
; debouncer:debouncer0|d_ff:d0|q     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { debouncer:debouncer0|d_ff:d0|q }     ;
; divisor_clk:divisor_clk|d_ff:d0|q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clk:divisor_clk|d_ff:d0|q }  ;
; divisor_clk:divisor_clk|d_ff:d1|q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clk:divisor_clk|d_ff:d1|q }  ;
; divisor_clk:divisor_clk|d_ff:d2|q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clk:divisor_clk|d_ff:d2|q }  ;
; divisor_clk:divisor_clk|d_ff:d3|q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clk:divisor_clk|d_ff:d3|q }  ;
; divisor_clk:divisor_clk|d_ff:d4|q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clk:divisor_clk|d_ff:d4|q }  ;
; divisor_clk:divisor_clk|d_ff:d5|q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clk:divisor_clk|d_ff:d5|q }  ;
; divisor_clk:divisor_clk|d_ff:d6|q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clk:divisor_clk|d_ff:d6|q }  ;
; divisor_clk:divisor_clk|d_ff:d7|q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clk:divisor_clk|d_ff:d7|q }  ;
; divisor_clk:divisor_clk|d_ff:d8|q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clk:divisor_clk|d_ff:d8|q }  ;
; divisor_clk:divisor_clk|d_ff:d9|q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clk:divisor_clk|d_ff:d9|q }  ;
; divisor_clk:divisor_clk|d_ff:d10|q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clk:divisor_clk|d_ff:d10|q } ;
; divisor_clk:divisor_clk|d_ff:d11|q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clk:divisor_clk|d_ff:d11|q } ;
; divisor_clk:divisor_clk|d_ff:d12|q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clk:divisor_clk|d_ff:d12|q } ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                      ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                          ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; 287.52 MHz ; 287.52 MHz      ; debouncer:debouncer0|d_ff:d0|q     ;                                                               ;
; 369.69 MHz ; 369.69 MHz      ; divisor_clk:divisor_clk|d_ff:d12|q ;                                                               ;
; 401.45 MHz ; 304.04 MHz      ; B0                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Setup Summary                                               ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; B0                                 ; -7.313 ; -159.833      ;
; debouncer:debouncer0|d_ff:d0|q     ; -2.478 ; -6.105        ;
; divisor_clk:divisor_clk|d_ff:d12|q ; -1.705 ; -5.665        ;
; divisor_clk:divisor_clk|d_ff:d2|q  ; 0.203  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d9|q  ; 0.457  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d0|q  ; 0.466  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d4|q  ; 0.467  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d6|q  ; 0.467  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d11|q ; 0.687  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d5|q  ; 0.801  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d8|q  ; 0.816  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d1|q  ; 1.228  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d10|q ; 1.545  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d3|q  ; 1.642  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d7|q  ; 1.839  ; 0.000         ;
; clk                                ; 2.924  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Hold Summary                                                ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk                                ; -2.978 ; -2.978        ;
; divisor_clk:divisor_clk|d_ff:d12|q ; -2.351 ; -2.351        ;
; divisor_clk:divisor_clk|d_ff:d7|q  ; -1.893 ; -1.893        ;
; divisor_clk:divisor_clk|d_ff:d3|q  ; -1.696 ; -1.696        ;
; divisor_clk:divisor_clk|d_ff:d10|q ; -1.599 ; -1.599        ;
; divisor_clk:divisor_clk|d_ff:d1|q  ; -1.282 ; -1.282        ;
; divisor_clk:divisor_clk|d_ff:d8|q  ; -0.870 ; -0.870        ;
; divisor_clk:divisor_clk|d_ff:d5|q  ; -0.855 ; -0.855        ;
; divisor_clk:divisor_clk|d_ff:d11|q ; -0.741 ; -0.741        ;
; divisor_clk:divisor_clk|d_ff:d4|q  ; -0.521 ; -0.521        ;
; divisor_clk:divisor_clk|d_ff:d6|q  ; -0.521 ; -0.521        ;
; divisor_clk:divisor_clk|d_ff:d0|q  ; -0.520 ; -0.520        ;
; divisor_clk:divisor_clk|d_ff:d9|q  ; -0.511 ; -0.511        ;
; divisor_clk:divisor_clk|d_ff:d2|q  ; -0.257 ; -0.257        ;
; B0                                 ; 1.292  ; 0.000         ;
; debouncer:debouncer0|d_ff:d0|q     ; 1.956  ; 0.000         ;
+------------------------------------+--------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+-------------------------------------------------------------+
; Minimum Pulse Width Summary                                 ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; B0                                 ; -2.289 ; -2.289        ;
; clk                                ; -2.289 ; -2.289        ;
; debouncer:debouncer0|d_ff:d0|q     ; 0.234  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d0|q  ; 0.234  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d10|q ; 0.234  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d11|q ; 0.234  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d12|q ; 0.234  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d1|q  ; 0.234  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d2|q  ; 0.234  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d3|q  ; 0.234  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d4|q  ; 0.234  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d5|q  ; 0.234  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d6|q  ; 0.234  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d7|q  ; 0.234  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d8|q  ; 0.234  ; 0.000         ;
; divisor_clk:divisor_clk|d_ff:d9|q  ; 0.234  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'B0'                                                                                                                                                                               ;
+--------+--------------------------------------------+---------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                     ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -7.313 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; d_ff:d0|q                                   ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 9.498      ;
; -7.126 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; d_ff:d0|q                                   ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 9.311      ;
; -7.064 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; d_ff:d0|q                                   ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 9.249      ;
; -5.936 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade33|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 8.121      ;
; -5.707 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade21|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 7.892      ;
; -5.623 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade34|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 7.808      ;
; -5.591 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade29|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 7.776      ;
; -5.584 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade26|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 7.769      ;
; -5.561 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade34|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 7.746      ;
; -5.410 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade33|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 7.595      ;
; -5.407 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade33|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 7.592      ;
; -5.389 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade29|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 7.574      ;
; -5.358 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade13|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 7.543      ;
; -5.336 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade27|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 7.521      ;
; -5.308 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade5|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 7.493      ;
; -5.203 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade34|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 7.388      ;
; -5.108 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade21|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 7.293      ;
; -5.063 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade26|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 7.248      ;
; -5.051 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade13|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 7.236      ;
; -5.029 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade29|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 7.214      ;
; -5.026 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade27|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 7.211      ;
; -4.991 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade8|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 7.176      ;
; -4.986 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade14|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 7.171      ;
; -4.984 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade9|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 7.169      ;
; -4.894 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade21|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 7.079      ;
; -4.819 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade13|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 7.004      ;
; -4.782 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade9|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.967      ;
; -4.750 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade5|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.935      ;
; -4.746 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade10|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.931      ;
; -4.729 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade27|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.914      ;
; -4.580 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade4|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.765      ;
; -4.576 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade3|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.761      ;
; -4.573 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade0|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.758      ;
; -4.536 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade31|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.721      ;
; -4.534 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade30|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.719      ;
; -4.516 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade10|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.701      ;
; -4.511 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade31|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.696      ;
; -4.442 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade26|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.627      ;
; -4.422 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade9|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.607      ;
; -4.361 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade32|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.546      ;
; -4.350 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade19|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.535      ;
; -4.334 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade8|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.519      ;
; -4.330 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade10|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.515      ;
; -4.311 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade16|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.496      ;
; -4.306 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade6|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.491      ;
; -4.305 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade30|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.490      ;
; -4.304 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade20|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.489      ;
; -4.257 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade24|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.442      ;
; -4.173 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade14|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.358      ;
; -4.168 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade25|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.353      ;
; -4.134 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade12|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.319      ;
; -4.119 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade32|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.304      ;
; -4.105 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade24|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.290      ;
; -4.086 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade16|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.271      ;
; -4.084 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade6|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.269      ;
; -4.077 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade24|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.262      ;
; -4.049 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade3|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.234      ;
; -4.042 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade19|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.227      ;
; -4.022 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade4|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.207      ;
; -4.020 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade32|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.205      ;
; -4.015 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade0|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.200      ;
; -3.988 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade20|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.173      ;
; -3.977 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade16|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.162      ;
; -3.972 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade6|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.157      ;
; -3.875 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade20|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 6.060      ;
; -3.772 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade28|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 5.957      ;
; -3.763 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade3|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 5.948      ;
; -3.762 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade19|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 5.947      ;
; -3.627 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade2|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 5.812      ;
; -3.578 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade5|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 5.763      ;
; -3.576 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade12|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 5.761      ;
; -3.561 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade25|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 5.746      ;
; -3.548 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade1|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 5.733      ;
; -3.508 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade23|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 5.693      ;
; -3.306 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade23|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 5.491      ;
; -3.297 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade18|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 5.482      ;
; -3.277 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade2|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 5.462      ;
; -3.125 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade0|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 5.310      ;
; -3.123 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade22|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 5.308      ;
; -3.030 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade15|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 5.215      ;
; -2.946 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade23|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 5.131      ;
; -2.921 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade22|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 5.106      ;
; -2.904 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade11|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 5.089      ;
; -2.835 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade8|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 5.020      ;
; -2.831 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade30|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 5.016      ;
; -2.829 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade1|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 5.014      ;
; -2.751 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade11|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 4.936      ;
; -2.723 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade15|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 4.908      ;
; -2.651 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade11|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 4.836      ;
; -2.640 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade18|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 4.825      ;
; -2.603 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade15|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 4.788      ;
; -2.561 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade22|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 4.746      ;
; -2.481 ; contador_sin_3bit:contador_mapa|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade7|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 4.666      ;
; -2.432 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade4|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 4.617      ;
; -2.329 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade7|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 4.514      ;
; -2.301 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade7|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 4.486      ;
; -2.090 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade17|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 4.275      ;
; -2.056 ; contador_sin_3bit:contador_mapa|d_ff:d2|q  ; verf_acerto_ataque:verf_unidade17|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 4.241      ;
; -2.018 ; contador_sin_3bit:contador_mapa|d_ff:d1|q  ; verf_acerto_ataque:verf_unidade2|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; 0.500        ; 2.018      ; 4.203      ;
; -1.491 ; verf_acerto_ataque:verf_unidade1|d_ff:d0|q ; verf_acerto_ataque:verf_unidade1|d_ff:d0|q  ; B0                             ; B0          ; 1.000        ; 0.000      ; 2.158      ;
+--------+--------------------------------------------+---------------------------------------------+--------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'debouncer:debouncer0|d_ff:d0|q'                                                                                                                                                                   ;
+--------+-------------------------------------------+-------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -2.478 ; contador_sin_3bit:contador_mapa|d_ff:d0|q ; contador_sin_3bit:contador_mapa|d_ff:d2|q ; debouncer:debouncer0|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; 1.000        ; 0.000      ; 3.145      ;
; -2.411 ; contador_sin_3bit:contador_mapa|d_ff:d1|q ; contador_sin_3bit:contador_mapa|d_ff:d2|q ; debouncer:debouncer0|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; 1.000        ; 0.000      ; 3.078      ;
; -2.117 ; contador_sin_3bit:contador_mapa|d_ff:d0|q ; contador_sin_3bit:contador_mapa|d_ff:d1|q ; debouncer:debouncer0|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; 1.000        ; 0.000      ; 2.784      ;
; -1.736 ; contador_sin_3bit:contador_mapa|d_ff:d1|q ; contador_sin_3bit:contador_mapa|d_ff:d1|q ; debouncer:debouncer0|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; 1.000        ; 0.000      ; 2.403      ;
; -1.721 ; contador_sin_3bit:contador_mapa|d_ff:d2|q ; contador_sin_3bit:contador_mapa|d_ff:d2|q ; debouncer:debouncer0|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; 1.000        ; 0.000      ; 2.388      ;
; -1.510 ; contador_sin_3bit:contador_mapa|d_ff:d0|q ; contador_sin_3bit:contador_mapa|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; 1.000        ; 0.000      ; 2.177      ;
+--------+-------------------------------------------+-------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisor_clk:divisor_clk|d_ff:d12|q'                                                                                                                                                                       ;
+--------+-------------------------------------------+-------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.705 ; contador_sin_2bit:contador_2bit|d_ff:d1|q ; contador_sin_3bit:contador_3bit|d_ff:d2|q ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; 1.000        ; 0.000      ; 2.372      ;
; -1.508 ; contador_sin_2bit:contador_2bit|d_ff:d0|q ; contador_sin_3bit:contador_3bit|d_ff:d2|q ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; 1.000        ; 0.000      ; 2.175      ;
; -1.504 ; contador_sin_2bit:contador_2bit|d_ff:d0|q ; contador_sin_2bit:contador_2bit|d_ff:d1|q ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; 1.000        ; 0.000      ; 2.171      ;
; -1.500 ; contador_sin_2bit:contador_2bit|d_ff:d0|q ; contador_sin_2bit:contador_2bit|d_ff:d0|q ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; 1.000        ; 0.000      ; 2.167      ;
; -1.230 ; contador_sin_2bit:contador_2bit|d_ff:d1|q ; contador_sin_2bit:contador_2bit|d_ff:d1|q ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; 1.000        ; 0.000      ; 1.897      ;
; -1.222 ; contador_sin_3bit:contador_3bit|d_ff:d2|q ; contador_sin_3bit:contador_3bit|d_ff:d2|q ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; 1.000        ; 0.000      ; 1.889      ;
; -0.956 ; debouncer:debouncer0|d_ff:d1|q            ; debouncer:debouncer0|d_ff:d2|q            ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; 1.000        ; 0.000      ; 1.623      ;
; 2.297  ; debouncer:debouncer0|d_ff:d0|q            ; debouncer:debouncer0|d_ff:d1|q            ; debouncer:debouncer0|d_ff:d0|q     ; divisor_clk:divisor_clk|d_ff:d12|q ; 0.500        ; 3.649      ; 1.895      ;
; 2.797  ; debouncer:debouncer0|d_ff:d0|q            ; debouncer:debouncer0|d_ff:d1|q            ; debouncer:debouncer0|d_ff:d0|q     ; divisor_clk:divisor_clk|d_ff:d12|q ; 1.000        ; 3.649      ; 1.895      ;
+--------+-------------------------------------------+-------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisor_clk:divisor_clk|d_ff:d2|q'                                                                                                                                                     ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.203 ; divisor_clk:divisor_clk|d_ff:d3|q ; divisor_clk:divisor_clk|d_ff:d3|q ; divisor_clk:divisor_clk|d_ff:d3|q ; divisor_clk:divisor_clk|d_ff:d2|q ; 0.500        ; 1.806      ; 2.146      ;
; 0.703 ; divisor_clk:divisor_clk|d_ff:d3|q ; divisor_clk:divisor_clk|d_ff:d3|q ; divisor_clk:divisor_clk|d_ff:d3|q ; divisor_clk:divisor_clk|d_ff:d2|q ; 1.000        ; 1.806      ; 2.146      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisor_clk:divisor_clk|d_ff:d9|q'                                                                                                                                                        ;
+-------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.457 ; divisor_clk:divisor_clk|d_ff:d10|q ; divisor_clk:divisor_clk|d_ff:d10|q ; divisor_clk:divisor_clk|d_ff:d10|q ; divisor_clk:divisor_clk|d_ff:d9|q ; 0.500        ; 1.793      ; 1.879      ;
; 0.957 ; divisor_clk:divisor_clk|d_ff:d10|q ; divisor_clk:divisor_clk|d_ff:d10|q ; divisor_clk:divisor_clk|d_ff:d10|q ; divisor_clk:divisor_clk|d_ff:d9|q ; 1.000        ; 1.793      ; 1.879      ;
+-------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisor_clk:divisor_clk|d_ff:d0|q'                                                                                                                                                     ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.466 ; divisor_clk:divisor_clk|d_ff:d1|q ; divisor_clk:divisor_clk|d_ff:d1|q ; divisor_clk:divisor_clk|d_ff:d1|q ; divisor_clk:divisor_clk|d_ff:d0|q ; 0.500        ; 1.793      ; 1.870      ;
; 0.966 ; divisor_clk:divisor_clk|d_ff:d1|q ; divisor_clk:divisor_clk|d_ff:d1|q ; divisor_clk:divisor_clk|d_ff:d1|q ; divisor_clk:divisor_clk|d_ff:d0|q ; 1.000        ; 1.793      ; 1.870      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisor_clk:divisor_clk|d_ff:d4|q'                                                                                                                                                     ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.467 ; divisor_clk:divisor_clk|d_ff:d5|q ; divisor_clk:divisor_clk|d_ff:d5|q ; divisor_clk:divisor_clk|d_ff:d5|q ; divisor_clk:divisor_clk|d_ff:d4|q ; 0.500        ; 1.785      ; 1.861      ;
; 0.967 ; divisor_clk:divisor_clk|d_ff:d5|q ; divisor_clk:divisor_clk|d_ff:d5|q ; divisor_clk:divisor_clk|d_ff:d5|q ; divisor_clk:divisor_clk|d_ff:d4|q ; 1.000        ; 1.785      ; 1.861      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisor_clk:divisor_clk|d_ff:d6|q'                                                                                                                                                     ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.467 ; divisor_clk:divisor_clk|d_ff:d7|q ; divisor_clk:divisor_clk|d_ff:d7|q ; divisor_clk:divisor_clk|d_ff:d7|q ; divisor_clk:divisor_clk|d_ff:d6|q ; 0.500        ; 1.785      ; 1.861      ;
; 0.967 ; divisor_clk:divisor_clk|d_ff:d7|q ; divisor_clk:divisor_clk|d_ff:d7|q ; divisor_clk:divisor_clk|d_ff:d7|q ; divisor_clk:divisor_clk|d_ff:d6|q ; 1.000        ; 1.785      ; 1.861      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisor_clk:divisor_clk|d_ff:d11|q'                                                                                                                                                        ;
+-------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.687 ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d11|q ; 0.500        ; 2.263      ; 2.119      ;
; 1.187 ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d11|q ; 1.000        ; 2.263      ; 2.119      ;
+-------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisor_clk:divisor_clk|d_ff:d5|q'                                                                                                                                                     ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.801 ; divisor_clk:divisor_clk|d_ff:d6|q ; divisor_clk:divisor_clk|d_ff:d6|q ; divisor_clk:divisor_clk|d_ff:d6|q ; divisor_clk:divisor_clk|d_ff:d5|q ; 0.500        ; 2.136      ; 1.878      ;
; 1.301 ; divisor_clk:divisor_clk|d_ff:d6|q ; divisor_clk:divisor_clk|d_ff:d6|q ; divisor_clk:divisor_clk|d_ff:d6|q ; divisor_clk:divisor_clk|d_ff:d5|q ; 1.000        ; 2.136      ; 1.878      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisor_clk:divisor_clk|d_ff:d8|q'                                                                                                                                                     ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.816 ; divisor_clk:divisor_clk|d_ff:d9|q ; divisor_clk:divisor_clk|d_ff:d9|q ; divisor_clk:divisor_clk|d_ff:d9|q ; divisor_clk:divisor_clk|d_ff:d8|q ; 0.500        ; 2.160      ; 1.887      ;
; 1.316 ; divisor_clk:divisor_clk|d_ff:d9|q ; divisor_clk:divisor_clk|d_ff:d9|q ; divisor_clk:divisor_clk|d_ff:d9|q ; divisor_clk:divisor_clk|d_ff:d8|q ; 1.000        ; 2.160      ; 1.887      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisor_clk:divisor_clk|d_ff:d1|q'                                                                                                                                                     ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 1.228 ; divisor_clk:divisor_clk|d_ff:d2|q ; divisor_clk:divisor_clk|d_ff:d2|q ; divisor_clk:divisor_clk|d_ff:d2|q ; divisor_clk:divisor_clk|d_ff:d1|q ; 0.500        ; 2.839      ; 2.154      ;
; 1.728 ; divisor_clk:divisor_clk|d_ff:d2|q ; divisor_clk:divisor_clk|d_ff:d2|q ; divisor_clk:divisor_clk|d_ff:d2|q ; divisor_clk:divisor_clk|d_ff:d1|q ; 1.000        ; 2.839      ; 2.154      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisor_clk:divisor_clk|d_ff:d10|q'                                                                                                                                                        ;
+-------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.545 ; divisor_clk:divisor_clk|d_ff:d11|q ; divisor_clk:divisor_clk|d_ff:d11|q ; divisor_clk:divisor_clk|d_ff:d11|q ; divisor_clk:divisor_clk|d_ff:d10|q ; 0.500        ; 2.872      ; 1.870      ;
; 2.045 ; divisor_clk:divisor_clk|d_ff:d11|q ; divisor_clk:divisor_clk|d_ff:d11|q ; divisor_clk:divisor_clk|d_ff:d11|q ; divisor_clk:divisor_clk|d_ff:d10|q ; 1.000        ; 2.872      ; 1.870      ;
+-------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisor_clk:divisor_clk|d_ff:d3|q'                                                                                                                                                     ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 1.642 ; divisor_clk:divisor_clk|d_ff:d4|q ; divisor_clk:divisor_clk|d_ff:d4|q ; divisor_clk:divisor_clk|d_ff:d4|q ; divisor_clk:divisor_clk|d_ff:d3|q ; 0.500        ; 2.977      ; 1.878      ;
; 2.142 ; divisor_clk:divisor_clk|d_ff:d4|q ; divisor_clk:divisor_clk|d_ff:d4|q ; divisor_clk:divisor_clk|d_ff:d4|q ; divisor_clk:divisor_clk|d_ff:d3|q ; 1.000        ; 2.977      ; 1.878      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisor_clk:divisor_clk|d_ff:d7|q'                                                                                                                                                     ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 1.839 ; divisor_clk:divisor_clk|d_ff:d8|q ; divisor_clk:divisor_clk|d_ff:d8|q ; divisor_clk:divisor_clk|d_ff:d8|q ; divisor_clk:divisor_clk|d_ff:d7|q ; 0.500        ; 3.425      ; 2.129      ;
; 2.339 ; divisor_clk:divisor_clk|d_ff:d8|q ; divisor_clk:divisor_clk|d_ff:d8|q ; divisor_clk:divisor_clk|d_ff:d8|q ; divisor_clk:divisor_clk|d_ff:d7|q ; 1.000        ; 3.425      ; 2.129      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                                             ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 2.924 ; divisor_clk:divisor_clk|d_ff:d0|q ; divisor_clk:divisor_clk|d_ff:d0|q ; divisor_clk:divisor_clk|d_ff:d0|q ; clk         ; 0.500        ; 4.528      ; 2.147      ;
; 3.424 ; divisor_clk:divisor_clk|d_ff:d0|q ; divisor_clk:divisor_clk|d_ff:d0|q ; divisor_clk:divisor_clk|d_ff:d0|q ; clk         ; 1.000        ; 4.528      ; 2.147      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                               ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.978 ; divisor_clk:divisor_clk|d_ff:d0|q ; divisor_clk:divisor_clk|d_ff:d0|q ; divisor_clk:divisor_clk|d_ff:d0|q ; clk         ; 0.000        ; 4.528      ; 2.147      ;
; -2.478 ; divisor_clk:divisor_clk|d_ff:d0|q ; divisor_clk:divisor_clk|d_ff:d0|q ; divisor_clk:divisor_clk|d_ff:d0|q ; clk         ; -0.500       ; 4.528      ; 2.147      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisor_clk:divisor_clk|d_ff:d12|q'                                                                                                                                                                        ;
+--------+-------------------------------------------+-------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -2.351 ; debouncer:debouncer0|d_ff:d0|q            ; debouncer:debouncer0|d_ff:d1|q            ; debouncer:debouncer0|d_ff:d0|q     ; divisor_clk:divisor_clk|d_ff:d12|q ; 0.000        ; 3.649      ; 1.895      ;
; -1.851 ; debouncer:debouncer0|d_ff:d0|q            ; debouncer:debouncer0|d_ff:d1|q            ; debouncer:debouncer0|d_ff:d0|q     ; divisor_clk:divisor_clk|d_ff:d12|q ; -0.500       ; 3.649      ; 1.895      ;
; 1.402  ; debouncer:debouncer0|d_ff:d1|q            ; debouncer:debouncer0|d_ff:d2|q            ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; 0.000        ; 0.000      ; 1.623      ;
; 1.668  ; contador_sin_3bit:contador_3bit|d_ff:d2|q ; contador_sin_3bit:contador_3bit|d_ff:d2|q ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; 0.000        ; 0.000      ; 1.889      ;
; 1.676  ; contador_sin_2bit:contador_2bit|d_ff:d1|q ; contador_sin_2bit:contador_2bit|d_ff:d1|q ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; 0.000        ; 0.000      ; 1.897      ;
; 1.946  ; contador_sin_2bit:contador_2bit|d_ff:d0|q ; contador_sin_2bit:contador_2bit|d_ff:d0|q ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; 0.000        ; 0.000      ; 2.167      ;
; 1.950  ; contador_sin_2bit:contador_2bit|d_ff:d0|q ; contador_sin_2bit:contador_2bit|d_ff:d1|q ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; 0.000        ; 0.000      ; 2.171      ;
; 1.954  ; contador_sin_2bit:contador_2bit|d_ff:d0|q ; contador_sin_3bit:contador_3bit|d_ff:d2|q ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; 0.000        ; 0.000      ; 2.175      ;
; 2.151  ; contador_sin_2bit:contador_2bit|d_ff:d1|q ; contador_sin_3bit:contador_3bit|d_ff:d2|q ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; 0.000        ; 0.000      ; 2.372      ;
+--------+-------------------------------------------+-------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisor_clk:divisor_clk|d_ff:d7|q'                                                                                                                                                       ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.893 ; divisor_clk:divisor_clk|d_ff:d8|q ; divisor_clk:divisor_clk|d_ff:d8|q ; divisor_clk:divisor_clk|d_ff:d8|q ; divisor_clk:divisor_clk|d_ff:d7|q ; 0.000        ; 3.425      ; 2.129      ;
; -1.393 ; divisor_clk:divisor_clk|d_ff:d8|q ; divisor_clk:divisor_clk|d_ff:d8|q ; divisor_clk:divisor_clk|d_ff:d8|q ; divisor_clk:divisor_clk|d_ff:d7|q ; -0.500       ; 3.425      ; 2.129      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisor_clk:divisor_clk|d_ff:d3|q'                                                                                                                                                       ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.696 ; divisor_clk:divisor_clk|d_ff:d4|q ; divisor_clk:divisor_clk|d_ff:d4|q ; divisor_clk:divisor_clk|d_ff:d4|q ; divisor_clk:divisor_clk|d_ff:d3|q ; 0.000        ; 2.977      ; 1.878      ;
; -1.196 ; divisor_clk:divisor_clk|d_ff:d4|q ; divisor_clk:divisor_clk|d_ff:d4|q ; divisor_clk:divisor_clk|d_ff:d4|q ; divisor_clk:divisor_clk|d_ff:d3|q ; -0.500       ; 2.977      ; 1.878      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisor_clk:divisor_clk|d_ff:d10|q'                                                                                                                                                          ;
+--------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.599 ; divisor_clk:divisor_clk|d_ff:d11|q ; divisor_clk:divisor_clk|d_ff:d11|q ; divisor_clk:divisor_clk|d_ff:d11|q ; divisor_clk:divisor_clk|d_ff:d10|q ; 0.000        ; 2.872      ; 1.870      ;
; -1.099 ; divisor_clk:divisor_clk|d_ff:d11|q ; divisor_clk:divisor_clk|d_ff:d11|q ; divisor_clk:divisor_clk|d_ff:d11|q ; divisor_clk:divisor_clk|d_ff:d10|q ; -0.500       ; 2.872      ; 1.870      ;
+--------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisor_clk:divisor_clk|d_ff:d1|q'                                                                                                                                                       ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.282 ; divisor_clk:divisor_clk|d_ff:d2|q ; divisor_clk:divisor_clk|d_ff:d2|q ; divisor_clk:divisor_clk|d_ff:d2|q ; divisor_clk:divisor_clk|d_ff:d1|q ; 0.000        ; 2.839      ; 2.154      ;
; -0.782 ; divisor_clk:divisor_clk|d_ff:d2|q ; divisor_clk:divisor_clk|d_ff:d2|q ; divisor_clk:divisor_clk|d_ff:d2|q ; divisor_clk:divisor_clk|d_ff:d1|q ; -0.500       ; 2.839      ; 2.154      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisor_clk:divisor_clk|d_ff:d8|q'                                                                                                                                                       ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.870 ; divisor_clk:divisor_clk|d_ff:d9|q ; divisor_clk:divisor_clk|d_ff:d9|q ; divisor_clk:divisor_clk|d_ff:d9|q ; divisor_clk:divisor_clk|d_ff:d8|q ; 0.000        ; 2.160      ; 1.887      ;
; -0.370 ; divisor_clk:divisor_clk|d_ff:d9|q ; divisor_clk:divisor_clk|d_ff:d9|q ; divisor_clk:divisor_clk|d_ff:d9|q ; divisor_clk:divisor_clk|d_ff:d8|q ; -0.500       ; 2.160      ; 1.887      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisor_clk:divisor_clk|d_ff:d5|q'                                                                                                                                                       ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.855 ; divisor_clk:divisor_clk|d_ff:d6|q ; divisor_clk:divisor_clk|d_ff:d6|q ; divisor_clk:divisor_clk|d_ff:d6|q ; divisor_clk:divisor_clk|d_ff:d5|q ; 0.000        ; 2.136      ; 1.878      ;
; -0.355 ; divisor_clk:divisor_clk|d_ff:d6|q ; divisor_clk:divisor_clk|d_ff:d6|q ; divisor_clk:divisor_clk|d_ff:d6|q ; divisor_clk:divisor_clk|d_ff:d5|q ; -0.500       ; 2.136      ; 1.878      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisor_clk:divisor_clk|d_ff:d11|q'                                                                                                                                                          ;
+--------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.741 ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d11|q ; 0.000        ; 2.263      ; 2.119      ;
; -0.241 ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d11|q ; -0.500       ; 2.263      ; 2.119      ;
+--------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisor_clk:divisor_clk|d_ff:d4|q'                                                                                                                                                       ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.521 ; divisor_clk:divisor_clk|d_ff:d5|q ; divisor_clk:divisor_clk|d_ff:d5|q ; divisor_clk:divisor_clk|d_ff:d5|q ; divisor_clk:divisor_clk|d_ff:d4|q ; 0.000        ; 1.785      ; 1.861      ;
; -0.021 ; divisor_clk:divisor_clk|d_ff:d5|q ; divisor_clk:divisor_clk|d_ff:d5|q ; divisor_clk:divisor_clk|d_ff:d5|q ; divisor_clk:divisor_clk|d_ff:d4|q ; -0.500       ; 1.785      ; 1.861      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisor_clk:divisor_clk|d_ff:d6|q'                                                                                                                                                       ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.521 ; divisor_clk:divisor_clk|d_ff:d7|q ; divisor_clk:divisor_clk|d_ff:d7|q ; divisor_clk:divisor_clk|d_ff:d7|q ; divisor_clk:divisor_clk|d_ff:d6|q ; 0.000        ; 1.785      ; 1.861      ;
; -0.021 ; divisor_clk:divisor_clk|d_ff:d7|q ; divisor_clk:divisor_clk|d_ff:d7|q ; divisor_clk:divisor_clk|d_ff:d7|q ; divisor_clk:divisor_clk|d_ff:d6|q ; -0.500       ; 1.785      ; 1.861      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisor_clk:divisor_clk|d_ff:d0|q'                                                                                                                                                       ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.520 ; divisor_clk:divisor_clk|d_ff:d1|q ; divisor_clk:divisor_clk|d_ff:d1|q ; divisor_clk:divisor_clk|d_ff:d1|q ; divisor_clk:divisor_clk|d_ff:d0|q ; 0.000        ; 1.793      ; 1.870      ;
; -0.020 ; divisor_clk:divisor_clk|d_ff:d1|q ; divisor_clk:divisor_clk|d_ff:d1|q ; divisor_clk:divisor_clk|d_ff:d1|q ; divisor_clk:divisor_clk|d_ff:d0|q ; -0.500       ; 1.793      ; 1.870      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisor_clk:divisor_clk|d_ff:d9|q'                                                                                                                                                          ;
+--------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+
; -0.511 ; divisor_clk:divisor_clk|d_ff:d10|q ; divisor_clk:divisor_clk|d_ff:d10|q ; divisor_clk:divisor_clk|d_ff:d10|q ; divisor_clk:divisor_clk|d_ff:d9|q ; 0.000        ; 1.793      ; 1.879      ;
; -0.011 ; divisor_clk:divisor_clk|d_ff:d10|q ; divisor_clk:divisor_clk|d_ff:d10|q ; divisor_clk:divisor_clk|d_ff:d10|q ; divisor_clk:divisor_clk|d_ff:d9|q ; -0.500       ; 1.793      ; 1.879      ;
+--------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisor_clk:divisor_clk|d_ff:d2|q'                                                                                                                                                       ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.257 ; divisor_clk:divisor_clk|d_ff:d3|q ; divisor_clk:divisor_clk|d_ff:d3|q ; divisor_clk:divisor_clk|d_ff:d3|q ; divisor_clk:divisor_clk|d_ff:d2|q ; 0.000        ; 1.806      ; 2.146      ;
; 0.243  ; divisor_clk:divisor_clk|d_ff:d3|q ; divisor_clk:divisor_clk|d_ff:d3|q ; divisor_clk:divisor_clk|d_ff:d3|q ; divisor_clk:divisor_clk|d_ff:d2|q ; -0.500       ; 1.806      ; 2.146      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'B0'                                                                                                                                                                                ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 1.292 ; contador_sin_3bit:contador_mapa|d_ff:d0|q   ; verf_acerto_ataque:verf_unidade1|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 3.031      ;
; 1.639 ; verf_acerto_ataque:verf_unidade10|d_ff:d0|q ; verf_acerto_ataque:verf_unidade10|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.860      ;
; 1.639 ; verf_acerto_ataque:verf_unidade13|d_ff:d0|q ; verf_acerto_ataque:verf_unidade13|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.860      ;
; 1.640 ; verf_acerto_ataque:verf_unidade15|d_ff:d0|q ; verf_acerto_ataque:verf_unidade15|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.861      ;
; 1.640 ; verf_acerto_ataque:verf_unidade3|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade3|d_ff:d0|q  ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.861      ;
; 1.649 ; verf_acerto_ataque:verf_unidade20|d_ff:d0|q ; verf_acerto_ataque:verf_unidade20|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.870      ;
; 1.649 ; verf_acerto_ataque:verf_unidade5|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade5|d_ff:d0|q  ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.870      ;
; 1.649 ; verf_acerto_ataque:verf_unidade21|d_ff:d0|q ; verf_acerto_ataque:verf_unidade21|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.870      ;
; 1.649 ; verf_acerto_ataque:verf_unidade31|d_ff:d0|q ; verf_acerto_ataque:verf_unidade31|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.870      ;
; 1.649 ; verf_acerto_ataque:verf_unidade27|d_ff:d0|q ; verf_acerto_ataque:verf_unidade27|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.870      ;
; 1.649 ; verf_acerto_ataque:verf_unidade12|d_ff:d0|q ; verf_acerto_ataque:verf_unidade12|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.870      ;
; 1.649 ; verf_acerto_ataque:verf_unidade28|d_ff:d0|q ; verf_acerto_ataque:verf_unidade28|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.870      ;
; 1.650 ; verf_acerto_ataque:verf_unidade30|d_ff:d0|q ; verf_acerto_ataque:verf_unidade30|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.871      ;
; 1.650 ; verf_acerto_ataque:verf_unidade26|d_ff:d0|q ; verf_acerto_ataque:verf_unidade26|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.871      ;
; 1.650 ; verf_acerto_ataque:verf_unidade9|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade9|d_ff:d0|q  ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.871      ;
; 1.658 ; verf_acerto_ataque:verf_unidade22|d_ff:d0|q ; verf_acerto_ataque:verf_unidade22|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.879      ;
; 1.658 ; verf_acerto_ataque:verf_unidade23|d_ff:d0|q ; verf_acerto_ataque:verf_unidade23|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.879      ;
; 1.658 ; verf_acerto_ataque:verf_unidade33|d_ff:d0|q ; verf_acerto_ataque:verf_unidade33|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.879      ;
; 1.658 ; verf_acerto_ataque:verf_unidade18|d_ff:d0|q ; verf_acerto_ataque:verf_unidade18|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.879      ;
; 1.658 ; verf_acerto_ataque:verf_unidade34|d_ff:d0|q ; verf_acerto_ataque:verf_unidade34|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.879      ;
; 1.659 ; verf_acerto_ataque:verf_unidade0|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade0|d_ff:d0|q  ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.880      ;
; 1.659 ; verf_acerto_ataque:verf_unidade2|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade2|d_ff:d0|q  ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.880      ;
; 1.659 ; verf_acerto_ataque:verf_unidade8|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade8|d_ff:d0|q  ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.880      ;
; 1.659 ; verf_acerto_ataque:verf_unidade24|d_ff:d0|q ; verf_acerto_ataque:verf_unidade24|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.880      ;
; 1.659 ; verf_acerto_ataque:verf_unidade29|d_ff:d0|q ; verf_acerto_ataque:verf_unidade29|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.880      ;
; 1.659 ; verf_acerto_ataque:verf_unidade4|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade4|d_ff:d0|q  ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.880      ;
; 1.659 ; verf_acerto_ataque:verf_unidade14|d_ff:d0|q ; verf_acerto_ataque:verf_unidade14|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.880      ;
; 1.666 ; verf_acerto_ataque:verf_unidade25|d_ff:d0|q ; verf_acerto_ataque:verf_unidade25|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.887      ;
; 1.667 ; verf_acerto_ataque:verf_unidade6|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade6|d_ff:d0|q  ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.888      ;
; 1.667 ; verf_acerto_ataque:verf_unidade16|d_ff:d0|q ; verf_acerto_ataque:verf_unidade16|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.888      ;
; 1.667 ; verf_acerto_ataque:verf_unidade32|d_ff:d0|q ; verf_acerto_ataque:verf_unidade32|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.888      ;
; 1.667 ; verf_acerto_ataque:verf_unidade7|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade7|d_ff:d0|q  ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.888      ;
; 1.667 ; verf_acerto_ataque:verf_unidade17|d_ff:d0|q ; verf_acerto_ataque:verf_unidade17|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.888      ;
; 1.667 ; verf_acerto_ataque:verf_unidade19|d_ff:d0|q ; verf_acerto_ataque:verf_unidade19|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 1.888      ;
; 1.758 ; contador_sin_3bit:contador_mapa|d_ff:d0|q   ; verf_acerto_ataque:verf_unidade31|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 3.497      ;
; 1.927 ; verf_acerto_ataque:verf_unidade11|d_ff:d0|q ; verf_acerto_ataque:verf_unidade11|d_ff:d0|q ; B0                             ; B0          ; 0.000        ; 0.000      ; 2.148      ;
; 1.937 ; verf_acerto_ataque:verf_unidade1|d_ff:d0|q  ; verf_acerto_ataque:verf_unidade1|d_ff:d0|q  ; B0                             ; B0          ; 0.000        ; 0.000      ; 2.158      ;
; 2.464 ; contador_sin_3bit:contador_mapa|d_ff:d1|q   ; verf_acerto_ataque:verf_unidade2|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 4.203      ;
; 2.502 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; verf_acerto_ataque:verf_unidade17|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 4.241      ;
; 2.536 ; contador_sin_3bit:contador_mapa|d_ff:d1|q   ; verf_acerto_ataque:verf_unidade17|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 4.275      ;
; 2.747 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; verf_acerto_ataque:verf_unidade7|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 4.486      ;
; 2.775 ; contador_sin_3bit:contador_mapa|d_ff:d1|q   ; verf_acerto_ataque:verf_unidade7|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 4.514      ;
; 2.871 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; verf_acerto_ataque:verf_unidade0|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 4.610      ;
; 2.878 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; verf_acerto_ataque:verf_unidade4|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 4.617      ;
; 2.927 ; contador_sin_3bit:contador_mapa|d_ff:d0|q   ; verf_acerto_ataque:verf_unidade7|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 4.666      ;
; 3.007 ; contador_sin_3bit:contador_mapa|d_ff:d1|q   ; verf_acerto_ataque:verf_unidade22|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 4.746      ;
; 3.027 ; contador_sin_3bit:contador_mapa|d_ff:d0|q   ; verf_acerto_ataque:verf_unidade11|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 4.766      ;
; 3.049 ; contador_sin_3bit:contador_mapa|d_ff:d1|q   ; verf_acerto_ataque:verf_unidade15|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 4.788      ;
; 3.086 ; contador_sin_3bit:contador_mapa|d_ff:d1|q   ; verf_acerto_ataque:verf_unidade18|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 4.825      ;
; 3.169 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; verf_acerto_ataque:verf_unidade15|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 4.908      ;
; 3.197 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; verf_acerto_ataque:verf_unidade11|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 4.936      ;
; 3.207 ; contador_sin_3bit:contador_mapa|d_ff:d1|q   ; verf_acerto_ataque:verf_unidade0|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 4.946      ;
; 3.275 ; contador_sin_3bit:contador_mapa|d_ff:d1|q   ; verf_acerto_ataque:verf_unidade1|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.014      ;
; 3.277 ; contador_sin_3bit:contador_mapa|d_ff:d1|q   ; verf_acerto_ataque:verf_unidade30|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.016      ;
; 3.281 ; contador_sin_3bit:contador_mapa|d_ff:d0|q   ; verf_acerto_ataque:verf_unidade8|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.020      ;
; 3.350 ; contador_sin_3bit:contador_mapa|d_ff:d1|q   ; verf_acerto_ataque:verf_unidade11|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.089      ;
; 3.367 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; verf_acerto_ataque:verf_unidade22|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.106      ;
; 3.392 ; contador_sin_3bit:contador_mapa|d_ff:d1|q   ; verf_acerto_ataque:verf_unidade23|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.131      ;
; 3.476 ; contador_sin_3bit:contador_mapa|d_ff:d0|q   ; verf_acerto_ataque:verf_unidade15|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.215      ;
; 3.569 ; contador_sin_3bit:contador_mapa|d_ff:d0|q   ; verf_acerto_ataque:verf_unidade22|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.308      ;
; 3.723 ; contador_sin_3bit:contador_mapa|d_ff:d0|q   ; verf_acerto_ataque:verf_unidade2|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.462      ;
; 3.743 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; verf_acerto_ataque:verf_unidade18|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.482      ;
; 3.752 ; contador_sin_3bit:contador_mapa|d_ff:d1|q   ; verf_acerto_ataque:verf_unidade9|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.491      ;
; 3.752 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; verf_acerto_ataque:verf_unidade23|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.491      ;
; 3.764 ; contador_sin_3bit:contador_mapa|d_ff:d0|q   ; verf_acerto_ataque:verf_unidade0|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.503      ;
; 3.837 ; contador_sin_3bit:contador_mapa|d_ff:d0|q   ; d_ff:d0|q                                   ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.576      ;
; 3.954 ; contador_sin_3bit:contador_mapa|d_ff:d0|q   ; verf_acerto_ataque:verf_unidade23|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.693      ;
; 3.994 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; verf_acerto_ataque:verf_unidade1|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.733      ;
; 4.007 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; verf_acerto_ataque:verf_unidade25|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.746      ;
; 4.022 ; contador_sin_3bit:contador_mapa|d_ff:d1|q   ; verf_acerto_ataque:verf_unidade12|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.761      ;
; 4.024 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; verf_acerto_ataque:verf_unidade5|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.763      ;
; 4.073 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; verf_acerto_ataque:verf_unidade2|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.812      ;
; 4.100 ; contador_sin_3bit:contador_mapa|d_ff:d0|q   ; verf_acerto_ataque:verf_unidade9|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.839      ;
; 4.208 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; verf_acerto_ataque:verf_unidade19|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.947      ;
; 4.209 ; contador_sin_3bit:contador_mapa|d_ff:d0|q   ; verf_acerto_ataque:verf_unidade3|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.948      ;
; 4.218 ; contador_sin_3bit:contador_mapa|d_ff:d0|q   ; verf_acerto_ataque:verf_unidade28|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 5.957      ;
; 4.297 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; d_ff:d0|q                                   ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.036      ;
; 4.321 ; contador_sin_3bit:contador_mapa|d_ff:d1|q   ; verf_acerto_ataque:verf_unidade20|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.060      ;
; 4.358 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; verf_acerto_ataque:verf_unidade26|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.097      ;
; 4.409 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; verf_acerto_ataque:verf_unidade9|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.148      ;
; 4.418 ; contador_sin_3bit:contador_mapa|d_ff:d1|q   ; verf_acerto_ataque:verf_unidade6|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.157      ;
; 4.423 ; contador_sin_3bit:contador_mapa|d_ff:d1|q   ; verf_acerto_ataque:verf_unidade16|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.162      ;
; 4.434 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; verf_acerto_ataque:verf_unidade20|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.173      ;
; 4.466 ; contador_sin_3bit:contador_mapa|d_ff:d1|q   ; verf_acerto_ataque:verf_unidade32|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.205      ;
; 4.468 ; contador_sin_3bit:contador_mapa|d_ff:d1|q   ; verf_acerto_ataque:verf_unidade4|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.207      ;
; 4.488 ; contador_sin_3bit:contador_mapa|d_ff:d0|q   ; verf_acerto_ataque:verf_unidade19|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.227      ;
; 4.495 ; contador_sin_3bit:contador_mapa|d_ff:d1|q   ; verf_acerto_ataque:verf_unidade3|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.234      ;
; 4.523 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; verf_acerto_ataque:verf_unidade24|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.262      ;
; 4.530 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; verf_acerto_ataque:verf_unidade6|d_ff:d0|q  ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.269      ;
; 4.532 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; verf_acerto_ataque:verf_unidade16|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.271      ;
; 4.551 ; contador_sin_3bit:contador_mapa|d_ff:d1|q   ; verf_acerto_ataque:verf_unidade24|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.290      ;
; 4.565 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; verf_acerto_ataque:verf_unidade32|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.304      ;
; 4.574 ; contador_sin_3bit:contador_mapa|d_ff:d1|q   ; verf_acerto_ataque:verf_unidade29|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.313      ;
; 4.580 ; contador_sin_3bit:contador_mapa|d_ff:d0|q   ; verf_acerto_ataque:verf_unidade12|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.319      ;
; 4.614 ; contador_sin_3bit:contador_mapa|d_ff:d1|q   ; verf_acerto_ataque:verf_unidade25|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.353      ;
; 4.619 ; contador_sin_3bit:contador_mapa|d_ff:d0|q   ; verf_acerto_ataque:verf_unidade14|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.358      ;
; 4.703 ; contador_sin_3bit:contador_mapa|d_ff:d0|q   ; verf_acerto_ataque:verf_unidade24|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.442      ;
; 4.707 ; contador_sin_3bit:contador_mapa|d_ff:d0|q   ; verf_acerto_ataque:verf_unidade29|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.446      ;
; 4.750 ; contador_sin_3bit:contador_mapa|d_ff:d0|q   ; verf_acerto_ataque:verf_unidade20|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.489      ;
; 4.751 ; contador_sin_3bit:contador_mapa|d_ff:d2|q   ; verf_acerto_ataque:verf_unidade30|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; B0          ; -0.500       ; 2.018      ; 6.490      ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'debouncer:debouncer0|d_ff:d0|q'                                                                                                                                                                   ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 1.956 ; contador_sin_3bit:contador_mapa|d_ff:d0|q ; contador_sin_3bit:contador_mapa|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; 0.000        ; 0.000      ; 2.177      ;
; 2.167 ; contador_sin_3bit:contador_mapa|d_ff:d2|q ; contador_sin_3bit:contador_mapa|d_ff:d2|q ; debouncer:debouncer0|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; 0.000        ; 0.000      ; 2.388      ;
; 2.182 ; contador_sin_3bit:contador_mapa|d_ff:d1|q ; contador_sin_3bit:contador_mapa|d_ff:d1|q ; debouncer:debouncer0|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; 0.000        ; 0.000      ; 2.403      ;
; 2.563 ; contador_sin_3bit:contador_mapa|d_ff:d0|q ; contador_sin_3bit:contador_mapa|d_ff:d1|q ; debouncer:debouncer0|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; 0.000        ; 0.000      ; 2.784      ;
; 2.857 ; contador_sin_3bit:contador_mapa|d_ff:d1|q ; contador_sin_3bit:contador_mapa|d_ff:d2|q ; debouncer:debouncer0|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; 0.000        ; 0.000      ; 3.078      ;
; 2.924 ; contador_sin_3bit:contador_mapa|d_ff:d0|q ; contador_sin_3bit:contador_mapa|d_ff:d2|q ; debouncer:debouncer0|d_ff:d0|q ; debouncer:debouncer0|d_ff:d0|q ; 0.000        ; 0.000      ; 3.145      ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; B0                                 ; B0                                 ; 0        ; 0        ; 0        ; 35       ;
; debouncer:debouncer0|d_ff:d0|q     ; B0                                 ; 0        ; 0        ; 235      ; 0        ;
; divisor_clk:divisor_clk|d_ff:d0|q  ; clk                                ; 1        ; 1        ; 0        ; 0        ;
; debouncer:debouncer0|d_ff:d0|q     ; debouncer:debouncer0|d_ff:d0|q     ; 6        ; 0        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d1|q  ; divisor_clk:divisor_clk|d_ff:d0|q  ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d2|q  ; divisor_clk:divisor_clk|d_ff:d1|q  ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d3|q  ; divisor_clk:divisor_clk|d_ff:d2|q  ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d4|q  ; divisor_clk:divisor_clk|d_ff:d3|q  ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d5|q  ; divisor_clk:divisor_clk|d_ff:d4|q  ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d6|q  ; divisor_clk:divisor_clk|d_ff:d5|q  ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d7|q  ; divisor_clk:divisor_clk|d_ff:d6|q  ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d8|q  ; divisor_clk:divisor_clk|d_ff:d7|q  ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d9|q  ; divisor_clk:divisor_clk|d_ff:d8|q  ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d10|q ; divisor_clk:divisor_clk|d_ff:d9|q  ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d11|q ; divisor_clk:divisor_clk|d_ff:d10|q ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d11|q ; 1        ; 1        ; 0        ; 0        ;
; debouncer:debouncer0|d_ff:d0|q     ; divisor_clk:divisor_clk|d_ff:d12|q ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; 7        ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; B0                                 ; B0                                 ; 0        ; 0        ; 0        ; 35       ;
; debouncer:debouncer0|d_ff:d0|q     ; B0                                 ; 0        ; 0        ; 235      ; 0        ;
; divisor_clk:divisor_clk|d_ff:d0|q  ; clk                                ; 1        ; 1        ; 0        ; 0        ;
; debouncer:debouncer0|d_ff:d0|q     ; debouncer:debouncer0|d_ff:d0|q     ; 6        ; 0        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d1|q  ; divisor_clk:divisor_clk|d_ff:d0|q  ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d2|q  ; divisor_clk:divisor_clk|d_ff:d1|q  ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d3|q  ; divisor_clk:divisor_clk|d_ff:d2|q  ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d4|q  ; divisor_clk:divisor_clk|d_ff:d3|q  ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d5|q  ; divisor_clk:divisor_clk|d_ff:d4|q  ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d6|q  ; divisor_clk:divisor_clk|d_ff:d5|q  ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d7|q  ; divisor_clk:divisor_clk|d_ff:d6|q  ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d8|q  ; divisor_clk:divisor_clk|d_ff:d7|q  ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d9|q  ; divisor_clk:divisor_clk|d_ff:d8|q  ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d10|q ; divisor_clk:divisor_clk|d_ff:d9|q  ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d11|q ; divisor_clk:divisor_clk|d_ff:d10|q ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d11|q ; 1        ; 1        ; 0        ; 0        ;
; debouncer:debouncer0|d_ff:d0|q     ; divisor_clk:divisor_clk|d_ff:d12|q ; 1        ; 1        ; 0        ; 0        ;
; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; 7        ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 354   ; 354  ;
; Unconstrained Output Ports      ; 25    ; 25   ;
; Unconstrained Output Port Paths ; 174   ; 174  ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                         ;
+------------------------------------+------------------------------------+------+-------------+
; Target                             ; Clock                              ; Type ; Status      ;
+------------------------------------+------------------------------------+------+-------------+
; B0                                 ; B0                                 ; Base ; Constrained ;
; clk                                ; clk                                ; Base ; Constrained ;
; debouncer:debouncer0|d_ff:d0|q     ; debouncer:debouncer0|d_ff:d0|q     ; Base ; Constrained ;
; divisor_clk:divisor_clk|d_ff:d0|q  ; divisor_clk:divisor_clk|d_ff:d0|q  ; Base ; Constrained ;
; divisor_clk:divisor_clk|d_ff:d1|q  ; divisor_clk:divisor_clk|d_ff:d1|q  ; Base ; Constrained ;
; divisor_clk:divisor_clk|d_ff:d2|q  ; divisor_clk:divisor_clk|d_ff:d2|q  ; Base ; Constrained ;
; divisor_clk:divisor_clk|d_ff:d3|q  ; divisor_clk:divisor_clk|d_ff:d3|q  ; Base ; Constrained ;
; divisor_clk:divisor_clk|d_ff:d4|q  ; divisor_clk:divisor_clk|d_ff:d4|q  ; Base ; Constrained ;
; divisor_clk:divisor_clk|d_ff:d5|q  ; divisor_clk:divisor_clk|d_ff:d5|q  ; Base ; Constrained ;
; divisor_clk:divisor_clk|d_ff:d6|q  ; divisor_clk:divisor_clk|d_ff:d6|q  ; Base ; Constrained ;
; divisor_clk:divisor_clk|d_ff:d7|q  ; divisor_clk:divisor_clk|d_ff:d7|q  ; Base ; Constrained ;
; divisor_clk:divisor_clk|d_ff:d8|q  ; divisor_clk:divisor_clk|d_ff:d8|q  ; Base ; Constrained ;
; divisor_clk:divisor_clk|d_ff:d9|q  ; divisor_clk:divisor_clk|d_ff:d9|q  ; Base ; Constrained ;
; divisor_clk:divisor_clk|d_ff:d10|q ; divisor_clk:divisor_clk|d_ff:d10|q ; Base ; Constrained ;
; divisor_clk:divisor_clk|d_ff:d11|q ; divisor_clk:divisor_clk|d_ff:d11|q ; Base ; Constrained ;
; divisor_clk:divisor_clk|d_ff:d12|q ; divisor_clk:divisor_clk|d_ff:d12|q ; Base ; Constrained ;
+------------------------------------+------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; B1         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH1        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH4        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH5        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH6        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH7        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED_G       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_R       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_C0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_C1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_C2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_C3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_C4   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_L0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_L1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_L2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_L3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_L4   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_L5   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_L6   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEG7_A      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEG7_B      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEG7_C      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEG7_D      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEG7_Dig0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEG7_Dig1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEG7_Dig2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEG7_Dig3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEG7_E      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEG7_F      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEG7_G      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; B1         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH1        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH4        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH5        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH6        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH7        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED_G       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_R       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_C0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_C1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_C2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_C3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_C4   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_L0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_L1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_L2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_L3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_L4   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_L5   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MATRIZ_L6   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEG7_A      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEG7_B      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEG7_C      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEG7_D      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEG7_Dig0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEG7_Dig1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEG7_Dig2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEG7_Dig3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEG7_E      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEG7_F      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEG7_G      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Dec 27 22:06:32 2023
Info: Command: quartus_sta PBL2 -c PBL2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PBL2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisor_clk:divisor_clk|d_ff:d12|q divisor_clk:divisor_clk|d_ff:d12|q
    Info (332105): create_clock -period 1.000 -name divisor_clk:divisor_clk|d_ff:d11|q divisor_clk:divisor_clk|d_ff:d11|q
    Info (332105): create_clock -period 1.000 -name debouncer:debouncer0|d_ff:d0|q debouncer:debouncer0|d_ff:d0|q
    Info (332105): create_clock -period 1.000 -name divisor_clk:divisor_clk|d_ff:d10|q divisor_clk:divisor_clk|d_ff:d10|q
    Info (332105): create_clock -period 1.000 -name B0 B0
    Info (332105): create_clock -period 1.000 -name divisor_clk:divisor_clk|d_ff:d9|q divisor_clk:divisor_clk|d_ff:d9|q
    Info (332105): create_clock -period 1.000 -name divisor_clk:divisor_clk|d_ff:d8|q divisor_clk:divisor_clk|d_ff:d8|q
    Info (332105): create_clock -period 1.000 -name divisor_clk:divisor_clk|d_ff:d7|q divisor_clk:divisor_clk|d_ff:d7|q
    Info (332105): create_clock -period 1.000 -name divisor_clk:divisor_clk|d_ff:d6|q divisor_clk:divisor_clk|d_ff:d6|q
    Info (332105): create_clock -period 1.000 -name divisor_clk:divisor_clk|d_ff:d5|q divisor_clk:divisor_clk|d_ff:d5|q
    Info (332105): create_clock -period 1.000 -name divisor_clk:divisor_clk|d_ff:d4|q divisor_clk:divisor_clk|d_ff:d4|q
    Info (332105): create_clock -period 1.000 -name divisor_clk:divisor_clk|d_ff:d3|q divisor_clk:divisor_clk|d_ff:d3|q
    Info (332105): create_clock -period 1.000 -name divisor_clk:divisor_clk|d_ff:d2|q divisor_clk:divisor_clk|d_ff:d2|q
    Info (332105): create_clock -period 1.000 -name divisor_clk:divisor_clk|d_ff:d1|q divisor_clk:divisor_clk|d_ff:d1|q
    Info (332105): create_clock -period 1.000 -name divisor_clk:divisor_clk|d_ff:d0|q divisor_clk:divisor_clk|d_ff:d0|q
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.313
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.313            -159.833 B0 
    Info (332119):    -2.478              -6.105 debouncer:debouncer0|d_ff:d0|q 
    Info (332119):    -1.705              -5.665 divisor_clk:divisor_clk|d_ff:d12|q 
    Info (332119):     0.203               0.000 divisor_clk:divisor_clk|d_ff:d2|q 
    Info (332119):     0.457               0.000 divisor_clk:divisor_clk|d_ff:d9|q 
    Info (332119):     0.466               0.000 divisor_clk:divisor_clk|d_ff:d0|q 
    Info (332119):     0.467               0.000 divisor_clk:divisor_clk|d_ff:d4|q 
    Info (332119):     0.467               0.000 divisor_clk:divisor_clk|d_ff:d6|q 
    Info (332119):     0.687               0.000 divisor_clk:divisor_clk|d_ff:d11|q 
    Info (332119):     0.801               0.000 divisor_clk:divisor_clk|d_ff:d5|q 
    Info (332119):     0.816               0.000 divisor_clk:divisor_clk|d_ff:d8|q 
    Info (332119):     1.228               0.000 divisor_clk:divisor_clk|d_ff:d1|q 
    Info (332119):     1.545               0.000 divisor_clk:divisor_clk|d_ff:d10|q 
    Info (332119):     1.642               0.000 divisor_clk:divisor_clk|d_ff:d3|q 
    Info (332119):     1.839               0.000 divisor_clk:divisor_clk|d_ff:d7|q 
    Info (332119):     2.924               0.000 clk 
Info (332146): Worst-case hold slack is -2.978
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.978              -2.978 clk 
    Info (332119):    -2.351              -2.351 divisor_clk:divisor_clk|d_ff:d12|q 
    Info (332119):    -1.893              -1.893 divisor_clk:divisor_clk|d_ff:d7|q 
    Info (332119):    -1.696              -1.696 divisor_clk:divisor_clk|d_ff:d3|q 
    Info (332119):    -1.599              -1.599 divisor_clk:divisor_clk|d_ff:d10|q 
    Info (332119):    -1.282              -1.282 divisor_clk:divisor_clk|d_ff:d1|q 
    Info (332119):    -0.870              -0.870 divisor_clk:divisor_clk|d_ff:d8|q 
    Info (332119):    -0.855              -0.855 divisor_clk:divisor_clk|d_ff:d5|q 
    Info (332119):    -0.741              -0.741 divisor_clk:divisor_clk|d_ff:d11|q 
    Info (332119):    -0.521              -0.521 divisor_clk:divisor_clk|d_ff:d4|q 
    Info (332119):    -0.521              -0.521 divisor_clk:divisor_clk|d_ff:d6|q 
    Info (332119):    -0.520              -0.520 divisor_clk:divisor_clk|d_ff:d0|q 
    Info (332119):    -0.511              -0.511 divisor_clk:divisor_clk|d_ff:d9|q 
    Info (332119):    -0.257              -0.257 divisor_clk:divisor_clk|d_ff:d2|q 
    Info (332119):     1.292               0.000 B0 
    Info (332119):     1.956               0.000 debouncer:debouncer0|d_ff:d0|q 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 B0 
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):     0.234               0.000 debouncer:debouncer0|d_ff:d0|q 
    Info (332119):     0.234               0.000 divisor_clk:divisor_clk|d_ff:d0|q 
    Info (332119):     0.234               0.000 divisor_clk:divisor_clk|d_ff:d10|q 
    Info (332119):     0.234               0.000 divisor_clk:divisor_clk|d_ff:d11|q 
    Info (332119):     0.234               0.000 divisor_clk:divisor_clk|d_ff:d12|q 
    Info (332119):     0.234               0.000 divisor_clk:divisor_clk|d_ff:d1|q 
    Info (332119):     0.234               0.000 divisor_clk:divisor_clk|d_ff:d2|q 
    Info (332119):     0.234               0.000 divisor_clk:divisor_clk|d_ff:d3|q 
    Info (332119):     0.234               0.000 divisor_clk:divisor_clk|d_ff:d4|q 
    Info (332119):     0.234               0.000 divisor_clk:divisor_clk|d_ff:d5|q 
    Info (332119):     0.234               0.000 divisor_clk:divisor_clk|d_ff:d6|q 
    Info (332119):     0.234               0.000 divisor_clk:divisor_clk|d_ff:d7|q 
    Info (332119):     0.234               0.000 divisor_clk:divisor_clk|d_ff:d8|q 
    Info (332119):     0.234               0.000 divisor_clk:divisor_clk|d_ff:d9|q 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4688 megabytes
    Info: Processing ended: Wed Dec 27 22:06:34 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


