set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/pinarizmir/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/pinarizmir/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/top_module_project6"
set ::env(DESIGN_NAME) "top_module_project6"
set ::env(VERILOG_FILES) "/openlane/designs/top_module_project6/src/alu.v /openlane/designs/top_module_project6/src/register_file.v /openlane/designs/top_module_project6/src/instruction_decoder.v /openlane/designs/top_module_project6/src/seven_segment_decoder.v /openlane/designs/top_module_project6/src/top_module_project6.v"
set ::env(CLOCK_TREE_SYNTH) "1"
set ::env(CLOCK_PORT) "clk"
set ::env(PL_RANDOM_GLB_PLACEMENT) "1"
set ::env(FP_SIZING) "absolute"
set ::env(DIE_AREA) "0 0 1000 1000"
set ::env(PL_TARGET_DENSITY) "0.55"
set ::env(FP_PDN_AUTO_ADJUST) "1"
set ::env(GRT_REPAIR_ANTENNAS) "1"
set ::env(DIODE_ON_PORTS) "1"
set ::env(RUN_HEURISTIC_DIODE_INSERTION) "1"
set ::env(DIODE_INSERTION_STRATEGY) "0"
set ::env(FP_PIN_ORDER_CFG) "/openlane/designs/top_module_project6/pin_order.cfg"
set ::env(FP_CORE_UTIL) "45"
set ::env(CLOCK_PERIOD) "50"
set ::env(MAX_FANOUT_CONSTRAINT) "10"
