// Seed: 1796738040
module module_0 (
    output wor   id_0,
    input  uwire id_1
    , id_3
);
  logic id_4;
  ;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    input wor id_2,
    input wor id_3,
    output supply1 id_4,
    input wor id_5,
    output tri1 id_6,
    output tri1 id_7,
    output wand id_8,
    output tri0 id_9
    , id_22,
    input tri1 id_10,
    input supply1 id_11,
    input wor id_12,
    input wire id_13,
    output supply0 id_14,
    output tri1 id_15,
    input supply1 id_16,
    output wand id_17,
    input uwire id_18,
    input supply0 id_19,
    input supply0 id_20
);
  assign id_15 = id_3;
  assign id_0  = -1;
  assign id_15 = id_2;
  module_0 modCall_1 (
      id_9,
      id_10
  );
  assign modCall_1.id_0 = 0;
endmodule
