<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" >

<title>1/2顶点</title>
<meta name="description" content="有输入有输出，才是正确的学习方式。">

<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1, user-scalable=no">
<link rel="shortcut icon" href="https://halftop.github.io/favicon.ico?v=1556070472285">

<link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.7.2/css/all.css" integrity="sha384-fnmOCqbTlWIlj8LyTjo7mOUStjsKC4pOpQbqyi7RrhN7udi9RwhKkMHpvLbHG9Sr" crossorigin="anonymous">
<link rel="stylesheet" href="https://unpkg.com/papercss@1.6.1/dist/paper.min.css" />
<link rel="stylesheet" href="https://halftop.github.io/styles/main.css">


<script src="https://cdn.bootcss.com/highlight.js/9.12.0/highlight.min.js"></script>


<link rel="stylesheet" href="https://unpkg.com/aos@next/dist/aos.css" />


  </head>
  <body>
    <nav class="navbar border fixed split-nav">
  <div class="nav-brand">
    <h3><a href="https://halftop.github.io">1/2顶点</a></h3>
  </div>
  <div class="collapsible">
    <input id="collapsible1" type="checkbox" name="collapsible1">
    <button>
      <label for="collapsible1">
        <div class="bar1"></div>
        <div class="bar2"></div>
        <div class="bar3"></div>
      </label>
    </button>
    <div class="collapsible-body">
      <ul class="inline">
        
          <li>
            
              <a href="/" class="menu">
                首页
              </a>
            
          </li>
        
          <li>
            
              <a href="/archives" class="menu">
                归档
              </a>
            
          </li>
        
          <li>
            
              <a href="/tags" class="menu">
                标签
              </a>
            
          </li>
        
          <li>
            
              <a href="/post/about" class="menu">
                关于
              </a>
            
          </li>
        
      </ul>
    </div>
  </div>
</nav>


    <div id="top" class="row site">
      <div class="sm-12 md-8 col">
        <div class="paper">
          
  <article class="article">
    <h2 class="article-title">
      <a href="https://halftop.github.io/post/verilog-day2">Verilog没有葵花宝典——day2（门电路）</a>
    </h2>
    <p class="article-meta">
      2019-04-23
      
        <a href="https://halftop.github.io/tag/ADa051R6R" class="badge secondary">
          Verilog HDL
        </a>
      
        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="badge secondary">
          学习笔记
        </a>
      
    </p>
    <p class="text-lead">
      <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>画一下电路图：CMOS反相器、与非门、或非门、三态输出门、漏极开路门。</li>
<li>解释一下Vih，Vil，Vol，Voh，Vt，Iddq</li>
<li>CMOS反相器的速度与哪些因素有关？什么是转换时间（transition time）和传播延迟（propagation delay）？</li>
<li>CMOS反相器的功耗主要包括哪几部分？分别与哪些因素相关？</li>
<li>什么是latch-up(闩锁效应)？</li>
<li>相同面积的cmos与非门和或非门哪个更快？</li>
</ol>
</blockquote>

    </p>
    <div class="row">
      <a href="https://halftop.github.io/post/verilog-day2" class="readmore-link">
        <button>
          Read More
        </button>
      </a>
    </div>
  </article>

  <article class="article">
    <h2 class="article-title">
      <a href="https://halftop.github.io/post/verilog-day1">Verilog没有葵花宝典——day1（进制与编码）</a>
    </h2>
    <p class="article-meta">
      2019-04-22
      
        <a href="https://halftop.github.io/tag/ADa051R6R" class="badge warning">
          Verilog HDL
        </a>
      
        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="badge secondary">
          学习笔记
        </a>
      
    </p>
    <p class="text-lead">
      <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>bit, byte, word, dword, qword的区别。</li>
<li>什么是原码，反码，补码，符号-数值码。以8bit为例，给出各自表示的数值范围。</li>
<li>十进制转换为二进制编码： 127， （-127），127.375，（-127.375）</li>
<li>设计BCD译码器，输入0~9。采用verilog描述并画出门级电路图。</li>
<li>异步FIFO深度为17，如何设计地址格雷码？</li>
</ol>
</blockquote>

    </p>
    <div class="row">
      <a href="https://halftop.github.io/post/verilog-day1" class="readmore-link">
        <button>
          Read More
        </button>
      </a>
    </div>
  </article>

  <article class="article">
    <h2 class="article-title">
      <a href="https://halftop.github.io/post/verilog99_12to21">Verilog99题——12-21题</a>
    </h2>
    <p class="article-meta">
      2019-04-02
      
        <a href="https://halftop.github.io/tag/9rG5j0Nww" class="badge warning">
          FPGA
        </a>
      
        <a href="https://halftop.github.io/tag/ADa051R6R" class="badge warning">
          Verilog HDL
        </a>
      
        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="badge warning">
          学习笔记
        </a>
      
    </p>
    <p class="text-lead">
      <h2 id="前言">前言</h2>
<p>1-7题是数字电路基础；
8-21题是组合逻辑相关；
这篇把剩下的组合逻辑相关的题目全部写完。</p>

    </p>
    <div class="row">
      <a href="https://halftop.github.io/post/verilog99_12to21" class="readmore-link">
        <button>
          Read More
        </button>
      </a>
    </div>
  </article>

  <article class="article">
    <h2 class="article-title">
      <a href="https://halftop.github.io/post/verilog99_10">verilog99题——10题</a>
    </h2>
    <p class="article-meta">
      2019-03-13
      
        <a href="https://halftop.github.io/tag/ADa051R6R" class="badge warning">
          Verilog HDL
        </a>
      
        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="badge secondary">
          学习笔记
        </a>
      
    </p>
    <p class="text-lead">
      <h2 id="题目">题目</h2>
<p><strong>010.说明代码中w1和 w2对应电路的具体区别:</strong></p>
<pre><code>wire [2:0] val; 
wire w1 = val &gt; 0; 
wire w2 = val &gt;= 0;
</code></pre>

    </p>
    <div class="row">
      <a href="https://halftop.github.io/post/verilog99_10" class="readmore-link">
        <button>
          Read More
        </button>
      </a>
    </div>
  </article>

  <article class="article">
    <h2 class="article-title">
      <a href="https://halftop.github.io/post/verilog99_11">通过做verilog99题的第11题学习竞争与冒险</a>
    </h2>
    <p class="article-meta">
      2019-03-11
      
        <a href="https://halftop.github.io/tag/9rG5j0Nww" class="badge secondary">
          FPGA
        </a>
      
        <a href="https://halftop.github.io/tag/ADa051R6R" class="badge warning">
          Verilog HDL
        </a>
      
        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="badge secondary">
          学习笔记
        </a>
      
    </p>
    <p class="text-lead">
      <h2 id="题目">题目</h2>
<p><strong>011.什么是竞争和冒险？</strong></p>
<p>注：以下都是知识的搬运和总结，参考文献在最后。</p>

    </p>
    <div class="row">
      <a href="https://halftop.github.io/post/verilog99_11" class="readmore-link">
        <button>
          Read More
        </button>
      </a>
    </div>
  </article>

  <article class="article">
    <h2 class="article-title">
      <a href="https://halftop.github.io/post/verilog99_8">verilog99题——8题</a>
    </h2>
    <p class="article-meta">
      2019-03-10
      
        <a href="https://halftop.github.io/tag/ADa051R6R" class="badge secondary">
          Verilog HDL
        </a>
      
        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="badge ">
          学习笔记
        </a>
      
    </p>
    <p class="text-lead">
      <h2 id="题目">题目</h2>
<p><strong>008.只用2输入mux，实现与，或，非，异或。2输入mux定义为</strong></p>
<blockquote>
<p>o = s ? a : b;</p>
</blockquote>

    </p>
    <div class="row">
      <a href="https://halftop.github.io/post/verilog99_8" class="readmore-link">
        <button>
          Read More
        </button>
      </a>
    </div>
  </article>

  <article class="article">
    <h2 class="article-title">
      <a href="https://halftop.github.io/post/verilog99_5&amp;6&amp;7">verilog99题——5、6、7题</a>
    </h2>
    <p class="article-meta">
      2019-03-07
      
        <a href="https://halftop.github.io/tag/ADa051R6R" class="badge ">
          Verilog HDL
        </a>
      
        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="badge secondary">
          学习笔记
        </a>
      
    </p>
    <p class="text-lead">
      <h2 id="题目">题目</h2>
<p><strong>005.十进制转换为二进制编码：127，-127，127.375，-127.375</strong></p>
<p><strong>006.画出CMOS三态缓冲器的电路原理图，解释一下高阻态。</strong></p>
<p><strong>007.什么是open-drain output？</strong></p>

    </p>
    <div class="row">
      <a href="https://halftop.github.io/post/verilog99_5&amp;6&amp;7" class="readmore-link">
        <button>
          Read More
        </button>
      </a>
    </div>
  </article>

  <article class="article">
    <h2 class="article-title">
      <a href="https://halftop.github.io/post/verilog99_3&amp;4">verilog99题——3、4题</a>
    </h2>
    <p class="article-meta">
      2019-03-06
      
        <a href="https://halftop.github.io/tag/ADa051R6R" class="badge success">
          Verilog HDL
        </a>
      
        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="badge warning">
          学习笔记
        </a>
      
    </p>
    <p class="text-lead">
      <h2 id="题目">题目</h2>
<p><strong>003.解释一下Vih，Vil，Vol，Voh，Vt。</strong></p>
<p><strong>004.什么是原码，反码，补码，符号-数值码。以4bit为例，给出各自表示的数值范围。</strong></p>

    </p>
    <div class="row">
      <a href="https://halftop.github.io/post/verilog99_3&amp;4" class="readmore-link">
        <button>
          Read More
        </button>
      </a>
    </div>
  </article>

  <article class="article">
    <h2 class="article-title">
      <a href="https://halftop.github.io/post/Verilog99_1&amp;2">verilog99题——1、2题</a>
    </h2>
    <p class="article-meta">
      2019-03-05
      
        <a href="https://halftop.github.io/tag/ADa051R6R" class="badge secondary">
          Verilog HDL
        </a>
      
        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="badge success">
          学习笔记
        </a>
      
    </p>
    <p class="text-lead">
      <h2 id="题目">题目</h2>
<p><strong>001.画出CMOS反相器的电路原理图。</strong></p>
<p><strong>002.反向器的速度与哪些因素有关？什么是转换时间（transition time）和传播延迟（propagation delay）？</strong></p>

    </p>
    <div class="row">
      <a href="https://halftop.github.io/post/Verilog99_1&amp;2" class="readmore-link">
        <button>
          Read More
        </button>
      </a>
    </div>
  </article>


        </div>
        
        <div class="row flex-edges">
  
  
</div>

      </div>
      
      <div class="sm-12 md-4 col sidebar">
  <div class="paper info-container">
    <img src="https://halftop.github.io/images/avatar.png?v=1556070472285" class="no-responsive avatar">
    <div class="text-muted">有输入有输出，才是正确的学习方式。</div>
    <div class="social-container">
      
        
      
        
      
        
      
        
      
        
      
    </div>
  </div>
  <div class="paper">
    <div class="sidebar-title">
      最新文章
    </div>
    <div class="row">
      <ul>
        
          
            <li>
              <a href="https://halftop.github.io/post/verilog-day2">Verilog没有葵花宝典——day2（门电路）</a>
            </li>
          
        
          
            <li>
              <a href="https://halftop.github.io/post/verilog-day1">Verilog没有葵花宝典——day1（进制与编码）</a>
            </li>
          
        
          
            <li>
              <a href="https://halftop.github.io/post/verilog99_12to21">Verilog99题——12-21题</a>
            </li>
          
        
          
            <li>
              <a href="https://halftop.github.io/post/verilog99_10">verilog99题——10题</a>
            </li>
          
        
          
            <li>
              <a href="https://halftop.github.io/post/verilog99_11">通过做verilog99题的第11题学习竞争与冒险</a>
            </li>
          
        
          
            <li>
              <a href="https://halftop.github.io/post/verilog99_8">verilog99题——8题</a>
            </li>
          
        
          
            <li>
              <a href="https://halftop.github.io/post/verilog99_5&amp;6&amp;7">verilog99题——5、6、7题</a>
            </li>
          
        
          
            <li>
              <a href="https://halftop.github.io/post/verilog99_3&amp;4">verilog99题——3、4题</a>
            </li>
          
        
          
            <li>
              <a href="https://halftop.github.io/post/Verilog99_1&amp;2">verilog99题——1、2题</a>
            </li>
          
        
      </ul>
    </div>
  </div>
  <div class="paper">
    <div class="sidebar-title">
      标签列表
    </div>
    <div class="row">
      
        <a href="https://halftop.github.io/tag/ADa051R6R" class="badge warning">
          Verilog HDL
        </a>
      
        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="badge secondary">
          学习笔记
        </a>
      
        <a href="https://halftop.github.io/tag/9rG5j0Nww" class="badge success">
          FPGA
        </a>
      
    </div>
  </div>
  <div class="paper">
    Stop learning,do it!
  </div>
</div>

    </div>
    <script src="https://unpkg.com/aos@next/dist/aos.js"></script>

<script type="application/javascript">

AOS.init();

hljs.initHighlightingOnLoad()

</script>




  </body>
</html>
