Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 21 23:05:43 2024
| Host         : DESKTOP-HH8TCLA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SCPU_TOP_control_sets_placed.rpt
| Design       : SCPU_TOP
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    57 |
| Unused register locations in slices containing registers |   290 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           23 |
|      2 |            4 |
|      3 |            2 |
|      4 |            1 |
|      5 |            1 |
|      7 |            1 |
|      8 |            2 |
|      9 |            1 |
|    16+ |           22 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |            2187 |          779 |
| No           | Yes                   | No                     |               8 |            8 |
| Yes          | No                    | No                     |              72 |           55 |
| Yes          | No                    | Yes                    |              43 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+------------------------+------------------------------------+------------------+----------------+
|           Clock Signal          |      Enable Signal     |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+---------------------------------+------------------------+------------------------------------+------------------+----------------+
|  Clk_CPU_BUFG                   |                        | U_PC/PCout_reg[10]_LDC_i_1_n_2     |                1 |              1 |
|  Clk_CPU_BUFG                   |                        | U_PC/PCout_reg[8]_LDC_i_1_n_2      |                1 |              1 |
|  Clk_CPU_BUFG                   |                        | U_PC/PCout_reg[9]_LDC_i_1_n_2      |                1 |              1 |
|  Clk_CPU_BUFG                   |                        | U_PC/PCout_reg[10]_LDC_i_2_n_2     |                1 |              1 |
|  Clk_CPU_BUFG                   |                        | U_PC/PCout_reg[8]_LDC_i_2_n_2      |                1 |              1 |
|  Clk_CPU_BUFG                   |                        | U_PC/PCout_reg[6]_LDC_i_1_n_2      |                1 |              1 |
|  Clk_CPU_BUFG                   |                        | U_PC/PCout_reg[7]_LDC_i_1_n_2      |                1 |              1 |
|  Clk_CPU_BUFG                   |                        | U_PC/PCout_reg[7]_LDC_i_2_n_2      |                1 |              1 |
|  Clk_CPU_BUFG                   |                        | U_PC/PCout_reg[9]_LDC_i_2_n_2      |                1 |              1 |
|  Clk_CPU_BUFG                   |                        | U_PC/PCout_reg[4]_LDC_i_1_n_2      |                1 |              1 |
|  Clk_CPU_BUFG                   |                        | U_PC/PCout_reg[4]_LDC_i_2_n_2      |                1 |              1 |
|  Clk_CPU_BUFG                   |                        | U_PC/PCout_reg[5]_LDC_i_2_n_2      |                1 |              1 |
|  Clk_CPU_BUFG                   |                        | U_PC/PCout_reg[6]_LDC_i_2_n_2      |                1 |              1 |
|  Clk_CPU_BUFG                   |                        | U_PC/PCout_reg[5]_LDC_i_1_n_2      |                1 |              1 |
|  U_PC/PCout_reg[7]_LDC_i_1_n_2  |                        | U_PC/PCout_reg[7]_LDC_i_2_n_2      |                1 |              1 |
|  clk_IBUF_BUFG                  |                        | U_dm/rstn                          |                1 |              1 |
|  U_PC/PCout_reg[5]_LDC_i_1_n_2  |                        | U_PC/PCout_reg[5]_LDC_i_2_n_2      |                1 |              1 |
|  U_PC/PCout_reg[4]_LDC_i_1_n_2  |                        | U_PC/PCout_reg[4]_LDC_i_2_n_2      |                1 |              1 |
|  U_PC/PCout_reg[6]_LDC_i_1_n_2  |                        | U_PC/PCout_reg[6]_LDC_i_2_n_2      |                1 |              1 |
|  U_PC/PCout_reg[3]_LDC_i_1_n_2  |                        | U_PC/PCout_reg[3]_LDC_i_2_n_2      |                1 |              1 |
|  U_PC/PCout_reg[9]_LDC_i_1_n_2  |                        | U_PC/PCout_reg[9]_LDC_i_2_n_2      |                1 |              1 |
|  U_PC/PCout_reg[8]_LDC_i_1_n_2  |                        | U_PC/PCout_reg[8]_LDC_i_2_n_2      |                1 |              1 |
|  U_PC/PCout_reg[10]_LDC_i_1_n_2 |                        | U_PC/PCout_reg[10]_LDC_i_2_n_2     |                1 |              1 |
|  Clk_CPU_BUFG                   |                        | U_PC/PCout_reg[3]_LDC_i_1_n_2      |                1 |              2 |
|  Clk_CPU_BUFG                   |                        | U_PC/PCout_reg[3]_LDC_i_2_n_2      |                1 |              2 |
|  Clk_CPU_BUFG                   | reg_addr[4]_i_1_n_2    | U_RF/rstn_2                        |                1 |              2 |
|  Clk_CPU_BUFG                   | reg_addr[4]_i_1_n_2    | U_RF/rstn_1                        |                1 |              2 |
|  Clk_CPU_BUFG                   |                        | U_RF/rstn                          |                2 |              3 |
|  u_seg7x16/seg7_clk             |                        | u_seg7x16/i_data_store[63]_i_2_n_2 |                1 |              3 |
|  Clk_CPU_BUFG                   | dmem_addr              | U_dm/rstn                          |                1 |              4 |
|  Clk_CPU_BUFG                   | sw_i_IBUF[0]           | U_RF/rstn                          |                2 |              5 |
|  Clk_CPU_BUFG                   | reg_addr[4]_i_1_n_2    | U_RF/rstn                          |                2 |              7 |
|  Clk_CPU_BUFG                   | dmem_data              |                                    |                8 |              8 |
|  clk_IBUF_BUFG                  |                        | U_dm/rstn_0                        |                4 |              8 |
|  Clk_instr_BUFG                 |                        | U_dm/rstn                          |                7 |              9 |
|  Clk_CPU_BUFG                   | U_PC/PCout[31]_i_1_n_2 | U_RF/rstn                          |                9 |             23 |
|  clk_IBUF_BUFG                  |                        | U_RF/rstn_0                        |                7 |             27 |
|  Clk_CPU_BUFG                   | reg_data               |                                    |               22 |             32 |
|  Clk_CPU_BUFG                   | alu_disp_data          |                                    |               25 |             32 |
|  clk_IBUF_BUFG                  |                        | u_seg7x16/i_data_store[63]_i_2_n_2 |               22 |             79 |
|  Clk_instr_BUFG                 |                        | U_RF/rstn                          |               31 |             86 |
|  Clk_instr_BUFG                 |                        | U_RF/rstn_0                        |               41 |             97 |
|  Clk_instr_BUFG                 |                        | U_RF/rstn_2                        |               43 |            122 |
|  Clk_instr_BUFG                 |                        | U_RF/rstn_1                        |               47 |            122 |
|  Clk_instr_BUFG                 |                        | U_RF/rf[28][6]_C_i_2_n_2           |               45 |            124 |
|  Clk_instr_BUFG                 |                        | U_RF/rf[31][17]_C_i_2_n_2          |               51 |            124 |
|  Clk_instr_BUFG                 |                        | U_RF/rf[22][29]_C_i_2_n_2          |               52 |            124 |
|  Clk_instr_BUFG                 |                        | U_dm/dmem[125][0]_C_i_1_n_2        |               44 |            124 |
|  Clk_instr_BUFG                 |                        | U_dm/dmem[109][4]_C_i_1_n_2        |               39 |            124 |
|  Clk_instr_BUFG                 |                        | U_dm/dmem[47][4]_C_i_1_n_2         |               36 |            124 |
|  Clk_instr_BUFG                 |                        | U_dm/dmem[32][0]_C_i_1_n_2         |               38 |            124 |
|  Clk_instr_BUFG                 |                        | U_dm/dmem[78][4]_C_i_1_n_2         |               40 |            124 |
|  Clk_instr_BUFG                 |                        | U_dm/dmem[16][4]_C_i_1_n_2         |               42 |            124 |
|  Clk_instr_BUFG                 |                        | U_RF/rf[20][14]_C_i_2_n_2          |               45 |            124 |
|  Clk_instr_BUFG                 |                        | U_dm/dmem[63][0]_C_i_1_n_2         |               39 |            124 |
|  Clk_instr_BUFG                 |                        | U_RF/rf[16][6]_C_i_2_n_2           |               45 |            124 |
|  Clk_instr_BUFG                 |                        | U_dm/dmem[94][0]_C_i_1_n_2         |               41 |            124 |
+---------------------------------+------------------------+------------------------------------+------------------+----------------+


