$date
	Sun Oct 23 06:06:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#595909
b11101 !
1"
#595910
b11101 &
b11101 %
1$
#595911
0"
#595914
b1011000 &
b1011000 %
#595918
b101100 &
b101100 %
#595922
b10110 &
b10110 %
#595926
b1011 &
b1011 %
#595930
b100010 &
b100010 %
#595934
b10001 &
b10001 %
#595938
b110100 &
b110100 %
#595942
b11010 &
b11010 %
#595946
b1101 &
b1101 %
#595950
b101000 &
b101000 %
#595954
b10100 &
b10100 %
#595958
b1010 &
b1010 %
#595962
b101 &
b101 %
#595966
b10000 &
b10000 %
#595970
b1000 &
b1000 %
#595974
b100 &
b100 %
#595978
b10 &
b10 %
#595982
b1 &
1#
b1 %
#595986
b0 &
b0 %
0#
0$
#1662192
b11010 !
1"
#1662194
b11010 &
b11010 %
1$
#1662195
0"
#1662198
b1101 &
b1101 %
#1662202
b101000 &
b101000 %
#1662206
b10100 &
b10100 %
#1662210
b1010 &
b1010 %
#1662214
b101 &
b101 %
#1662218
b10000 &
b10000 %
#1662222
b1000 &
b1000 %
#1662226
b100 &
b100 %
#1662230
b10 &
b10 %
#1662234
b1 &
b1 %
1#
#1662238
b0 &
0#
b0 %
0$
#2618113
b110 !
1"
#2618114
b110 &
b110 %
1$
#2618115
0"
#2618118
b11 &
b11 %
#2618122
b1010 &
b1010 %
#2618126
b101 &
b101 %
#2618130
b10000 &
b10000 %
#2618134
b1000 &
b1000 %
#2618138
b100 &
b100 %
#2618142
b10 &
b10 %
#2618146
b1 &
b1 %
1#
#2618150
b0 &
0#
b0 %
0$
#4500012
