

================================================================
== Vivado HLS Report for 'conv_core'
================================================================
* Date:           Thu Nov  5 03:54:03 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pose_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     2.940|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+---------+-------------+-----------+-----------+-----------+----------+
        |                           |    Latency    |  Iteration  |  Initiation Interval  |    Trip   |          |
        |         Loop Name         | min |   max   |   Latency   |  achieved |   target  |   Count   | Pipelined|
        +---------------------------+-----+---------+-------------+-----------+-----------+-----------+----------+
        |- Loop 1                   |    ?|        ?|            ?|          -|          -| 0 ~ 65535 |    no    |
        | + Loop 1.1                |    ?|        ?|            ?|          -|          -|          ?|    no    |
        |  ++ Loop 1.1.1            |    ?|        ?|            ?|          -|          -|          ?|    no    |
        |   +++ Loop 1.1.1.1        |    ?|        ?| 6 ~ 1638381 |          -|          -|          ?|    no    |
        |    ++++ conv_kernel_loop  |    0|  1638375|           25|          -|          -| 0 ~ 65535 |    no    |
        +---------------------------+-----+---------+-------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 109
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (!exitcond3)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / (tmp_333)
	4  / (!tmp_333)
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / (tmp_337 & init_read)
	78  / (tmp_337 & !init_read)
	40  / (!tmp_337)
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / (!exitcond_flatten)
	76  / (exitcond_flatten)
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / (!exitcond)
	80  / (exitcond)
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	85  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.94>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%FILTER_S_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %FILTER_S)" [kernel.cpp:2397]   --->   Operation 110 'read' 'FILTER_S_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%LAYER_IN_NUM_T_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %LAYER_IN_NUM_T)" [kernel.cpp:2397]   --->   Operation 111 'read' 'LAYER_IN_NUM_T_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%cast = zext i16 %LAYER_IN_NUM_T_read to i32" [kernel.cpp:2397]   --->   Operation 112 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%cast1 = zext i16 %FILTER_S_read to i32" [kernel.cpp:2397]   --->   Operation 113 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [3/3] (2.94ns) (root node of the DSP)   --->   "%bound = mul i32 %cast1, %cast" [kernel.cpp:2397]   --->   Operation 114 'mul' 'bound' <Predicate = true> <Delay = 2.94> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 115 [2/3] (2.94ns) (root node of the DSP)   --->   "%bound = mul i32 %cast1, %cast" [kernel.cpp:2397]   --->   Operation 115 'mul' 'bound' <Predicate = true> <Delay = 2.94> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.51>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%STRIDE_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %STRIDE)" [kernel.cpp:2397]   --->   Operation 116 'read' 'STRIDE_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%LAYER_IN_W_T_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_IN_W_T)" [kernel.cpp:2397]   --->   Operation 117 'read' 'LAYER_IN_W_T_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%LAYER_IN_H_T_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_IN_H_T)" [kernel.cpp:2397]   --->   Operation 118 'read' 'LAYER_IN_H_T_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%LAYER_OUT_NUM_T_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %LAYER_OUT_NUM_T)" [kernel.cpp:2397]   --->   Operation 119 'read' 'LAYER_OUT_NUM_T_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%init_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %init)" [kernel.cpp:2397]   --->   Operation 120 'read' 'init_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (1.51ns)   --->   "%tmp = add i32 %STRIDE_read, -1" [kernel.cpp:2419]   --->   Operation 121 'add' 'tmp' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/3] (0.00ns) (root node of the DSP)   --->   "%bound = mul i32 %cast1, %cast" [kernel.cpp:2397]   --->   Operation 122 'mul' 'bound' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 123 [1/1] (0.85ns)   --->   "br label %.loopexit" [kernel.cpp:2409]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.85>

State 4 <SV = 3> <Delay = 2.13>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%o = phi i16 [ 0, %0 ], [ %o_10, %.loopexit.loopexit ]"   --->   Operation 124 'phi' 'o' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (1.18ns)   --->   "%exitcond3 = icmp eq i16 %o, %LAYER_OUT_NUM_T_read" [kernel.cpp:2409]   --->   Operation 125 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 126 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (1.30ns)   --->   "%o_10 = add i16 %o, 1" [kernel.cpp:2409]   --->   Operation 127 'add' 'o_10' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %8, label %.preheader5.preheader" [kernel.cpp:2409]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [36/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 129 'udiv' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:2427]   --->   Operation 130 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.13>
ST_5 : Operation 131 [35/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 131 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.13>
ST_6 : Operation 132 [34/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 132 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.13>
ST_7 : Operation 133 [33/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 133 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.13>
ST_8 : Operation 134 [32/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 134 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.13>
ST_9 : Operation 135 [31/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 135 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.13>
ST_10 : Operation 136 [30/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 136 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.13>
ST_11 : Operation 137 [29/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 137 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.13>
ST_12 : Operation 138 [28/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 138 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.13>
ST_13 : Operation 139 [27/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 139 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.13>
ST_14 : Operation 140 [26/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 140 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.13>
ST_15 : Operation 141 [25/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 141 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.13>
ST_16 : Operation 142 [24/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 142 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.13>
ST_17 : Operation 143 [23/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 143 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.13>
ST_18 : Operation 144 [22/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 144 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.13>
ST_19 : Operation 145 [21/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 145 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.13>
ST_20 : Operation 146 [20/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 146 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.13>
ST_21 : Operation 147 [19/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 147 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.13>
ST_22 : Operation 148 [18/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 148 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.13>
ST_23 : Operation 149 [17/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 149 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.13>
ST_24 : Operation 150 [16/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 150 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.13>
ST_25 : Operation 151 [15/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 151 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.13>
ST_26 : Operation 152 [14/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 152 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.13>
ST_27 : Operation 153 [13/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 153 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.13>
ST_28 : Operation 154 [12/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 154 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.13>
ST_29 : Operation 155 [11/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 155 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.13>
ST_30 : Operation 156 [10/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 156 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.13>
ST_31 : Operation 157 [9/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 157 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.13>
ST_32 : Operation 158 [8/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 158 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.13>
ST_33 : Operation 159 [7/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 159 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.13>
ST_34 : Operation 160 [6/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 160 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.13>
ST_35 : Operation 161 [5/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 161 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.13>
ST_36 : Operation 162 [4/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 162 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.13>
ST_37 : Operation 163 [3/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 163 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.13>
ST_38 : Operation 164 [2/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 164 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.13>
ST_39 : Operation 165 [1/36] (2.13ns)   --->   "%tmp_s = udiv i32 %LAYER_IN_H_T_read, %STRIDE_read" [kernel.cpp:2410]   --->   Operation 165 'udiv' 'tmp_s' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_332_cast = zext i16 %o to i19" [kernel.cpp:2409]   --->   Operation 166 'zext' 'tmp_332_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_355 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %o, i2 0)" [kernel.cpp:2409]   --->   Operation 167 'bitconcatenate' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 168 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i18 %tmp_355 to i19" [kernel.cpp:2419]   --->   Operation 168 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 169 [1/1] (1.33ns)   --->   "%tmp_356 = sub i19 %p_shl_cast, %tmp_332_cast" [kernel.cpp:2419]   --->   Operation 169 'sub' 'tmp_356' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_356_cast = sext i19 %tmp_356 to i20" [kernel.cpp:2419]   --->   Operation 170 'sext' 'tmp_356_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_544 = trunc i16 %o to i3" [kernel.cpp:2413]   --->   Operation 171 'trunc' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_545 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %o, i32 3, i32 15)" [kernel.cpp:2419]   --->   Operation 172 'partselect' 'tmp_545' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 173 [1/1] (0.00ns)   --->   "%newIndex7_cast = zext i13 %tmp_545 to i14" [kernel.cpp:2419]   --->   Operation 173 'zext' 'newIndex7_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 174 [1/1] (0.00ns)   --->   "%arrayNo1 = zext i3 %tmp_544 to i32" [kernel.cpp:2419]   --->   Operation 174 'zext' 'arrayNo1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 175 [1/1] (0.85ns)   --->   "br label %.preheader5" [kernel.cpp:2410]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.85>

State 40 <SV = 39> <Delay = 2.13>
ST_40 : Operation 176 [1/1] (0.00ns)   --->   "%h = phi i32 [ 0, %.preheader5.preheader ], [ %h_9, %.preheader5.loopexit ]"   --->   Operation 176 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 177 [1/1] (0.00ns)   --->   "%phi_mul4 = phi i38 [ 0, %.preheader5.preheader ], [ %next_mul5, %.preheader5.loopexit ]"   --->   Operation 177 'phi' 'phi_mul4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 178 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i32 [ 0, %.preheader5.preheader ], [ %next_mul4, %.preheader5.loopexit ]" [kernel.cpp:2397]   --->   Operation 178 'phi' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 179 [1/1] (1.51ns)   --->   "%next_mul4 = add i32 %phi_mul5, %STRIDE_read" [kernel.cpp:2397]   --->   Operation 179 'add' 'next_mul4' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 180 [1/1] (1.55ns)   --->   "%next_mul5 = add i38 %phi_mul4, 52"   --->   Operation 180 'add' 'next_mul5' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 181 [1/1] (1.26ns)   --->   "%tmp_333 = icmp ult i32 %h, %tmp_s" [kernel.cpp:2410]   --->   Operation 181 'icmp' 'tmp_333' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 182 [1/1] (1.51ns)   --->   "%h_9 = add nsw i32 %h, 1" [kernel.cpp:2410]   --->   Operation 182 'add' 'h_9' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %tmp_333, label %.preheader4.preheader, label %.loopexit.loopexit" [kernel.cpp:2410]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 184 [36/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 184 'udiv' 'tmp_334' <Predicate = (tmp_333)> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 185 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 185 'br' <Predicate = (!tmp_333)> <Delay = 0.00>

State 41 <SV = 40> <Delay = 2.13>
ST_41 : Operation 186 [35/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 186 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.13>
ST_42 : Operation 187 [34/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 187 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.13>
ST_43 : Operation 188 [33/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 188 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.13>
ST_44 : Operation 189 [32/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 189 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.13>
ST_45 : Operation 190 [31/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 190 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.13>
ST_46 : Operation 191 [30/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 191 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.13>
ST_47 : Operation 192 [29/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 192 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.13>
ST_48 : Operation 193 [28/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 193 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.13>
ST_49 : Operation 194 [27/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 194 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.13>
ST_50 : Operation 195 [26/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 195 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.13>
ST_51 : Operation 196 [25/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 196 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.13>
ST_52 : Operation 197 [24/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 197 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.13>
ST_53 : Operation 198 [23/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 198 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.13>
ST_54 : Operation 199 [22/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 199 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.13>
ST_55 : Operation 200 [21/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 200 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.13>
ST_56 : Operation 201 [20/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 201 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.13>
ST_57 : Operation 202 [19/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 202 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.13>
ST_58 : Operation 203 [18/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 203 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.13>
ST_59 : Operation 204 [17/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 204 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.13>
ST_60 : Operation 205 [16/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 205 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.13>
ST_61 : Operation 206 [15/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 206 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.13>
ST_62 : Operation 207 [14/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 207 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.13>
ST_63 : Operation 208 [13/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 208 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.13>
ST_64 : Operation 209 [12/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 209 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.13>
ST_65 : Operation 210 [11/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 210 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.13>
ST_66 : Operation 211 [10/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 211 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.13>
ST_67 : Operation 212 [9/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 212 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.13>
ST_68 : Operation 213 [8/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 213 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.13>
ST_69 : Operation 214 [7/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 214 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.13>
ST_70 : Operation 215 [6/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 215 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.13>
ST_71 : Operation 216 [5/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 216 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.13>
ST_72 : Operation 217 [4/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 217 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.13>
ST_73 : Operation 218 [3/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 218 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.13>
ST_74 : Operation 219 [2/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 219 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.13>
ST_75 : Operation 220 [1/36] (2.13ns)   --->   "%tmp_334 = udiv i32 %LAYER_IN_W_T_read, %STRIDE_read" [kernel.cpp:2411]   --->   Operation 220 'udiv' 'tmp_334' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 221 [1/1] (0.85ns)   --->   "br label %.preheader4" [kernel.cpp:2411]   --->   Operation 221 'br' <Predicate = true> <Delay = 0.85>

State 76 <SV = 75> <Delay = 1.51>
ST_76 : Operation 222 [1/1] (0.00ns)   --->   "%w = phi i32 [ 0, %.preheader4.preheader ], [ %w_9, %.preheader4.loopexit ]"   --->   Operation 222 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 223 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %.preheader4.preheader ], [ %next_mul, %.preheader4.loopexit ]" [kernel.cpp:2397]   --->   Operation 223 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 224 [1/1] (1.51ns)   --->   "%next_mul = add i32 %phi_mul, %STRIDE_read" [kernel.cpp:2397]   --->   Operation 224 'add' 'next_mul' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 225 [1/1] (1.26ns)   --->   "%tmp_337 = icmp ult i32 %w, %tmp_334" [kernel.cpp:2411]   --->   Operation 225 'icmp' 'tmp_337' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 226 [1/1] (1.51ns)   --->   "%w_9 = add nsw i32 %w, 1" [kernel.cpp:2411]   --->   Operation 226 'add' 'w_9' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 227 [1/1] (0.00ns)   --->   "br i1 %tmp_337, label %1, label %.preheader5.loopexit" [kernel.cpp:2411]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 228 [1/1] (0.00ns)   --->   "br i1 %init_read, label %2, label %._crit_edge" [kernel.cpp:2412]   --->   Operation 228 'br' <Predicate = (tmp_337)> <Delay = 0.00>
ST_76 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_546 = trunc i32 %w to i11" [kernel.cpp:2413]   --->   Operation 229 'trunc' 'tmp_546' <Predicate = (tmp_337 & init_read)> <Delay = 0.00>
ST_76 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_547 = trunc i38 %phi_mul4 to i11" [kernel.cpp:2413]   --->   Operation 230 'trunc' 'tmp_547' <Predicate = (tmp_337 & init_read)> <Delay = 0.00>
ST_76 : Operation 231 [1/1] (1.33ns)   --->   "%tmp_548 = add i11 %tmp_547, %tmp_546" [kernel.cpp:2413]   --->   Operation 231 'add' 'tmp_548' <Predicate = (tmp_337 & init_read)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 232 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 232 'br' <Predicate = (!tmp_337)> <Delay = 0.00>

State 77 <SV = 76> <Delay = 1.32>
ST_77 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_360_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_548, i3 0)" [kernel.cpp:2413]   --->   Operation 233 'bitconcatenate' 'tmp_360_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 234 [1/1] (1.32ns)   --->   "%tmp_361 = add i14 %tmp_360_cast, %newIndex7_cast" [kernel.cpp:2413]   --->   Operation 234 'add' 'tmp_361' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_361_cast = zext i14 %tmp_361 to i64" [kernel.cpp:2413]   --->   Operation 235 'zext' 'tmp_361_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 236 [1/1] (0.00ns)   --->   "%cout_kernel_0_addr = getelementptr [5408 x float]* %cout_kernel_0, i64 0, i64 %tmp_361_cast" [kernel.cpp:2413]   --->   Operation 236 'getelementptr' 'cout_kernel_0_addr' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 237 [1/1] (0.00ns)   --->   "%cout_kernel_1_addr = getelementptr [5408 x float]* %cout_kernel_1, i64 0, i64 %tmp_361_cast" [kernel.cpp:2413]   --->   Operation 237 'getelementptr' 'cout_kernel_1_addr' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 238 [1/1] (0.00ns)   --->   "%cout_kernel_2_addr = getelementptr [5408 x float]* %cout_kernel_2, i64 0, i64 %tmp_361_cast" [kernel.cpp:2413]   --->   Operation 238 'getelementptr' 'cout_kernel_2_addr' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 239 [1/1] (0.00ns)   --->   "%cout_kernel_3_addr = getelementptr [5408 x float]* %cout_kernel_3, i64 0, i64 %tmp_361_cast" [kernel.cpp:2413]   --->   Operation 239 'getelementptr' 'cout_kernel_3_addr' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 240 [1/1] (0.00ns)   --->   "%cout_kernel_4_addr = getelementptr [5408 x float]* %cout_kernel_4, i64 0, i64 %tmp_361_cast" [kernel.cpp:2413]   --->   Operation 240 'getelementptr' 'cout_kernel_4_addr' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 241 [1/1] (0.00ns)   --->   "%cout_kernel_5_addr = getelementptr [5408 x float]* %cout_kernel_5, i64 0, i64 %tmp_361_cast" [kernel.cpp:2413]   --->   Operation 241 'getelementptr' 'cout_kernel_5_addr' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 242 [1/1] (0.00ns)   --->   "%cout_kernel_6_addr = getelementptr [5408 x float]* %cout_kernel_6, i64 0, i64 %tmp_361_cast" [kernel.cpp:2413]   --->   Operation 242 'getelementptr' 'cout_kernel_6_addr' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 243 [1/1] (0.00ns)   --->   "%cout_kernel_7_addr = getelementptr [5408 x float]* %cout_kernel_7, i64 0, i64 %tmp_361_cast" [kernel.cpp:2413]   --->   Operation 243 'getelementptr' 'cout_kernel_7_addr' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 244 [1/1] (0.87ns)   --->   "switch i3 %tmp_544, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]" [kernel.cpp:2413]   --->   Operation 244 'switch' <Predicate = true> <Delay = 0.87>

State 78 <SV = 77> <Delay = 2.26>
ST_78 : Operation 245 [1/1] (2.26ns)   --->   "store float 0.000000e+00, float* %cout_kernel_6_addr, align 4" [kernel.cpp:2413]   --->   Operation 245 'store' <Predicate = (init_read & tmp_544 == 6)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_78 : Operation 246 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:2413]   --->   Operation 246 'br' <Predicate = (init_read & tmp_544 == 6)> <Delay = 0.00>
ST_78 : Operation 247 [1/1] (2.26ns)   --->   "store float 0.000000e+00, float* %cout_kernel_5_addr, align 4" [kernel.cpp:2413]   --->   Operation 247 'store' <Predicate = (init_read & tmp_544 == 5)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_78 : Operation 248 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:2413]   --->   Operation 248 'br' <Predicate = (init_read & tmp_544 == 5)> <Delay = 0.00>
ST_78 : Operation 249 [1/1] (2.26ns)   --->   "store float 0.000000e+00, float* %cout_kernel_4_addr, align 4" [kernel.cpp:2413]   --->   Operation 249 'store' <Predicate = (init_read & tmp_544 == 4)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_78 : Operation 250 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:2413]   --->   Operation 250 'br' <Predicate = (init_read & tmp_544 == 4)> <Delay = 0.00>
ST_78 : Operation 251 [1/1] (2.26ns)   --->   "store float 0.000000e+00, float* %cout_kernel_3_addr, align 4" [kernel.cpp:2413]   --->   Operation 251 'store' <Predicate = (init_read & tmp_544 == 3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_78 : Operation 252 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:2413]   --->   Operation 252 'br' <Predicate = (init_read & tmp_544 == 3)> <Delay = 0.00>
ST_78 : Operation 253 [1/1] (2.26ns)   --->   "store float 0.000000e+00, float* %cout_kernel_2_addr, align 4" [kernel.cpp:2413]   --->   Operation 253 'store' <Predicate = (init_read & tmp_544 == 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_78 : Operation 254 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:2413]   --->   Operation 254 'br' <Predicate = (init_read & tmp_544 == 2)> <Delay = 0.00>
ST_78 : Operation 255 [1/1] (2.26ns)   --->   "store float 0.000000e+00, float* %cout_kernel_1_addr, align 4" [kernel.cpp:2413]   --->   Operation 255 'store' <Predicate = (init_read & tmp_544 == 1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_78 : Operation 256 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:2413]   --->   Operation 256 'br' <Predicate = (init_read & tmp_544 == 1)> <Delay = 0.00>
ST_78 : Operation 257 [1/1] (2.26ns)   --->   "store float 0.000000e+00, float* %cout_kernel_0_addr, align 4" [kernel.cpp:2413]   --->   Operation 257 'store' <Predicate = (init_read & tmp_544 == 0)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_78 : Operation 258 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:2413]   --->   Operation 258 'br' <Predicate = (init_read & tmp_544 == 0)> <Delay = 0.00>
ST_78 : Operation 259 [1/1] (2.26ns)   --->   "store float 0.000000e+00, float* %cout_kernel_7_addr, align 4" [kernel.cpp:2413]   --->   Operation 259 'store' <Predicate = (init_read & tmp_544 == 7)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_78 : Operation 260 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:2413]   --->   Operation 260 'br' <Predicate = (init_read & tmp_544 == 7)> <Delay = 0.00>
ST_78 : Operation 261 [1/1] (0.00ns)   --->   "br label %._crit_edge" [kernel.cpp:2414]   --->   Operation 261 'br' <Predicate = (init_read)> <Delay = 0.00>
ST_78 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_549 = trunc i32 %w to i11" [kernel.cpp:2419]   --->   Operation 262 'trunc' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_550 = trunc i38 %phi_mul4 to i11" [kernel.cpp:2419]   --->   Operation 263 'trunc' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 264 [1/1] (1.33ns)   --->   "%tmp_551 = add i11 %tmp_550, %tmp_549" [kernel.cpp:2419]   --->   Operation 264 'add' 'tmp_551' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 1.32>
ST_79 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_364_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_551, i3 0)" [kernel.cpp:2419]   --->   Operation 265 'bitconcatenate' 'tmp_364_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 266 [1/1] (1.32ns)   --->   "%tmp_365 = add i14 %tmp_364_cast, %newIndex7_cast" [kernel.cpp:2419]   --->   Operation 266 'add' 'tmp_365' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_365_cast = zext i14 %tmp_365 to i64" [kernel.cpp:2419]   --->   Operation 267 'zext' 'tmp_365_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 268 [1/1] (0.00ns)   --->   "%cout_kernel_0_addr_1 = getelementptr [5408 x float]* %cout_kernel_0, i64 0, i64 %tmp_365_cast" [kernel.cpp:2419]   --->   Operation 268 'getelementptr' 'cout_kernel_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 269 [1/1] (0.00ns)   --->   "%cout_kernel_1_addr_1 = getelementptr [5408 x float]* %cout_kernel_1, i64 0, i64 %tmp_365_cast" [kernel.cpp:2419]   --->   Operation 269 'getelementptr' 'cout_kernel_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 270 [1/1] (0.00ns)   --->   "%cout_kernel_2_addr_1 = getelementptr [5408 x float]* %cout_kernel_2, i64 0, i64 %tmp_365_cast" [kernel.cpp:2419]   --->   Operation 270 'getelementptr' 'cout_kernel_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 271 [1/1] (0.00ns)   --->   "%cout_kernel_3_addr_1 = getelementptr [5408 x float]* %cout_kernel_3, i64 0, i64 %tmp_365_cast" [kernel.cpp:2419]   --->   Operation 271 'getelementptr' 'cout_kernel_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 272 [1/1] (0.00ns)   --->   "%cout_kernel_4_addr_1 = getelementptr [5408 x float]* %cout_kernel_4, i64 0, i64 %tmp_365_cast" [kernel.cpp:2419]   --->   Operation 272 'getelementptr' 'cout_kernel_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 273 [1/1] (0.00ns)   --->   "%cout_kernel_5_addr_1 = getelementptr [5408 x float]* %cout_kernel_5, i64 0, i64 %tmp_365_cast" [kernel.cpp:2419]   --->   Operation 273 'getelementptr' 'cout_kernel_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 274 [1/1] (0.00ns)   --->   "%cout_kernel_6_addr_1 = getelementptr [5408 x float]* %cout_kernel_6, i64 0, i64 %tmp_365_cast" [kernel.cpp:2419]   --->   Operation 274 'getelementptr' 'cout_kernel_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 275 [1/1] (0.00ns)   --->   "%cout_kernel_7_addr_1 = getelementptr [5408 x float]* %cout_kernel_7, i64 0, i64 %tmp_365_cast" [kernel.cpp:2419]   --->   Operation 275 'getelementptr' 'cout_kernel_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 276 [1/1] (0.85ns)   --->   "br label %4" [kernel.cpp:2415]   --->   Operation 276 'br' <Predicate = true> <Delay = 0.85>

State 80 <SV = 79> <Delay = 1.78>
ST_80 : Operation 277 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i32 [ 0, %._crit_edge ], [ %indvar_flatten_next, %7 ]"   --->   Operation 277 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 278 [1/1] (0.00ns)   --->   "%i = phi i16 [ 0, %._crit_edge ], [ %arrayNo_mid2_v_v, %7 ]" [kernel.cpp:2419]   --->   Operation 278 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 279 [1/1] (0.00ns)   --->   "%p = phi i16 [ 0, %._crit_edge ], [ %p_2, %7 ]"   --->   Operation 279 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [kernel.cpp:2416]   --->   Operation 280 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 281 [1/1] (1.26ns)   --->   "%exitcond_flatten = icmp eq i32 %indvar_flatten, %bound" [kernel.cpp:2397]   --->   Operation 281 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 282 [1/1] (1.51ns)   --->   "%indvar_flatten_next = add i32 %indvar_flatten, 1"   --->   Operation 282 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 283 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader4.loopexit, label %.reset" [kernel.cpp:2397]   --->   Operation 283 'br' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 284 [1/1] (1.30ns)   --->   "%i_2 = add i16 %i, 1" [kernel.cpp:2415]   --->   Operation 284 'add' 'i_2' <Predicate = (!exitcond_flatten)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 285 [1/1] (1.18ns)   --->   "%exitcond1 = icmp eq i16 %p, %FILTER_S_read" [kernel.cpp:2417]   --->   Operation 285 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 286 [1/1] (0.47ns)   --->   "%p_mid2 = select i1 %exitcond1, i16 0, i16 %p" [kernel.cpp:2417]   --->   Operation 286 'select' 'p_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 287 [1/1] (0.47ns)   --->   "%arrayNo_mid2_v_v = select i1 %exitcond1, i16 %i_2, i16 %i" [kernel.cpp:2419]   --->   Operation 287 'select' 'arrayNo_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_552 = trunc i16 %arrayNo_mid2_v_v to i3" [kernel.cpp:2419]   --->   Operation 288 'trunc' 'tmp_552' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_80 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_553 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %arrayNo_mid2_v_v, i32 3, i32 15)" [kernel.cpp:2417]   --->   Operation 289 'partselect' 'tmp_553' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_80 : Operation 290 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 290 'br' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 81 <SV = 80> <Delay = 2.25>
ST_81 : Operation 291 [1/1] (0.00ns)   --->   "%p_cast4_mid2_cast = zext i16 %p_mid2 to i32" [kernel.cpp:2417]   --->   Operation 291 'zext' 'p_cast4_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %tmp, %p_cast4_mid2_cast" [kernel.cpp:2419]   --->   Operation 292 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 293 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%tmp_341 = add i32 %tmp1, %phi_mul5" [kernel.cpp:2419]   --->   Operation 293 'add' 'tmp_341' <Predicate = true> <Delay = 2.25> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_554 = trunc i32 %tmp_341 to i11" [kernel.cpp:2419]   --->   Operation 294 'trunc' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_343_cast = zext i16 %p_mid2 to i20" [kernel.cpp:2419]   --->   Operation 295 'zext' 'tmp_343_cast' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 296 [1/1] (1.34ns)   --->   "%tmp_367 = add i20 %tmp_343_cast, %tmp_356_cast" [kernel.cpp:2419]   --->   Operation 296 'add' 'tmp_367' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_555 = trunc i20 %tmp_367 to i11" [kernel.cpp:2419]   --->   Operation 297 'trunc' 'tmp_555' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_556 = trunc i20 %tmp_367 to i9" [kernel.cpp:2419]   --->   Operation 298 'trunc' 'tmp_556' <Predicate = true> <Delay = 0.00>

State 82 <SV = 81> <Delay = 2.94>
ST_82 : Operation 299 [3/3] (2.94ns) (root node of the DSP)   --->   "%tmp_366 = mul i11 %tmp_554, 54" [kernel.cpp:2419]   --->   Operation 299 'mul' 'tmp_366' <Predicate = true> <Delay = 2.94> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 300 [1/1] (0.00ns)   --->   "%p_shl = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_556, i2 0)" [kernel.cpp:2419]   --->   Operation 300 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 301 [1/1] (1.33ns)   --->   "%tmp_369 = sub i11 %p_shl, %tmp_555" [kernel.cpp:2419]   --->   Operation 301 'sub' 'tmp_369' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.94>
ST_83 : Operation 302 [2/3] (2.94ns) (root node of the DSP)   --->   "%tmp_366 = mul i11 %tmp_554, 54" [kernel.cpp:2419]   --->   Operation 302 'mul' 'tmp_366' <Predicate = true> <Delay = 2.94> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 84 <SV = 83> <Delay = 0.85>
ST_84 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [kernel.cpp:2416]   --->   Operation 303 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [kernel.cpp:2416]   --->   Operation 304 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 305 [1/1] (0.00ns)   --->   "%arrayNo_mid2 = zext i3 %tmp_552 to i32" [kernel.cpp:2419]   --->   Operation 305 'zext' 'arrayNo_mid2' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 306 [1/1] (0.00ns)   --->   "%newIndex1_mid2_cast = zext i13 %tmp_553 to i14" [kernel.cpp:2417]   --->   Operation 306 'zext' 'newIndex1_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 307 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_366 = mul i11 %tmp_554, 54" [kernel.cpp:2419]   --->   Operation 307 'mul' 'tmp_366' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 308 [1/1] (0.85ns)   --->   "br label %.preheader" [kernel.cpp:2418]   --->   Operation 308 'br' <Predicate = true> <Delay = 0.85>

State 85 <SV = 84> <Delay = 2.25>
ST_85 : Operation 309 [1/1] (0.00ns)   --->   "%q = phi i16 [ %q_2, %6 ], [ 0, %.reset ]"   --->   Operation 309 'phi' 'q' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 310 [1/1] (0.00ns)   --->   "%q_cast3 = zext i16 %q to i32" [kernel.cpp:2418]   --->   Operation 310 'zext' 'q_cast3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 311 [1/1] (1.18ns)   --->   "%exitcond = icmp eq i16 %q, %FILTER_S_read" [kernel.cpp:2418]   --->   Operation 311 'icmp' 'exitcond' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 312 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 312 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 313 [1/1] (1.30ns)   --->   "%q_2 = add i16 %q, 1" [kernel.cpp:2418]   --->   Operation 313 'add' 'q_2' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 314 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %7, label %5" [kernel.cpp:2418]   --->   Operation 314 'br' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i32 %q_cast3, %phi_mul" [kernel.cpp:2419]   --->   Operation 315 'add' 'tmp2' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 316 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%tmp_344 = add i32 %tmp, %tmp2" [kernel.cpp:2419]   --->   Operation 316 'add' 'tmp_344' <Predicate = (!exitcond)> <Delay = 2.25> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_557 = trunc i32 %tmp_344 to i11" [kernel.cpp:2419]   --->   Operation 317 'trunc' 'tmp_557' <Predicate = (!exitcond)> <Delay = 0.00>
ST_85 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_558 = trunc i16 %q to i11" [kernel.cpp:2418]   --->   Operation 318 'trunc' 'tmp_558' <Predicate = (!exitcond)> <Delay = 0.00>
ST_85 : Operation 319 [1/1] (1.33ns)   --->   "%tmp_374 = add i11 %tmp_369, %tmp_558" [kernel.cpp:2419]   --->   Operation 319 'add' 'tmp_374' <Predicate = (!exitcond)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 320 [1/1] (1.30ns)   --->   "%p_2 = add i16 %p_mid2, 1" [kernel.cpp:2417]   --->   Operation 320 'add' 'p_2' <Predicate = (exitcond)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 321 [1/1] (0.00ns)   --->   "br label %4" [kernel.cpp:2417]   --->   Operation 321 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 86 <SV = 85> <Delay = 1.33>
ST_86 : Operation 322 [1/1] (1.33ns)   --->   "%tmp_370 = add i11 %tmp_366, %tmp_557" [kernel.cpp:2419]   --->   Operation 322 'add' 'tmp_370' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 1.32>
ST_87 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_372_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_370, i3 0)" [kernel.cpp:2419]   --->   Operation 323 'bitconcatenate' 'tmp_372_cast' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 324 [1/1] (1.32ns)   --->   "%tmp_373 = add i14 %tmp_372_cast, %newIndex1_mid2_cast" [kernel.cpp:2419]   --->   Operation 324 'add' 'tmp_373' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_376_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_374, i3 0)" [kernel.cpp:2419]   --->   Operation 325 'bitconcatenate' 'tmp_376_cast' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 326 [1/1] (1.32ns)   --->   "%tmp_377 = add i14 %tmp_376_cast, %newIndex1_mid2_cast" [kernel.cpp:2419]   --->   Operation 326 'add' 'tmp_377' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.26>
ST_88 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_373_cast = zext i14 %tmp_373 to i64" [kernel.cpp:2419]   --->   Operation 327 'zext' 'tmp_373_cast' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 328 [1/1] (0.00ns)   --->   "%cin_0_addr = getelementptr [6480 x float]* %cin_0, i64 0, i64 %tmp_373_cast" [kernel.cpp:2419]   --->   Operation 328 'getelementptr' 'cin_0_addr' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 329 [1/1] (0.00ns)   --->   "%cin_1_addr = getelementptr [6480 x float]* %cin_1, i64 0, i64 %tmp_373_cast" [kernel.cpp:2419]   --->   Operation 329 'getelementptr' 'cin_1_addr' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 330 [1/1] (0.00ns)   --->   "%cin_2_addr = getelementptr [6480 x float]* %cin_2, i64 0, i64 %tmp_373_cast" [kernel.cpp:2419]   --->   Operation 330 'getelementptr' 'cin_2_addr' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 331 [1/1] (0.00ns)   --->   "%cin_3_addr = getelementptr [6480 x float]* %cin_3, i64 0, i64 %tmp_373_cast" [kernel.cpp:2419]   --->   Operation 331 'getelementptr' 'cin_3_addr' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 332 [1/1] (0.00ns)   --->   "%cin_4_addr = getelementptr [6480 x float]* %cin_4, i64 0, i64 %tmp_373_cast" [kernel.cpp:2419]   --->   Operation 332 'getelementptr' 'cin_4_addr' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 333 [1/1] (0.00ns)   --->   "%cin_5_addr = getelementptr [6480 x float]* %cin_5, i64 0, i64 %tmp_373_cast" [kernel.cpp:2419]   --->   Operation 333 'getelementptr' 'cin_5_addr' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 334 [1/1] (0.00ns)   --->   "%cin_6_addr = getelementptr [6480 x float]* %cin_6, i64 0, i64 %tmp_373_cast" [kernel.cpp:2419]   --->   Operation 334 'getelementptr' 'cin_6_addr' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 335 [1/1] (0.00ns)   --->   "%cin_7_addr = getelementptr [6480 x float]* %cin_7, i64 0, i64 %tmp_373_cast" [kernel.cpp:2419]   --->   Operation 335 'getelementptr' 'cin_7_addr' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 336 [2/2] (2.26ns)   --->   "%cin_0_load = load float* %cin_0_addr, align 4" [kernel.cpp:2419]   --->   Operation 336 'load' 'cin_0_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_88 : Operation 337 [2/2] (2.26ns)   --->   "%cin_1_load = load float* %cin_1_addr, align 4" [kernel.cpp:2419]   --->   Operation 337 'load' 'cin_1_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_88 : Operation 338 [2/2] (2.26ns)   --->   "%cin_2_load = load float* %cin_2_addr, align 4" [kernel.cpp:2419]   --->   Operation 338 'load' 'cin_2_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_88 : Operation 339 [2/2] (2.26ns)   --->   "%cin_3_load = load float* %cin_3_addr, align 4" [kernel.cpp:2419]   --->   Operation 339 'load' 'cin_3_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_88 : Operation 340 [2/2] (2.26ns)   --->   "%cin_4_load = load float* %cin_4_addr, align 4" [kernel.cpp:2419]   --->   Operation 340 'load' 'cin_4_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_88 : Operation 341 [2/2] (2.26ns)   --->   "%cin_5_load = load float* %cin_5_addr, align 4" [kernel.cpp:2419]   --->   Operation 341 'load' 'cin_5_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_88 : Operation 342 [2/2] (2.26ns)   --->   "%cin_6_load = load float* %cin_6_addr, align 4" [kernel.cpp:2419]   --->   Operation 342 'load' 'cin_6_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_88 : Operation 343 [2/2] (2.26ns)   --->   "%cin_7_load = load float* %cin_7_addr, align 4" [kernel.cpp:2419]   --->   Operation 343 'load' 'cin_7_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_88 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_377_cast = zext i14 %tmp_377 to i64" [kernel.cpp:2419]   --->   Operation 344 'zext' 'tmp_377_cast' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 345 [1/1] (0.00ns)   --->   "%weight_0_addr = getelementptr [4608 x float]* %weight_0, i64 0, i64 %tmp_377_cast" [kernel.cpp:2419]   --->   Operation 345 'getelementptr' 'weight_0_addr' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 346 [1/1] (0.00ns)   --->   "%weight_1_addr = getelementptr [4608 x float]* %weight_1, i64 0, i64 %tmp_377_cast" [kernel.cpp:2419]   --->   Operation 346 'getelementptr' 'weight_1_addr' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 347 [1/1] (0.00ns)   --->   "%weight_2_addr = getelementptr [4608 x float]* %weight_2, i64 0, i64 %tmp_377_cast" [kernel.cpp:2419]   --->   Operation 347 'getelementptr' 'weight_2_addr' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 348 [1/1] (0.00ns)   --->   "%weight_3_addr = getelementptr [4608 x float]* %weight_3, i64 0, i64 %tmp_377_cast" [kernel.cpp:2419]   --->   Operation 348 'getelementptr' 'weight_3_addr' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 349 [1/1] (0.00ns)   --->   "%weight_4_addr = getelementptr [4608 x float]* %weight_4, i64 0, i64 %tmp_377_cast" [kernel.cpp:2419]   --->   Operation 349 'getelementptr' 'weight_4_addr' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 350 [1/1] (0.00ns)   --->   "%weight_5_addr = getelementptr [4608 x float]* %weight_5, i64 0, i64 %tmp_377_cast" [kernel.cpp:2419]   --->   Operation 350 'getelementptr' 'weight_5_addr' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 351 [1/1] (0.00ns)   --->   "%weight_6_addr = getelementptr [4608 x float]* %weight_6, i64 0, i64 %tmp_377_cast" [kernel.cpp:2419]   --->   Operation 351 'getelementptr' 'weight_6_addr' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 352 [1/1] (0.00ns)   --->   "%weight_7_addr = getelementptr [4608 x float]* %weight_7, i64 0, i64 %tmp_377_cast" [kernel.cpp:2419]   --->   Operation 352 'getelementptr' 'weight_7_addr' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 353 [2/2] (2.26ns)   --->   "%weight_0_load = load float* %weight_0_addr, align 4" [kernel.cpp:2419]   --->   Operation 353 'load' 'weight_0_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_88 : Operation 354 [2/2] (2.26ns)   --->   "%weight_1_load = load float* %weight_1_addr, align 4" [kernel.cpp:2419]   --->   Operation 354 'load' 'weight_1_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_88 : Operation 355 [2/2] (2.26ns)   --->   "%weight_2_load = load float* %weight_2_addr, align 4" [kernel.cpp:2419]   --->   Operation 355 'load' 'weight_2_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_88 : Operation 356 [2/2] (2.26ns)   --->   "%weight_3_load = load float* %weight_3_addr, align 4" [kernel.cpp:2419]   --->   Operation 356 'load' 'weight_3_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_88 : Operation 357 [2/2] (2.26ns)   --->   "%weight_4_load = load float* %weight_4_addr, align 4" [kernel.cpp:2419]   --->   Operation 357 'load' 'weight_4_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_88 : Operation 358 [2/2] (2.26ns)   --->   "%weight_5_load = load float* %weight_5_addr, align 4" [kernel.cpp:2419]   --->   Operation 358 'load' 'weight_5_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_88 : Operation 359 [2/2] (2.26ns)   --->   "%weight_6_load = load float* %weight_6_addr, align 4" [kernel.cpp:2419]   --->   Operation 359 'load' 'weight_6_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_88 : Operation 360 [2/2] (2.26ns)   --->   "%weight_7_load = load float* %weight_7_addr, align 4" [kernel.cpp:2419]   --->   Operation 360 'load' 'weight_7_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 89 <SV = 88> <Delay = 2.26>
ST_89 : Operation 361 [1/2] (2.26ns)   --->   "%cin_0_load = load float* %cin_0_addr, align 4" [kernel.cpp:2419]   --->   Operation 361 'load' 'cin_0_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_89 : Operation 362 [1/2] (2.26ns)   --->   "%cin_1_load = load float* %cin_1_addr, align 4" [kernel.cpp:2419]   --->   Operation 362 'load' 'cin_1_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_89 : Operation 363 [1/2] (2.26ns)   --->   "%cin_2_load = load float* %cin_2_addr, align 4" [kernel.cpp:2419]   --->   Operation 363 'load' 'cin_2_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_89 : Operation 364 [1/2] (2.26ns)   --->   "%cin_3_load = load float* %cin_3_addr, align 4" [kernel.cpp:2419]   --->   Operation 364 'load' 'cin_3_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_89 : Operation 365 [1/2] (2.26ns)   --->   "%cin_4_load = load float* %cin_4_addr, align 4" [kernel.cpp:2419]   --->   Operation 365 'load' 'cin_4_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_89 : Operation 366 [1/2] (2.26ns)   --->   "%cin_5_load = load float* %cin_5_addr, align 4" [kernel.cpp:2419]   --->   Operation 366 'load' 'cin_5_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_89 : Operation 367 [1/2] (2.26ns)   --->   "%cin_6_load = load float* %cin_6_addr, align 4" [kernel.cpp:2419]   --->   Operation 367 'load' 'cin_6_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_89 : Operation 368 [1/2] (2.26ns)   --->   "%cin_7_load = load float* %cin_7_addr, align 4" [kernel.cpp:2419]   --->   Operation 368 'load' 'cin_7_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_89 : Operation 369 [1/2] (2.26ns)   --->   "%weight_0_load = load float* %weight_0_addr, align 4" [kernel.cpp:2419]   --->   Operation 369 'load' 'weight_0_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_89 : Operation 370 [1/2] (2.26ns)   --->   "%weight_1_load = load float* %weight_1_addr, align 4" [kernel.cpp:2419]   --->   Operation 370 'load' 'weight_1_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_89 : Operation 371 [1/2] (2.26ns)   --->   "%weight_2_load = load float* %weight_2_addr, align 4" [kernel.cpp:2419]   --->   Operation 371 'load' 'weight_2_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_89 : Operation 372 [1/2] (2.26ns)   --->   "%weight_3_load = load float* %weight_3_addr, align 4" [kernel.cpp:2419]   --->   Operation 372 'load' 'weight_3_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_89 : Operation 373 [1/2] (2.26ns)   --->   "%weight_4_load = load float* %weight_4_addr, align 4" [kernel.cpp:2419]   --->   Operation 373 'load' 'weight_4_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_89 : Operation 374 [1/2] (2.26ns)   --->   "%weight_5_load = load float* %weight_5_addr, align 4" [kernel.cpp:2419]   --->   Operation 374 'load' 'weight_5_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_89 : Operation 375 [1/2] (2.26ns)   --->   "%weight_6_load = load float* %weight_6_addr, align 4" [kernel.cpp:2419]   --->   Operation 375 'load' 'weight_6_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_89 : Operation 376 [1/2] (2.26ns)   --->   "%weight_7_load = load float* %weight_7_addr, align 4" [kernel.cpp:2419]   --->   Operation 376 'load' 'weight_7_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 90 <SV = 89> <Delay = 1.16>
ST_90 : Operation 377 [1/1] (1.16ns)   --->   "%tmp_479 = call float @_ssdm_op_Mux.ap_auto.8float.i32(float %cin_0_load, float %cin_1_load, float %cin_2_load, float %cin_3_load, float %cin_4_load, float %cin_5_load, float %cin_6_load, float %cin_7_load, i32 %arrayNo_mid2)" [kernel.cpp:2419]   --->   Operation 377 'mux' 'tmp_479' <Predicate = true> <Delay = 1.16> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 378 [1/1] (1.16ns)   --->   "%tmp_480 = call float @_ssdm_op_Mux.ap_auto.8float.i32(float %weight_0_load, float %weight_1_load, float %weight_2_load, float %weight_3_load, float %weight_4_load, float %weight_5_load, float %weight_6_load, float %weight_7_load, i32 %arrayNo_mid2)" [kernel.cpp:2419]   --->   Operation 378 'mux' 'tmp_480' <Predicate = true> <Delay = 1.16> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 2.16>
ST_91 : Operation 379 [7/7] (2.16ns)   --->   "%tmp_347 = fmul float %tmp_479, %tmp_480" [kernel.cpp:2419]   --->   Operation 379 'fmul' 'tmp_347' <Predicate = true> <Delay = 2.16> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 6> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 2.16>
ST_92 : Operation 380 [6/7] (2.16ns)   --->   "%tmp_347 = fmul float %tmp_479, %tmp_480" [kernel.cpp:2419]   --->   Operation 380 'fmul' 'tmp_347' <Predicate = true> <Delay = 2.16> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 6> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 2.16>
ST_93 : Operation 381 [5/7] (2.16ns)   --->   "%tmp_347 = fmul float %tmp_479, %tmp_480" [kernel.cpp:2419]   --->   Operation 381 'fmul' 'tmp_347' <Predicate = true> <Delay = 2.16> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 6> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 2.16>
ST_94 : Operation 382 [4/7] (2.16ns)   --->   "%tmp_347 = fmul float %tmp_479, %tmp_480" [kernel.cpp:2419]   --->   Operation 382 'fmul' 'tmp_347' <Predicate = true> <Delay = 2.16> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 6> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 2.26>
ST_95 : Operation 383 [3/7] (2.16ns)   --->   "%tmp_347 = fmul float %tmp_479, %tmp_480" [kernel.cpp:2419]   --->   Operation 383 'fmul' 'tmp_347' <Predicate = true> <Delay = 2.16> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 6> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 384 [2/2] (2.26ns)   --->   "%cout_kernel_0_load = load float* %cout_kernel_0_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 384 'load' 'cout_kernel_0_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_95 : Operation 385 [2/2] (2.26ns)   --->   "%cout_kernel_1_load = load float* %cout_kernel_1_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 385 'load' 'cout_kernel_1_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_95 : Operation 386 [2/2] (2.26ns)   --->   "%cout_kernel_2_load = load float* %cout_kernel_2_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 386 'load' 'cout_kernel_2_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_95 : Operation 387 [2/2] (2.26ns)   --->   "%cout_kernel_3_load = load float* %cout_kernel_3_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 387 'load' 'cout_kernel_3_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_95 : Operation 388 [2/2] (2.26ns)   --->   "%cout_kernel_4_load = load float* %cout_kernel_4_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 388 'load' 'cout_kernel_4_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_95 : Operation 389 [2/2] (2.26ns)   --->   "%cout_kernel_5_load = load float* %cout_kernel_5_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 389 'load' 'cout_kernel_5_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_95 : Operation 390 [2/2] (2.26ns)   --->   "%cout_kernel_6_load = load float* %cout_kernel_6_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 390 'load' 'cout_kernel_6_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_95 : Operation 391 [2/2] (2.26ns)   --->   "%cout_kernel_7_load = load float* %cout_kernel_7_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 391 'load' 'cout_kernel_7_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 96 <SV = 95> <Delay = 2.26>
ST_96 : Operation 392 [2/7] (2.16ns)   --->   "%tmp_347 = fmul float %tmp_479, %tmp_480" [kernel.cpp:2419]   --->   Operation 392 'fmul' 'tmp_347' <Predicate = true> <Delay = 2.16> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 6> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 393 [1/2] (2.26ns)   --->   "%cout_kernel_0_load = load float* %cout_kernel_0_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 393 'load' 'cout_kernel_0_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_96 : Operation 394 [1/2] (2.26ns)   --->   "%cout_kernel_1_load = load float* %cout_kernel_1_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 394 'load' 'cout_kernel_1_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_96 : Operation 395 [1/2] (2.26ns)   --->   "%cout_kernel_2_load = load float* %cout_kernel_2_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 395 'load' 'cout_kernel_2_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_96 : Operation 396 [1/2] (2.26ns)   --->   "%cout_kernel_3_load = load float* %cout_kernel_3_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 396 'load' 'cout_kernel_3_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_96 : Operation 397 [1/2] (2.26ns)   --->   "%cout_kernel_4_load = load float* %cout_kernel_4_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 397 'load' 'cout_kernel_4_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_96 : Operation 398 [1/2] (2.26ns)   --->   "%cout_kernel_5_load = load float* %cout_kernel_5_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 398 'load' 'cout_kernel_5_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_96 : Operation 399 [1/2] (2.26ns)   --->   "%cout_kernel_6_load = load float* %cout_kernel_6_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 399 'load' 'cout_kernel_6_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_96 : Operation 400 [1/2] (2.26ns)   --->   "%cout_kernel_7_load = load float* %cout_kernel_7_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 400 'load' 'cout_kernel_7_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 97 <SV = 96> <Delay = 2.16>
ST_97 : Operation 401 [1/7] (2.16ns)   --->   "%tmp_347 = fmul float %tmp_479, %tmp_480" [kernel.cpp:2419]   --->   Operation 401 'fmul' 'tmp_347' <Predicate = true> <Delay = 2.16> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 6> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 402 [1/1] (1.16ns)   --->   "%tmp_481 = call float @_ssdm_op_Mux.ap_auto.8float.i32(float %cout_kernel_0_load, float %cout_kernel_1_load, float %cout_kernel_2_load, float %cout_kernel_3_load, float %cout_kernel_4_load, float %cout_kernel_5_load, float %cout_kernel_6_load, float %cout_kernel_7_load, i32 %arrayNo1)" [kernel.cpp:2419]   --->   Operation 402 'mux' 'tmp_481' <Predicate = true> <Delay = 1.16> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 2.16>
ST_98 : Operation 403 [11/11] (2.16ns)   --->   "%tmp_348 = fadd float %tmp_481, %tmp_347" [kernel.cpp:2419]   --->   Operation 403 'fadd' 'tmp_348' <Predicate = true> <Delay = 2.16> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 10> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 2.16>
ST_99 : Operation 404 [10/11] (2.16ns)   --->   "%tmp_348 = fadd float %tmp_481, %tmp_347" [kernel.cpp:2419]   --->   Operation 404 'fadd' 'tmp_348' <Predicate = true> <Delay = 2.16> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 10> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 2.16>
ST_100 : Operation 405 [9/11] (2.16ns)   --->   "%tmp_348 = fadd float %tmp_481, %tmp_347" [kernel.cpp:2419]   --->   Operation 405 'fadd' 'tmp_348' <Predicate = true> <Delay = 2.16> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 10> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 2.16>
ST_101 : Operation 406 [8/11] (2.16ns)   --->   "%tmp_348 = fadd float %tmp_481, %tmp_347" [kernel.cpp:2419]   --->   Operation 406 'fadd' 'tmp_348' <Predicate = true> <Delay = 2.16> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 10> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 2.16>
ST_102 : Operation 407 [7/11] (2.16ns)   --->   "%tmp_348 = fadd float %tmp_481, %tmp_347" [kernel.cpp:2419]   --->   Operation 407 'fadd' 'tmp_348' <Predicate = true> <Delay = 2.16> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 10> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 2.16>
ST_103 : Operation 408 [6/11] (2.16ns)   --->   "%tmp_348 = fadd float %tmp_481, %tmp_347" [kernel.cpp:2419]   --->   Operation 408 'fadd' 'tmp_348' <Predicate = true> <Delay = 2.16> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 10> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 2.16>
ST_104 : Operation 409 [5/11] (2.16ns)   --->   "%tmp_348 = fadd float %tmp_481, %tmp_347" [kernel.cpp:2419]   --->   Operation 409 'fadd' 'tmp_348' <Predicate = true> <Delay = 2.16> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 10> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 2.16>
ST_105 : Operation 410 [4/11] (2.16ns)   --->   "%tmp_348 = fadd float %tmp_481, %tmp_347" [kernel.cpp:2419]   --->   Operation 410 'fadd' 'tmp_348' <Predicate = true> <Delay = 2.16> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 10> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 2.16>
ST_106 : Operation 411 [3/11] (2.16ns)   --->   "%tmp_348 = fadd float %tmp_481, %tmp_347" [kernel.cpp:2419]   --->   Operation 411 'fadd' 'tmp_348' <Predicate = true> <Delay = 2.16> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 10> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 2.16>
ST_107 : Operation 412 [2/11] (2.16ns)   --->   "%tmp_348 = fadd float %tmp_481, %tmp_347" [kernel.cpp:2419]   --->   Operation 412 'fadd' 'tmp_348' <Predicate = true> <Delay = 2.16> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 10> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 2.16>
ST_108 : Operation 413 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str16) nounwind" [kernel.cpp:2418]   --->   Operation 413 'specloopname' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 414 [1/11] (2.16ns)   --->   "%tmp_348 = fadd float %tmp_481, %tmp_347" [kernel.cpp:2419]   --->   Operation 414 'fadd' 'tmp_348' <Predicate = true> <Delay = 2.16> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 10> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 415 [1/1] (0.87ns)   --->   "switch i3 %tmp_544, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [kernel.cpp:2419]   --->   Operation 415 'switch' <Predicate = true> <Delay = 0.87>

State 109 <SV = 108> <Delay = 2.26>
ST_109 : Operation 416 [1/1] (2.26ns)   --->   "store float %tmp_348, float* %cout_kernel_6_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 416 'store' <Predicate = (tmp_544 == 6)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_109 : Operation 417 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:2419]   --->   Operation 417 'br' <Predicate = (tmp_544 == 6)> <Delay = 0.00>
ST_109 : Operation 418 [1/1] (2.26ns)   --->   "store float %tmp_348, float* %cout_kernel_5_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 418 'store' <Predicate = (tmp_544 == 5)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_109 : Operation 419 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:2419]   --->   Operation 419 'br' <Predicate = (tmp_544 == 5)> <Delay = 0.00>
ST_109 : Operation 420 [1/1] (2.26ns)   --->   "store float %tmp_348, float* %cout_kernel_4_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 420 'store' <Predicate = (tmp_544 == 4)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_109 : Operation 421 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:2419]   --->   Operation 421 'br' <Predicate = (tmp_544 == 4)> <Delay = 0.00>
ST_109 : Operation 422 [1/1] (2.26ns)   --->   "store float %tmp_348, float* %cout_kernel_3_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 422 'store' <Predicate = (tmp_544 == 3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_109 : Operation 423 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:2419]   --->   Operation 423 'br' <Predicate = (tmp_544 == 3)> <Delay = 0.00>
ST_109 : Operation 424 [1/1] (2.26ns)   --->   "store float %tmp_348, float* %cout_kernel_2_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 424 'store' <Predicate = (tmp_544 == 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_109 : Operation 425 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:2419]   --->   Operation 425 'br' <Predicate = (tmp_544 == 2)> <Delay = 0.00>
ST_109 : Operation 426 [1/1] (2.26ns)   --->   "store float %tmp_348, float* %cout_kernel_1_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 426 'store' <Predicate = (tmp_544 == 1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_109 : Operation 427 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:2419]   --->   Operation 427 'br' <Predicate = (tmp_544 == 1)> <Delay = 0.00>
ST_109 : Operation 428 [1/1] (2.26ns)   --->   "store float %tmp_348, float* %cout_kernel_0_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 428 'store' <Predicate = (tmp_544 == 0)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_109 : Operation 429 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:2419]   --->   Operation 429 'br' <Predicate = (tmp_544 == 0)> <Delay = 0.00>
ST_109 : Operation 430 [1/1] (2.26ns)   --->   "store float %tmp_348, float* %cout_kernel_7_addr_1, align 4" [kernel.cpp:2419]   --->   Operation 430 'store' <Predicate = (tmp_544 == 7)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_109 : Operation 431 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:2419]   --->   Operation 431 'br' <Predicate = (tmp_544 == 7)> <Delay = 0.00>
ST_109 : Operation 432 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:2418]   --->   Operation 432 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 2.94ns
The critical path consists of the following:
	wire read on port 'FILTER_S' (kernel.cpp:2397) [33]  (0 ns)
	'mul' operation of DSP[42] ('bound', kernel.cpp:2397) [42]  (2.94 ns)

 <State 2>: 2.94ns
The critical path consists of the following:
	'mul' operation of DSP[42] ('bound', kernel.cpp:2397) [42]  (2.94 ns)

 <State 3>: 1.51ns
The critical path consists of the following:
	wire read on port 'STRIDE' (kernel.cpp:2397) [32]  (0 ns)
	'add' operation ('tmp', kernel.cpp:2419) [39]  (1.51 ns)

 <State 4>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 5>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 6>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 7>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 8>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 9>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 10>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 11>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 12>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 13>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 14>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 15>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 16>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 17>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 18>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 19>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 20>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 21>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 22>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 23>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 24>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 25>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 26>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 27>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 28>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 29>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 30>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 31>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 32>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 33>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 34>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 35>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 36>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 37>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 38>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 39>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', kernel.cpp:2410) [51]  (2.13 ns)

 <State 40>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 41>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 42>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 43>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 44>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 45>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 46>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 47>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 48>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 49>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 50>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 51>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 52>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 53>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 54>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 55>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 56>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 57>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 58>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 59>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 60>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 61>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 62>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 63>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 64>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 65>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 66>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 67>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 68>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 69>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 70>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 71>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 72>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 73>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 74>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 75>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('tmp_334', kernel.cpp:2411) [72]  (2.13 ns)

 <State 76>: 1.51ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', kernel.cpp:2411) [75]  (0 ns)
	'add' operation ('w', kernel.cpp:2411) [79]  (1.51 ns)

 <State 77>: 1.32ns
The critical path consists of the following:
	'add' operation ('tmp_361', kernel.cpp:2413) [88]  (1.32 ns)

 <State 78>: 2.27ns
The critical path consists of the following:
	'store' operation (kernel.cpp:2413) of constant 0 on array 'cout_kernel_6' [100]  (2.27 ns)

 <State 79>: 1.32ns
The critical path consists of the following:
	'add' operation ('tmp_365', kernel.cpp:2419) [130]  (1.32 ns)

 <State 80>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i', kernel.cpp:2419) with incoming values : ('arrayNo_mid2_v_v', kernel.cpp:2419) [143]  (0 ns)
	'add' operation ('i', kernel.cpp:2415) [150]  (1.31 ns)
	'select' operation ('arrayNo_mid2_v_v', kernel.cpp:2419) [155]  (0.474 ns)

 <State 81>: 2.25ns
The critical path consists of the following:
	'add' operation ('tmp1', kernel.cpp:2419) [161]  (0 ns)
	'add' operation ('tmp_341', kernel.cpp:2419) [162]  (2.25 ns)

 <State 82>: 2.94ns
The critical path consists of the following:
	'mul' operation of DSP[164] ('tmp_366', kernel.cpp:2419) [164]  (2.94 ns)

 <State 83>: 2.94ns
The critical path consists of the following:
	'mul' operation of DSP[164] ('tmp_366', kernel.cpp:2419) [164]  (2.94 ns)

 <State 84>: 0.85ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q') with incoming values : ('q', kernel.cpp:2418) [173]  (0.85 ns)

 <State 85>: 2.25ns
The critical path consists of the following:
	'phi' operation ('q') with incoming values : ('q', kernel.cpp:2418) [173]  (0 ns)
	'add' operation ('tmp2', kernel.cpp:2419) [181]  (0 ns)
	'add' operation ('tmp_344', kernel.cpp:2419) [182]  (2.25 ns)

 <State 86>: 1.34ns
The critical path consists of the following:
	'add' operation ('tmp_370', kernel.cpp:2419) [184]  (1.34 ns)

 <State 87>: 1.32ns
The critical path consists of the following:
	'add' operation ('tmp_373', kernel.cpp:2419) [186]  (1.32 ns)

 <State 88>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('cin_0_addr', kernel.cpp:2419) [188]  (0 ns)
	'load' operation ('cin_0_load', kernel.cpp:2419) on array 'cin_0' [196]  (2.27 ns)

 <State 89>: 2.27ns
The critical path consists of the following:
	'load' operation ('cin_0_load', kernel.cpp:2419) on array 'cin_0' [196]  (2.27 ns)

 <State 90>: 1.17ns
The critical path consists of the following:
	'mux' operation ('tmp_479', kernel.cpp:2419) [204]  (1.17 ns)

 <State 91>: 2.17ns
The critical path consists of the following:
	'fmul' operation ('tmp_347', kernel.cpp:2419) [227]  (2.17 ns)

 <State 92>: 2.17ns
The critical path consists of the following:
	'fmul' operation ('tmp_347', kernel.cpp:2419) [227]  (2.17 ns)

 <State 93>: 2.17ns
The critical path consists of the following:
	'fmul' operation ('tmp_347', kernel.cpp:2419) [227]  (2.17 ns)

 <State 94>: 2.17ns
The critical path consists of the following:
	'fmul' operation ('tmp_347', kernel.cpp:2419) [227]  (2.17 ns)

 <State 95>: 2.27ns
The critical path consists of the following:
	'load' operation ('cout_kernel_0_load', kernel.cpp:2419) on array 'cout_kernel_0' [228]  (2.27 ns)

 <State 96>: 2.27ns
The critical path consists of the following:
	'load' operation ('cout_kernel_0_load', kernel.cpp:2419) on array 'cout_kernel_0' [228]  (2.27 ns)

 <State 97>: 2.17ns
The critical path consists of the following:
	'fmul' operation ('tmp_347', kernel.cpp:2419) [227]  (2.17 ns)

 <State 98>: 2.16ns
The critical path consists of the following:
	'fadd' operation ('tmp_348', kernel.cpp:2419) [237]  (2.16 ns)

 <State 99>: 2.16ns
The critical path consists of the following:
	'fadd' operation ('tmp_348', kernel.cpp:2419) [237]  (2.16 ns)

 <State 100>: 2.16ns
The critical path consists of the following:
	'fadd' operation ('tmp_348', kernel.cpp:2419) [237]  (2.16 ns)

 <State 101>: 2.16ns
The critical path consists of the following:
	'fadd' operation ('tmp_348', kernel.cpp:2419) [237]  (2.16 ns)

 <State 102>: 2.16ns
The critical path consists of the following:
	'fadd' operation ('tmp_348', kernel.cpp:2419) [237]  (2.16 ns)

 <State 103>: 2.16ns
The critical path consists of the following:
	'fadd' operation ('tmp_348', kernel.cpp:2419) [237]  (2.16 ns)

 <State 104>: 2.16ns
The critical path consists of the following:
	'fadd' operation ('tmp_348', kernel.cpp:2419) [237]  (2.16 ns)

 <State 105>: 2.16ns
The critical path consists of the following:
	'fadd' operation ('tmp_348', kernel.cpp:2419) [237]  (2.16 ns)

 <State 106>: 2.16ns
The critical path consists of the following:
	'fadd' operation ('tmp_348', kernel.cpp:2419) [237]  (2.16 ns)

 <State 107>: 2.16ns
The critical path consists of the following:
	'fadd' operation ('tmp_348', kernel.cpp:2419) [237]  (2.16 ns)

 <State 108>: 2.16ns
The critical path consists of the following:
	'fadd' operation ('tmp_348', kernel.cpp:2419) [237]  (2.16 ns)

 <State 109>: 2.27ns
The critical path consists of the following:
	'store' operation (kernel.cpp:2419) of variable 'tmp_348', kernel.cpp:2419 on array 'cout_kernel_6' [240]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
