Project Information                e:\vhdldesigns\ee231\15mips-16\top_mips.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 03/12/2002 05:58:34

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


TOP_MIPS


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

top_mips  EPF10K70RC240-4  2      149    0    12288     66 %    613      16 %

User Pins:                 2      149    0  



Project Information                e:\vhdldesigns\ee231\15mips-16\top_mips.rpt

** EMBEDDED ARRAYS **


|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|content: MEMORY (
               width        =   32;
               depth        =  256;
               segmentsize  =  256;
               mode         = MEM_READONLY#MEM_INITIALIZED;
               file         = "program3.mif";
         )
         OF SEGMENTS (
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_31,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_30,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_29,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_28,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_27,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_26,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_25,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_24,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_23,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_22,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_21,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_20,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_19,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_18,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_17,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_16,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_15,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_14,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_13,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_12,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_11,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_10,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_9,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_8,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_7,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_6,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_5,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_4,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_3,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_2,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_1,
               |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_0
);



|dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|content: MEMORY (
               width        =   16;
               depth        =  256;
               segmentsize  =  256;
               mode         = MEM_INITIALIZED#MEM_REG_DATAIN_CLK0;
               file         = "dmemory3.mif";
         )
         OF SEGMENTS (
               |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_15,
               |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_14,
               |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_13,
               |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_12,
               |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_11,
               |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_10,
               |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_9,
               |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_8,
               |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_7,
               |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_6,
               |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_5,
               |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_4,
               |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_3,
               |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_2,
               |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_1,
               |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_0
);




Project Information                e:\vhdldesigns\ee231\15mips-16\top_mips.rpt

** FILE HIERARCHY **



|ifetch:ife|
|ifetch:ife|lpm_add_sub:440|
|ifetch:ife|lpm_add_sub:440|addcore:adder|
|ifetch:ife|lpm_add_sub:440|altshift:result_ext_latency_ffs|
|ifetch:ife|lpm_add_sub:440|altshift:carry_ext_latency_ffs|
|ifetch:ife|lpm_add_sub:440|altshift:oflow_ext_latency_ffs|
|ifetch:ife|lpm_rom:inst_memory|
|ifetch:ife|lpm_rom:inst_memory|altrom:srom|
|idecode:id|
|idecode:id|lpm_ram_dp:reg1|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|bypassff:sel_latency_ff0|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|altshift:external_latency_ffs|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:45|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:64|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:83|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:45|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:64|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:83|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:45|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:64|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:83|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:45|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:64|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:83|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:45|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:64|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:83|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:45|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:64|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:83|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:45|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:64|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:83|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:45|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:64|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:83|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:45|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:64|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:83|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:45|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:64|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:83|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:45|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:64|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:83|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:45|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:64|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:83|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:45|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:64|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:83|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:45|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:64|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:83|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:45|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:64|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:83|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:45|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:64|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:83|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_decode:wdecoder|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_decode:wdecoder|altshift:external_latency_ffs|
|idecode:id|lpm_ram_dp:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|
|idecode:id|lpm_ram_dp:reg2|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|bypassff:sel_latency_ff0|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|altshift:external_latency_ffs|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:45|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:64|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:83|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:45|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:64|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:83|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:45|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:64|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:83|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:45|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:64|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:83|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:45|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:64|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:83|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:45|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:64|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:83|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:45|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:64|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:83|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:45|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:64|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:83|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:45|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:64|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:83|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:45|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:64|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:83|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:45|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:64|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:83|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:45|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:64|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:83|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:45|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:64|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:83|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:45|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:64|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:83|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:45|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:64|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:83|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:45|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:64|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:83|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_decode:wdecoder|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_decode:wdecoder|altshift:external_latency_ffs|
|idecode:id|lpm_ram_dp:reg2|altdpram:sram|lpm_decode:wdecoder|declut:decoder|
|control:ctl|
|execute:exe|
|execute:exe|lpm_add_sub:964|
|execute:exe|lpm_add_sub:964|addcore:adder|
|execute:exe|lpm_add_sub:964|altshift:result_ext_latency_ffs|
|execute:exe|lpm_add_sub:964|altshift:carry_ext_latency_ffs|
|execute:exe|lpm_add_sub:964|altshift:oflow_ext_latency_ffs|
|execute:exe|lpm_add_sub:1077|
|execute:exe|lpm_add_sub:1077|addcore:adder|
|execute:exe|lpm_add_sub:1077|altshift:result_ext_latency_ffs|
|execute:exe|lpm_add_sub:1077|altshift:carry_ext_latency_ffs|
|execute:exe|lpm_add_sub:1077|altshift:oflow_ext_latency_ffs|
|execute:exe|lpm_add_sub:1880|
|execute:exe|lpm_add_sub:1880|addcore:adder|
|execute:exe|lpm_add_sub:1880|altshift:result_ext_latency_ffs|
|execute:exe|lpm_add_sub:1880|altshift:carry_ext_latency_ffs|
|execute:exe|lpm_add_sub:1880|altshift:oflow_ext_latency_ffs|
|dmemory:mem|
|dmemory:mem|lpm_ram_dq:data_memory|
|dmemory:mem|lpm_ram_dq:data_memory|altram:sram|


Device-Specific Information:       e:\vhdldesigns\ee231\15mips-16\top_mips.rpt
top_mips

***** Logic for device 'top_mips' compiled without errors.




Device: EPF10K70RC240-4

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                     i   i                                                                       r     r                        
                               i     n   n   r       r                     i r         r       r               w e     e               r     r  
                               n w   s   s w e       e                     n e         e       e     a a       r a     a   a         a e     e  
                               s r   t   t r a       a                     s a         a       a     l l       i d     d   l         l a     a  
                               t i   r   r i d       d                     t d         d       d     u u       t _     _   u         u d     d  
                               r t   u   u t _       _                     r _         _       _     _ _       e d     d   _         _ _     _  
                               u e   c   c e d       d                     u d         d       d     r r       _ a     a   r         r d     d  
                               c _   t   t _ a       a                     c a         a       a d d e e d     d t     t   e       d e a     a  
                               t d   i   i d t       t               d     t t         t       t m m s s m d   a a     a d s       m s t   d t  
                       R R d d i a R o   o a a R R R a   R R R R R R m   R i a       R a R     a e e u u e m   t _   d _ m u     R e u a d m a  
                       E E m m o t E n   n t _ E E E _   E E E E E E e   E o _       E _ E     _ m m l l m e   a 1   m 1 e l   b E m l _ m e _  
                       S S e e n a S _ G _ a 1 S S S 1 V S S S S S S m G S n 1 G G G S 1 S   V 2 _ _ t t _ m G _ _   e _ m t V e S _ t 2 e m 1  
                       E E m m _ _ E o N o _ _ E E E _ C E E E E E E _ N E _ _ N N N E _ E   C _ a a _ _ a _ N o o   m o _ _ C q E a _ _ m _ _  
                       R R _ _ o o R u D u o o R R R o C R R R R R R o D R o o D D D R o R   C o d d o o d i D u u   _ u i o C _ R d o o _ i o  
                       V V i i u u V t I t u u V V V u I V V V V V V u I V u u I I I V u V p I u d d u u d n I t t p i t n u I o V d u u i n u  
                       E E n n t t E 1 N 1 t t E E E t N E E E E E E t N E t t N N N E t E c N t r r t t r 1 N 1 1 c n 1 1 t N u E r t t n 1 t  
                       D D 4 7 0 5 D 6 T 9 4 7 D D D 4 T D D D D D D 9 T D 1 1 T T T D 0 D 7 T 3 3 1 1 5 5 1 T 2 2 3 1 0 2 8 T t D 7 0 5 5 5 6  
                     --------------------------------------------------------------------------------------------------------------------------_ 
                    / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
                   /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
             #TCK |  1                                                                                                                         180 | ^DATA0 
       ^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
            ^nCEO |  3                                                                                                                         178 | ^nCE 
             #TDO |  4                                                                                                                         177 | #TDI 
           VCCINT |  5                                                                                                                         176 | GNDINT 
         dmem_in2 |  6                                                                                                                         175 | write_data_out2 
instruction_out28 |  7                                                                                                                         174 | dmem_out14 
 write_data_out15 |  8                                                                                                                         173 | instruction_out2 
        dmem_out6 |  9                                                                                                                         172 | alu_result_out15 
           GNDINT | 10                                                                                                                         171 | read_data_2_out15 
       dmem_out13 | 11                                                                                                                         170 | VCCINT 
  write_data_out1 | 12                                                                                                                         169 | pc6 
  alu_result_out9 | 13                                                                                                                         168 | instruction_out31 
  write_data_out9 | 14                                                                                                                         167 | instruction_out5 
 read_data_2_out9 | 15                                                                                                                         166 | regwrite_out 
           VCCINT | 16                                                                                                                         165 | GNDINT 
 alu_result_out14 | 17                                                                                                                         164 | read_data_1_out3 
 write_data_out14 | 18                                                                                                                         163 | instruction_out4 
        dmem_in13 | 19                                                                                                                         162 | dmem_out2 
instruction_out18 | 20                                                                                                                         161 | instruction_out24 
  write_data_out3 | 21                                                                                                                         160 | VCCINT 
           GNDINT | 22                                                                                                                         159 | dmem_in10 
instruction_out21 | 23                                                                                                                         158 | instruction_out7 
  write_data_out8 | 24                                                                                                                         157 | alu_result_out6 
       dmem_out12 | 25                                                                                                                         156 | alu_result_out2 
 instruction_out3 | 26                                                                                                                         155 | GNDINT 
           VCCINT | 27                                                                                                                         154 | dmem_in3 
  alu_result_out4 | 28                                                                                                                         153 | read_data_2_out2 
  alu_result_out3 | 29                                                                                                                         152 | instruction_out29 
read_data_1_out15 | 30                                                                                                                         151 | memwrite_out 
 instruction_out6 | 31                                                     EPF10K70RC240-4                                                     150 | VCCINT 
           GNDINT | 32                                                                                                                         149 | dmem_addr4 
 alu_result_out13 | 33                                                                                                                         148 | instruction_out23 
  write_data_out7 | 34                                                                                                                         147 | instruction_out27 
        dmem_out8 | 35                                                                                                                         146 | write_data_out10 
       dmem_addr0 | 36                                                                                                                         145 | GNDINT 
           VCCINT | 37                                                                                                                         144 | alu_result_out10 
       dmem_out15 | 38                                                                                                                         143 | pc5 
        dmem_in14 | 39                                                                                                                         142 | instruction_out25 
instruction_out26 | 40                                                                                                                         141 | instruction_out11 
instruction_out30 | 41                                                                                                                         140 | VCCINT 
           GNDINT | 42                                                                                                                         139 | dmem_in0 
instruction_out12 | 43                                                                                                                         138 | dmem_in6 
 write_data_out13 | 44                                                                                                                         137 | read_data_1_out9 
instruction_out14 | 45                                                                                                                         136 | dmem_out4 
        dmem_out1 | 46                                                                                                                         135 | GNDINT 
           VCCINT | 47                                                                                                                         134 | dmem_out11 
              pc0 | 48                                                                                                                         133 | dmem_out10 
 read_data_2_out7 | 49                                                                                                                         132 | read_data_2_out1 
        dmem_out5 | 50                                                                                                                         131 | dmem_out3 
 read_data_1_out2 | 51                                                                                                                         130 | VCCINT 
           GNDINT | 52                                                                                                                         129 | instruction_out10 
        dmem_out0 | 53                                                                                                                         128 | instruction_out13 
       dmem_addr2 | 54                                                                                                                         127 | write_data_out0 
 instruction_out9 | 55                                                                                                                         126 | read_data_2_out0 
        dmem_out7 | 56                                                                                                                         125 | GNDINT 
           VCCINT | 57                                                                                                                         124 | ^MSEL0 
             #TMS | 58                                                                                                                         123 | ^MSEL1 
            #TRST | 59                                                                                                                         122 | VCCINT 
         ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
                  |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
                   \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
                    \--------------------------------------------------------------------------------------------------------------------------- 
                       R r r R i i r R G d r i R R R R V i R R R R R d G i R r V r c G G R R V R r d r r R p G r p R r a p b V z a w r a r w r  
                       E e e E n n e E N m e n E E E E C n E E E E E m N n E e C e l N N E E C E e m e e E c N e c E e l c n C e l r e l e r e  
                       S a a S s s a S D e a s S S S S C s S S S S S e D s S a C s o D D S S C S a e a a S 2 D a 4 S a u 1 e C r u i a u a i a  
                       E d d E t t d E I m d t E E E E I t E E E E E m I t E d I e c I I E E I E d m d d E   I d   E d _   _ I o _ t d _ d t d  
                       R _ _ R r r _ R N _ _ r R R R R N r R R R R R _ N r R _ N t k N N R R N R _ _ _ _ R   N _   R _ r   o N _ r e _ r _ e _  
                       V d d V u u d V T i d u V V V V T u V V V V V i T u V d T     T T V V T V d a d d V   T d   V d e   u T o e _ d e d _ d  
                       E a a E c c a E   n a c E E E E   c E E E E E n   c E a           E E   E a d a a E     a   E a s   t   u s d a s a d a  
                       D t t D t t t D   8 t t D D D D   t D D D D D 9   t D t           D D   D t d t t D     t   D t u       t u a t u t a t  
                         a a   i i a       a i           i               i   a                   a r a a       a     a l         l t a l a t a  
                         _ _   o o _       _ o           o               o   _                   _ 6 _ _       _     _ t         t a _ t _ a _  
                         1 2   n n 1       2 n           n               n   1                   2   1 2       2     2 _         _ _ 1 _ 2 _ 2  
                         _ _   _ _ _       _ _           _               _   _                   _   _ _       _     _ o         o o _ o _ o _  
                         o o   o o o       o o           o               o   o                   o   o o       o     o u         u u o u o u o  
                         u u   u u u       u u           u               u   u                   u   u u       u     u t         t t u t u t u  
                         t t   t t t       t t           t               t   t                   t   t t       t     t 1         7 1 t 1 t 6 t  
                         1 4   1 2 5       8 1           8               2   8                   1   1 1       6     1 2           1 1 1 1   1  
                         4     5 2           7                           0                       0   3 1             2               1   4   3  


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:       e:\vhdldesigns\ee231\15mips-16\top_mips.rpt
top_mips

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A1       8/ 8(100%)   3/ 8( 37%)   1/ 8( 12%)    1/2    0/2      15/26( 57%)   
A3       8/ 8(100%)   5/ 8( 62%)   4/ 8( 50%)    1/2    0/2      12/26( 46%)   
A4       8/ 8(100%)   1/ 8( 12%)   5/ 8( 62%)    1/2    0/2      16/26( 61%)   
A5       8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      11/26( 42%)   
A7       8/ 8(100%)   3/ 8( 37%)   4/ 8( 50%)    1/2    0/2      14/26( 53%)   
A16      7/ 8( 87%)   3/ 8( 37%)   2/ 8( 25%)    1/2    0/2      16/26( 61%)   
A17      8/ 8(100%)   3/ 8( 37%)   0/ 8(  0%)    1/2    0/2      14/26( 53%)   
A23      8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    0/2    0/2      10/26( 38%)   
A25      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      11/26( 42%)   
A26      8/ 8(100%)   4/ 8( 50%)   4/ 8( 50%)    1/2    0/2      12/26( 46%)   
B2       8/ 8(100%)   4/ 8( 50%)   4/ 8( 50%)    0/2    0/2      13/26( 50%)   
B5       8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
B6       8/ 8(100%)   1/ 8( 12%)   7/ 8( 87%)    1/2    0/2      12/26( 46%)   
B7       8/ 8(100%)   4/ 8( 50%)   0/ 8(  0%)    0/2    0/2      17/26( 65%)   
B8       8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    0/2    0/2      11/26( 42%)   
B9       8/ 8(100%)   4/ 8( 50%)   5/ 8( 62%)    0/2    0/2      10/26( 38%)   
B10      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      11/26( 42%)   
B11      5/ 8( 62%)   5/ 8( 62%)   5/ 8( 62%)    0/2    0/2       6/26( 23%)   
B14      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    0/2    0/2      12/26( 46%)   
B15      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    0/2    0/2      12/26( 46%)   
B17      7/ 8( 87%)   2/ 8( 25%)   0/ 8(  0%)    0/2    0/2      12/26( 46%)   
B18      8/ 8(100%)   5/ 8( 62%)   4/ 8( 50%)    1/2    0/2      13/26( 50%)   
B20      8/ 8(100%)   4/ 8( 50%)   1/ 8( 12%)    0/2    0/2      11/26( 42%)   
B21      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    0/2    0/2      13/26( 50%)   
B26      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      11/26( 42%)   
B28      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
B30      8/ 8(100%)   1/ 8( 12%)   5/ 8( 62%)    1/2    0/2      17/26( 65%)   
B38      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      11/26( 42%)   
B41      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2       9/26( 34%)   
B42      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      11/26( 42%)   
B44      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      15/26( 57%)   
B46      7/ 8( 87%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
B47      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/26( 15%)   
B52      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      16/26( 61%)   
D2       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      11/26( 42%)   
D3       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      12/26( 46%)   
D7       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      10/26( 38%)   
D10      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      12/26( 46%)   
D11      8/ 8(100%)   2/ 8( 25%)   3/ 8( 37%)    1/2    0/2       8/26( 30%)   
D14      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2       9/26( 34%)   
D19      8/ 8(100%)   7/ 8( 87%)   3/ 8( 37%)    0/2    0/2       7/26( 26%)   
D20      4/ 8( 50%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       8/26( 30%)   
D21      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/26( 15%)   
D22      8/ 8(100%)   4/ 8( 50%)   3/ 8( 37%)    0/2    0/2      10/26( 38%)   
D23      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/26( 11%)   
D24      8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2      10/26( 38%)   
D25      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      11/26( 42%)   
D26      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      11/26( 42%)   
D33      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2      11/26( 42%)   
D38      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/26( 15%)   
D39      8/ 8(100%)   3/ 8( 37%)   0/ 8(  0%)    0/2    0/2      11/26( 42%)   
D52      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/26( 15%)   
E7       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/26( 11%)   
F1       8/ 8(100%)   8/ 8(100%)   4/ 8( 50%)    0/2    0/2       8/26( 30%)   
F2       6/ 8( 75%)   2/ 8( 25%)   3/ 8( 37%)    0/2    0/2       7/26( 26%)   
F3       8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    0/2    0/2       9/26( 34%)   
F9       7/ 8( 87%)   5/ 8( 62%)   4/ 8( 50%)    0/2    0/2       7/26( 26%)   
F12      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      17/26( 65%)   
F16      8/ 8(100%)   3/ 8( 37%)   5/ 8( 62%)    1/2    0/2       9/26( 34%)   
F22      8/ 8(100%)   3/ 8( 37%)   2/ 8( 25%)    1/2    0/2      16/26( 61%)   
F26      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      11/26( 42%)   
G7       8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    0/2    0/2      12/26( 46%)   
G13      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    0/2    0/2      15/26( 57%)   
H1       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      11/26( 42%)   
H5       2/ 8( 25%)   2/ 8( 25%)   1/ 8( 12%)    0/2    0/2       5/26( 19%)   
H7       8/ 8(100%)   3/ 8( 37%)   4/ 8( 50%)    1/2    0/2      13/26( 50%)   
H9       3/ 8( 37%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2       2/26(  7%)   
H10      8/ 8(100%)   1/ 8( 12%)   7/ 8( 87%)    1/2    0/2      15/26( 57%)   
H11      8/ 8(100%)   4/ 8( 50%)   4/ 8( 50%)    1/2    0/2      16/26( 61%)   
H13      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    0/2    0/2      13/26( 50%)   
H15      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
H23      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    0/2    0/2      13/26( 50%)   
H27      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
H28      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      11/26( 42%)   
H33      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      11/26( 42%)   
H38      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      13/26( 50%)   
H40      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      12/26( 46%)   
H42      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      16/26( 61%)   
H44      8/ 8(100%)   2/ 8( 25%)   6/ 8( 75%)    1/2    0/2      12/26( 46%)   
H45      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      16/26( 61%)   
H47      8/ 8(100%)   3/ 8( 37%)   2/ 8( 25%)    1/2    0/2      18/26( 69%)   
H50      8/ 8(100%)   3/ 8( 37%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
I1       8/ 8(100%)   1/ 8( 12%)   7/ 8( 87%)    1/2    0/2      13/26( 50%)   
I20      7/ 8( 87%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2      12/26( 46%)   
I26      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      15/26( 57%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect
A53      8/8 (100%)   7/8 ( 87%)   5/8 ( 62%)    1/2    2/2      17/26( 65%)   
C53      8/8 (100%)   8/8 (100%)   8/8 (100%)    0/2    2/2       8/26( 30%)   
D53      8/8 (100%)   7/8 ( 87%)   8/8 (100%)    0/2    2/2       8/26( 30%)   
F53      8/8 (100%)   5/8 ( 62%)   7/8 ( 87%)    0/2    2/2       8/26( 30%)   
G53      8/8 (100%)   8/8 (100%)   7/8 ( 87%)    0/2    2/2       8/26( 30%)   
H53      8/8 (100%)   5/8 ( 62%)   8/8 (100%)    1/2    2/2      17/26( 65%)   


Total dedicated input pins used:                 2/6      ( 33%)
Total I/O pins used:                           149/183    ( 81%)
Total logic cells used:                        613/3744   ( 16%)
Total embedded cells used:                      48/72     ( 66%)
Total EABs used:                                 6/9      ( 66%)
Average fan-in:                                 3.63/4    ( 90%)
Total fan-in:                                2226/14976   ( 14%)

Total input pins required:                       2
Total input I/O cell registers required:         0
Total output pins required:                    149
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    613
Total flipflops required:                      138
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0
Logic cells inserted for fitting:               13

Synthesized logic cells:                       123/3744   (  3%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      8   0   8   8   8   0   8   0   0   0   0   0   0   0   0   7   8   0   0   0   0   0   8   0   8   8   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     79/8  
 B:      0   8   0   0   8   8   8   8   8   8   5   0   0   8   8   0   7   8   0   8   8   0   0   0   0   8   0   0   8   0   8   0   0   0   0   0   0   0   8   0   0   8   8   0   8   0   7   1   0   0   0   0   8    180/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/8  
 D:      0   8   8   0   0   0   8   0   0   8   8   0   0   8   0   0   0   0   8   4   1   8   1   8   8   8   8   0   0   0   0   0   0   8   0   0   0   0   1   8   0   0   0   0   0   0   0   0   0   0   0   0   1    112/8  
 E:      0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      1/0  
 F:      8   6   8   0   0   0   0   0   7   0   0   8   0   0   0   8   0   0   0   0   0   8   0   0   0   8   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     61/8  
 G:      0   0   0   0   0   0   8   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     16/8  
 H:      8   0   0   0   2   0   8   0   3   8   8   0   8   0   8   0   0   0   0   0   0   0   8   0   0   0   8   8   8   0   0   0   0   8   0   0   0   0   8   0   8   0   8   0   8   8   0   8   0   0   8   0   0    141/8  
 I:      8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   7   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     23/0  

Total:  32  22  24   8  18   8  41   8  18  24  21   8  16  16  16  15  15   8   8  19   9  16  17   8  16  40  48   8  16   0   8   0   0  16   0   0   0   0  17   8   8   8  16   0  16   8   7   9   0   0   8   0   9    613/48 



Device-Specific Information:       e:\vhdldesigns\ee231\15mips-16\top_mips.rpt
top_mips

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  91      -     -    -    --      INPUT  G             0    0    0    1  clock
  90      -     -    -    --      INPUT                0    0    0   10  reset


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:       e:\vhdldesigns\ee231\15mips-16\top_mips.rpt
top_mips

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 185      -     -    -    07     OUTPUT                0    1    0    0  alu_result_out0
 201      -     -    -    21     OUTPUT                0    1    0    0  alu_result_out1
 156      -     -    D    --     OUTPUT                0    1    0    0  alu_result_out2
  29      -     -    D    --     OUTPUT                0    1    0    0  alu_result_out3
  28      -     -    D    --     OUTPUT                0    1    0    0  alu_result_out4
 200      -     -    -    20     OUTPUT                0    1    0    0  alu_result_out5
 157      -     -    D    --     OUTPUT                0    1    0    0  alu_result_out6
 114      -     -    -    07     OUTPUT                0    1    0    0  alu_result_out7
 190      -     -    -    11     OUTPUT                0    1    0    0  alu_result_out8
  13      -     -    B    --     OUTPUT                0    1    0    0  alu_result_out9
 144      -     -    F    --     OUTPUT                0    1    0    0  alu_result_out10
 117      -     -    -    03     OUTPUT                0    1    0    0  alu_result_out11
 109      -     -    -    11     OUTPUT                0    1    0    0  alu_result_out12
  33      -     -    E    --     OUTPUT                0    1    0    0  alu_result_out13
  17      -     -    B    --     OUTPUT                0    1    0    0  alu_result_out14
 172      -     -    A    --     OUTPUT                0    1    0    0  alu_result_out15
 188      -     -    -    10     OUTPUT                0    1    0    0  beq_out
 111      -     -    -    09     OUTPUT                0    1    0    0  bne_out
  36      -     -    F    --     OUTPUT                0    1    0    0  dmem_addr0
 202      -     -    -    22     OUTPUT                0    1    0    0  dmem_addr1
  54      -     -    I    --     OUTPUT                0    1    0    0  dmem_addr2
 203      -     -    -    22     OUTPUT                0    1    0    0  dmem_addr3
 149      -     -    E    --     OUTPUT                0    1    0    0  dmem_addr4
 199      -     -    -    20     OUTPUT                0    1    0    0  dmem_addr5
  99      -     -    -    19     OUTPUT                0    1    0    0  dmem_addr6
 186      -     -    -    08     OUTPUT                0    1    0    0  dmem_addr7
 139      -     -    G    --     OUTPUT                0    1    0    0  dmem_in0
 193      -     -    -    14     OUTPUT                0    1    0    0  dmem_in1
   6      -     -    A    --     OUTPUT                0    1    0    0  dmem_in2
 154      -     -    E    --     OUTPUT                0    1    0    0  dmem_in3
 238      -     -    -    49     OUTPUT                0    1    0    0  dmem_in4
 183      -     -    -    05     OUTPUT                0    1    0    0  dmem_in5
 138      -     -    G    --     OUTPUT                0    1    0    0  dmem_in6
 237      -     -    -    48     OUTPUT                0    1    0    0  dmem_in7
  70      -     -    -    44     OUTPUT                0    1    0    0  dmem_in8
  84      -     -    -    30     OUTPUT                0    1    0    0  dmem_in9
 159      -     -    D    --     OUTPUT                0    1    0    0  dmem_in10
 198      -     -    -    18     OUTPUT                0    1    0    0  dmem_in11
 191      -     -    -    12     OUTPUT                0    1    0    0  dmem_in12
  19      -     -    C    --     OUTPUT                0    1    0    0  dmem_in13
  39      -     -    F    --     OUTPUT                0    1    0    0  dmem_in14
 182      -     -    -    04     OUTPUT                0    1    0    0  dmem_in15
  53      -     -    I    --     OUTPUT                0    1    0    0  dmem_out0
  46      -     -    H    --     OUTPUT                0    1    0    0  dmem_out1
 162      -     -    C    --     OUTPUT                0    1    0    0  dmem_out2
 131      -     -    H    --     OUTPUT                0    1    0    0  dmem_out3
 136      -     -    H    --     OUTPUT                0    1    0    0  dmem_out4
  50      -     -    H    --     OUTPUT                0    1    0    0  dmem_out5
   9      -     -    A    --     OUTPUT                0    1    0    0  dmem_out6
  56      -     -    I    --     OUTPUT                0    1    0    0  dmem_out7
  35      -     -    E    --     OUTPUT                0    1    0    0  dmem_out8
 217      -     -    -    31     OUTPUT                0    1    0    0  dmem_out9
 133      -     -    H    --     OUTPUT                0    1    0    0  dmem_out10
 134      -     -    H    --     OUTPUT                0    1    0    0  dmem_out11
  25      -     -    D    --     OUTPUT                0    1    0    0  dmem_out12
  11      -     -    A    --     OUTPUT                0    1    0    0  dmem_out13
 174      -     -    A    --     OUTPUT                0    1    0    0  dmem_out14
  38      -     -    F    --     OUTPUT                0    1    0    0  dmem_out15
 236      -     -    -    48     OUTPUT                0    1    0    0  instruction_out0
 214      -     -    -    28     OUTPUT                0    1    0    0  instruction_out1
 173      -     -    A    --     OUTPUT                0    1    0    0  instruction_out2
  26      -     -    D    --     OUTPUT                0    1    0    0  instruction_out3
 163      -     -    C    --     OUTPUT                0    1    0    0  instruction_out4
 167      -     -    B    --     OUTPUT                0    1    0    0  instruction_out5
  31      -     -    E    --     OUTPUT                0    1    0    0  instruction_out6
 158      -     -    D    --     OUTPUT                0    1    0    0  instruction_out7
  78      -     -    -    36     OUTPUT                0    1    0    0  instruction_out8
  55      -     -    I    --     OUTPUT                0    1    0    0  instruction_out9
 129      -     -    I    --     OUTPUT                0    1    0    0  instruction_out10
 141      -     -    G    --     OUTPUT                0    1    0    0  instruction_out11
  43      -     -    G    --     OUTPUT                0    1    0    0  instruction_out12
 128      -     -    I    --     OUTPUT                0    1    0    0  instruction_out13
  45      -     -    G    --     OUTPUT                0    1    0    0  instruction_out14
  65      -     -    -    47     OUTPUT                0    1    0    0  instruction_out15
 233      -     -    -    44     OUTPUT                0    1    0    0  instruction_out16
  72      -     -    -    42     OUTPUT                0    1    0    0  instruction_out17
  20      -     -    C    --     OUTPUT                0    1    0    0  instruction_out18
 231      -     -    -    44     OUTPUT                0    1    0    0  instruction_out19
  86      -     -    -    29     OUTPUT                0    1    0    0  instruction_out20
  23      -     -    C    --     OUTPUT                0    1    0    0  instruction_out21
  66      -     -    -    47     OUTPUT                0    1    0    0  instruction_out22
 148      -     -    F    --     OUTPUT                0    1    0    0  instruction_out23
 161      -     -    C    --     OUTPUT                0    1    0    0  instruction_out24
 142      -     -    G    --     OUTPUT                0    1    0    0  instruction_out25
  40      -     -    F    --     OUTPUT                0    1    0    0  instruction_out26
 147      -     -    F    --     OUTPUT                0    1    0    0  instruction_out27
   7      -     -    A    --     OUTPUT                0    1    0    0  instruction_out28
 152      -     -    E    --     OUTPUT                0    1    0    0  instruction_out29
  41      -     -    F    --     OUTPUT                0    1    0    0  instruction_out30
 168      -     -    B    --     OUTPUT                0    1    0    0  instruction_out31
 151      -     -    E    --     OUTPUT                0    1    0    0  memwrite_out
  48      -     -    H    --     OUTPUT                0    1    0    0  pc0
 110      -     -    -    10     OUTPUT                0    1    0    0  pc1
 103      -     -    -    16     OUTPUT                0    1    0    0  pc2
 194      -     -    -    15     OUTPUT                0    1    0    0  pc3
 106      -     -    -    14     OUTPUT                0    1    0    0  pc4
 143      -     -    G    --     OUTPUT                0    1    0    0  pc5
 169      -     -    B    --     OUTPUT                0    1    0    0  pc6
 206      -     -    -    24     OUTPUT                0    1    0    0  pc7
 208      -     -    -    25     OUTPUT                0    1    0    0  read_data_1_out0
 213      -     -    -    27     OUTPUT                0    1    0    0  read_data_1_out1
  51      -     -    I    --     OUTPUT                0    1    0    0  read_data_1_out2
 164      -     -    C    --     OUTPUT                0    1    0    0  read_data_1_out3
 225      -     -    -    37     OUTPUT                0    1    0    0  read_data_1_out4
  67      -     -    -    46     OUTPUT                0    1    0    0  read_data_1_out5
 181      -     -    -    02     OUTPUT                0    1    0    0  read_data_1_out6
 229      -     -    -    42     OUTPUT                0    1    0    0  read_data_1_out7
  88      -     -    -    27     OUTPUT                0    1    0    0  read_data_1_out8
 137      -     -    H    --     OUTPUT                0    1    0    0  read_data_1_out9
 192      -     -    -    12     OUTPUT                0    1    0    0  read_data_1_out10
 116      -     -    -    05     OUTPUT                0    1    0    0  read_data_1_out11
 195      -     -    -    16     OUTPUT                0    1    0    0  read_data_1_out12
 100      -     -    -    18     OUTPUT                0    1    0    0  read_data_1_out13
  62      -     -    -    51     OUTPUT                0    1    0    0  read_data_1_out14
  30      -     -    E    --     OUTPUT                0    1    0    0  read_data_1_out15
 126      -     -    I    --     OUTPUT                0    1    0    0  read_data_2_out0
 132      -     -    H    --     OUTPUT                0    1    0    0  read_data_2_out1
 153      -     -    E    --     OUTPUT                0    1    0    0  read_data_2_out2
 204      -     -    -    24     OUTPUT                0    1    0    0  read_data_2_out3
  63      -     -    -    50     OUTPUT                0    1    0    0  read_data_2_out4
 184      -     -    -    06     OUTPUT                0    1    0    0  read_data_2_out5
 105      -     -    -    15     OUTPUT                0    1    0    0  read_data_2_out6
  49      -     -    H    --     OUTPUT                0    1    0    0  read_data_2_out7
  71      -     -    -    43     OUTPUT                0    1    0    0  read_data_2_out8
  15      -     -    B    --     OUTPUT                0    1    0    0  read_data_2_out9
  98      -     -    -    21     OUTPUT                0    1    0    0  read_data_2_out10
 101      -     -    -    17     OUTPUT                0    1    0    0  read_data_2_out11
 108      -     -    -    12     OUTPUT                0    1    0    0  read_data_2_out12
 120      -     -    -    01     OUTPUT                0    1    0    0  read_data_2_out13
 118      -     -    -    02     OUTPUT                0    1    0    0  read_data_2_out14
 171      -     -    A    --     OUTPUT                0    1    0    0  read_data_2_out15
 166      -     -    B    --     OUTPUT                0    1    0    0  regwrite_out
 127      -     -    I    --     OUTPUT                0    1    0    0  write_data_out0
  12      -     -    B    --     OUTPUT                0    1    0    0  write_data_out1
 175      -     -    A    --     OUTPUT                0    1    0    0  write_data_out2
  21      -     -    C    --     OUTPUT                0    1    0    0  write_data_out3
 230      -     -    -    43     OUTPUT                0    1    0    0  write_data_out4
 235      -     -    -    46     OUTPUT                0    1    0    0  write_data_out5
 119      -     -    -    02     OUTPUT                0    1    0    0  write_data_out6
  34      -     -    E    --     OUTPUT                0    1    0    0  write_data_out7
  24      -     -    C    --     OUTPUT                0    1    0    0  write_data_out8
  14      -     -    B    --     OUTPUT                0    1    0    0  write_data_out9
 146      -     -    F    --     OUTPUT                0    1    0    0  write_data_out10
 115      -     -    -    06     OUTPUT                0    1    0    0  write_data_out11
 196      -     -    -    16     OUTPUT                0    1    0    0  write_data_out12
  44      -     -    G    --     OUTPUT                0    1    0    0  write_data_out13
  18      -     -    B    --     OUTPUT                0    1    0    0  write_data_out14
   8      -     -    A    --     OUTPUT                0    1    0    0  write_data_out15
 113      -     -    -    08     OUTPUT                0    1    0    0  zero_out


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:       e:\vhdldesigns\ee231\15mips-16\top_mips.rpt
top_mips

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      1     -    F    09       AND2    s   !       0    4    0    5  |control:ctl|~23~1
   -      6     -    F    09       AND2                0    3    0   17  |control:ctl|:23
   -      8     -    F    01       AND2         r      0    3    0   37  |control:ctl|~44~fit~out1
   -      4     -    F    01       AND2         r      0    3    0   37  |control:ctl|~44~fit~out2
   -      3     -    F    01       AND2         r      0    3    0   36  |control:ctl|~44~fit~out3
   -      2     -    F    09       AND2    s   !       0    4    0    5  |control:ctl|~44~1
   -      1     -    F    01       AND2                0    3    0   36  |control:ctl|:44
   -      6     -    F    01        OR2        !       0    3    1    2  |control:ctl|:64
   -      3     -    F    09        OR2    s   !       0    3    1    0  |control:ctl|~104~1
   -      4     -    F    09        OR2        !       0    3    1    0  |control:ctl|:104
   -      2     -    F    01        OR2                0    2    0   17  |control:ctl|:124
   -      6     -    B    09        OR2                0    2    1    2  |control:ctl|:126
   -      -     2    A    --   MEM_SGMT                0   10    1    9  |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_0
   -      -     7    H    --   MEM_SGMT                0   10    1    9  |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_1
   -      -     1    A    --   MEM_SGMT                0   10    1    9  |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_2
   -      -     4    H    --   MEM_SGMT                0   10    1    9  |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_3
   -      -     3    H    --   MEM_SGMT                0   10    1    9  |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_4
   -      -     5    H    --   MEM_SGMT                0   10    1    9  |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_5
   -      -     5    A    --   MEM_SGMT                0   10    1    9  |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_6
   -      -     8    A    --   MEM_SGMT                0   10    1    9  |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_7
   -      -     3    A    --   MEM_SGMT                0   10    1    9  |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_8
   -      -     6    H    --   MEM_SGMT                0   10    1    9  |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_9
   -      -     2    H    --   MEM_SGMT                0   10    1    9  |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_10
   -      -     1    H    --   MEM_SGMT                0   10    1    9  |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_11
   -      -     8    H    --   MEM_SGMT                0   10    1    9  |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_12
   -      -     4    A    --   MEM_SGMT                0   10    1    9  |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_13
   -      -     7    A    --   MEM_SGMT                0   10    1    9  |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_14
   -      -     6    A    --   MEM_SGMT                0   10    1    9  |dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_15
   -      7     -    F    01       AND2                1    1    0   16  |dmemory:mem|:48
   -      8     -    D    07        OR2                0    4    0    2  |execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry1
   -      2     -    D    10        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry2
   -      5     -    D    26        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry3
   -      8     -    D    03        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry4
   -      4     -    D    25        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry5
   -      4     -    D    02        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry6
   -      1     -    D    33        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry7
   -      6     -    D    39        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry8
   -      2     -    B    26        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry9
   -      4     -    B    15        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry10
   -      5     -    B    14        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry11
   -      2     -    B    21        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry12
   -      8     -    B    08        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry13
   -      1     -    G    07        OR2                0    3    0    1  |execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry14
   -      1     -    D    20        OR2                0    2    0    1  |execute:exe|LPM_ADD_SUB:964|addcore:adder|:161
   -      1     -    D    07        OR2                0    4    0    1  |execute:exe|LPM_ADD_SUB:964|addcore:adder|:178
   -      7     -    D    10        OR2                0    3    0    1  |execute:exe|LPM_ADD_SUB:964|addcore:adder|:179
   -      6     -    D    26        OR2                0    3    0    1  |execute:exe|LPM_ADD_SUB:964|addcore:adder|:180
   -      5     -    D    03        OR2                0    3    0    1  |execute:exe|LPM_ADD_SUB:964|addcore:adder|:181
   -      6     -    D    25        OR2                0    3    0    1  |execute:exe|LPM_ADD_SUB:964|addcore:adder|:182
   -      5     -    D    02        OR2                0    3    0    1  |execute:exe|LPM_ADD_SUB:964|addcore:adder|:183
   -      5     -    D    33        OR2                0    3    0    1  |execute:exe|LPM_ADD_SUB:964|addcore:adder|:184
   -      4     -    D    39        OR2                0    3    0    1  |execute:exe|LPM_ADD_SUB:964|addcore:adder|:185
   -      6     -    B    26        OR2                0    3    0    1  |execute:exe|LPM_ADD_SUB:964|addcore:adder|:186
   -      2     -    B    15        OR2                0    3    0    1  |execute:exe|LPM_ADD_SUB:964|addcore:adder|:187
   -      3     -    B    14        OR2                0    3    0    1  |execute:exe|LPM_ADD_SUB:964|addcore:adder|:188
   -      5     -    B    21        OR2                0    3    0    1  |execute:exe|LPM_ADD_SUB:964|addcore:adder|:189
   -      6     -    B    08        OR2                0    3    0    1  |execute:exe|LPM_ADD_SUB:964|addcore:adder|:190
   -      5     -    G    07        OR2                0    3    0    1  |execute:exe|LPM_ADD_SUB:964|addcore:adder|:191
   -      3     -    G    13        OR2    s           0    4    0    1  |execute:exe|LPM_ADD_SUB:964|addcore:adder|~192~1
   -      3     -    D    07        OR2                0    2    0    1  |execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry0
   -      5     -    D    07        OR2                0    4    0    2  |execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry1
   -      4     -    D    10        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry2
   -      3     -    D    26        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry3
   -      4     -    D    03        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry4
   -      5     -    D    25        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry5
   -      8     -    D    02        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry6
   -      8     -    D    33        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry7
   -      1     -    D    39        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry8
   -      5     -    B    26        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry9
   -      8     -    B    15        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry10
   -      6     -    B    14        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry11
   -      2     -    B    08        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry12
   -      1     -    B    08        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry13
   -      5     -    G    13        OR2    s           0    4    0    1  |execute:exe|LPM_ADD_SUB:1077|addcore:adder|~192~1
   -      4     -    G    07        OR2                0    4    0    3  |execute:exe|LPM_ADD_SUB:1077|addcore:adder|:192
   -      5     -    D    14        OR2                0    4    0    2  |execute:exe|LPM_ADD_SUB:1880|addcore:adder|pcarry1
   -      6     -    D    14        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:1880|addcore:adder|pcarry2
   -      3     -    D    14        OR2                0    3    0    2  |execute:exe|LPM_ADD_SUB:1880|addcore:adder|pcarry3
   -      2     -    D    24        OR2                0    3    0    3  |execute:exe|LPM_ADD_SUB:1880|addcore:adder|pcarry4
   -      3     -    D    11        OR2                0    3    0    1  |execute:exe|LPM_ADD_SUB:1880|addcore:adder|pcarry5
   -      6     -    F    16        OR2                0    4    0    1  |execute:exe|LPM_ADD_SUB:1880|addcore:adder|:115
   -      7     -    D    11        OR2                0    4    0    1  |execute:exe|LPM_ADD_SUB:1880|addcore:adder|:120
   -      5     -    D    11        OR2                0    4    0    1  |execute:exe|LPM_ADD_SUB:1880|addcore:adder|:121
   -      3     -    F    03       AND2                0    3    0    2  |execute:exe|:291
   -      2     -    F    03       AND2                0    4    0    2  |execute:exe|:307
   -      4     -    F    02       AND2    s           0    3    0    4  |execute:exe|~323~1
   -      7     -    F    03       AND2                0    2    0    1  |execute:exe|:323
   -      5     -    F    16       AND2    s           0    4    0    4  |execute:exe|~370~1
   -      5     -    F    02        OR2    s   !       0    2    0    1  |execute:exe|~370~2
   -      3     -    F    16       AND2    s           0    3    0    3  |execute:exe|~399~1
   -      8     -    F    03        OR2    s           0    3    0    1  |execute:exe|~423~1
   -      8     -    F    02        OR2        !       0    4    0   28  |execute:exe|:447
   -      8     -    F    16        OR2    s           0    3    0    1  |execute:exe|~506~1
   -      5     -    F    03        OR2    s           0    4    0    1  |execute:exe|~506~2
   -      6     -    F    03       AND2    s           0    3    0    1  |execute:exe|~506~3
   -      4     -    F    03        OR2        !       0    3    0   28  |execute:exe|:506
   -      1     -    F    02        OR2    s           0    3    0    2  |execute:exe|~511~1
   -      1     -    F    03        OR2        !       0    4    0   28  |execute:exe|:511
   -      3     -    F    02        OR2        !       0    4    0    2  |execute:exe|:517
   -      2     -    F    02        OR2    s   !       0    4    0    2  |execute:exe|~518~1
   -      8     -    F    09        OR2        !       0    3    0    1  |execute:exe|:519
   -      4     -    G    13        OR2        !       0    3    0   16  |execute:exe|:1369
   -      8     -    A    03        OR2        !       0    4    0   30  |execute:exe|:1388
   -      2     -    G    13        OR2                0    4    0    1  |execute:exe|:1389
   -      3     -    A    03       AND2                0    3    0   16  |execute:exe|:1396
   -      7     -    G    13        OR2                0    4    0    1  |execute:exe|:1399
   -      3     -    D    19        OR2        !       0    3    0   16  |execute:exe|:1406
   -      8     -    G    13        OR2                0    4    0    1  |execute:exe|:1409
   -      6     -    A    03       AND2                0    3    0   16  |execute:exe|:1416
   -      1     -    G    13        OR2                0    4    0    2  |execute:exe|:1419
   -      3     -    G    07        OR2                0    4    0    1  |execute:exe|:1429
   -      6     -    G    13        OR2                0    4    0    1  |execute:exe|:1430
   -      7     -    G    07        OR2                0    4    0    1  |execute:exe|:1431
   -      8     -    G    07        OR2                0    4    0    1  |execute:exe|:1434
   -      6     -    G    07        OR2                0    4    0    2  |execute:exe|:1437
   -      4     -    B    08        OR2                0    4    0    1  |execute:exe|:1447
   -      5     -    B    08        OR2                0    4    0    1  |execute:exe|:1448
   -      3     -    B    08        OR2                0    4    0    1  |execute:exe|:1449
   -      1     -    B    07        OR2                0    4    0    1  |execute:exe|:1452
   -      4     -    B    07        OR2                0    4    0    2  |execute:exe|:1455
   -      1     -    B    21        OR2                0    4    0    1  |execute:exe|:1465
   -      7     -    B    08        OR2                0    4    0    1  |execute:exe|:1466
   -      7     -    B    21        OR2                0    4    0    1  |execute:exe|:1467
   -      8     -    B    21        OR2                0    4    0    1  |execute:exe|:1470
   -      4     -    B    21        OR2                0    4    0    2  |execute:exe|:1473
   -      1     -    B    14        OR2                0    4    0    1  |execute:exe|:1483
   -      6     -    B    21        OR2                0    4    0    1  |execute:exe|:1484
   -      4     -    B    14        OR2                0    4    0    1  |execute:exe|:1485
   -      7     -    B    14        OR2                0    4    0    1  |execute:exe|:1488
   -      8     -    B    14        OR2                0    4    0    2  |execute:exe|:1491
   -      1     -    B    15        OR2                0    4    0    1  |execute:exe|:1501
   -      2     -    B    14        OR2                0    4    0    1  |execute:exe|:1502
   -      5     -    B    15        OR2                0    4    0    1  |execute:exe|:1503
   -      7     -    B    15        OR2                0    4    0    1  |execute:exe|:1506
   -      6     -    B    15        OR2                0    4    0    2  |execute:exe|:1509
   -      4     -    B    26        OR2                0    4    0    1  |execute:exe|:1519
   -      3     -    B    15        OR2                0    4    0    1  |execute:exe|:1520
   -      7     -    B    26        OR2                0    4    0    1  |execute:exe|:1521
   -      8     -    B    26        OR2                0    4    0    1  |execute:exe|:1524
   -      3     -    B    26        OR2                0    4    0    2  |execute:exe|:1527
   -      3     -    D    39        OR2                0    4    0    1  |execute:exe|:1537
   -      2     -    D    38        OR2                0    4    0    1  |execute:exe|:1538
   -      5     -    D    39        OR2                0    4    0    1  |execute:exe|:1539
   -      8     -    D    39        OR2                0    4    0    1  |execute:exe|:1542
   -      7     -    D    39        OR2                0    4    0    2  |execute:exe|:1545
   -      3     -    D    33        OR2                0    4    0    1  |execute:exe|:1555
   -      4     -    H    47        OR2                0    4    0    1  |execute:exe|:1556
   -      6     -    D    33        OR2                0    4    0    1  |execute:exe|:1557
   -      7     -    D    33        OR2                0    4    0    1  |execute:exe|:1560
   -      4     -    D    33        OR2                0    4    0    3  |execute:exe|:1563
   -      2     -    D    02        OR2                0    4    0    1  |execute:exe|:1573
   -      1     -    D    52        OR2                0    4    0    1  |execute:exe|:1574
   -      6     -    D    02        OR2                0    4    0    1  |execute:exe|:1575
   -      7     -    D    02        OR2                0    4    0    1  |execute:exe|:1578
   -      3     -    D    02        OR2                0    4    0    3  |execute:exe|:1581
   -      3     -    D    25        OR2                0    4    0    1  |execute:exe|:1591
   -      3     -    H    47        OR2                0    4    0    1  |execute:exe|:1592
   -      7     -    D    25        OR2                0    4    0    1  |execute:exe|:1593
   -      8     -    D    25        OR2                0    4    0    1  |execute:exe|:1596
   -      2     -    D    25        OR2                0    4    0    3  |execute:exe|:1599
   -      1     -    D    03        OR2                0    4    0    1  |execute:exe|:1609
   -      2     -    D    03        OR2                0    4    0    1  |execute:exe|:1610
   -      6     -    D    03        OR2                0    4    0    1  |execute:exe|:1611
   -      7     -    D    03        OR2                0    4    0    1  |execute:exe|:1614
   -      3     -    D    03        OR2                0    4    0    3  |execute:exe|:1617
   -      4     -    D    26        OR2                0    4    0    1  |execute:exe|:1627
   -      5     -    F    01        OR2                0    4    0    1  |execute:exe|:1628
   -      7     -    D    26        OR2                0    4    0    1  |execute:exe|:1629
   -      8     -    D    26        OR2                0    4    0    1  |execute:exe|:1632
   -      2     -    D    26        OR2                0    4    0    3  |execute:exe|:1635
   -      3     -    D    10        OR2                0    4    0    1  |execute:exe|:1645
   -      6     -    D    10        OR2                0    4    0    1  |execute:exe|:1646
   -      8     -    D    10        OR2                0    4    0    1  |execute:exe|:1647
   -      5     -    D    10        OR2                0    4    0    1  |execute:exe|:1650
   -      5     -    D    22        OR2                0    4    0    3  |execute:exe|:1653
   -      4     -    D    07        OR2                0    4    0    1  |execute:exe|:1663
   -      4     -    D    21        OR2                0    4    0    1  |execute:exe|:1664
   -      6     -    D    07        OR2                0    4    0    1  |execute:exe|:1665
   -      7     -    D    07        OR2                0    4    0    1  |execute:exe|:1668
   -      2     -    D    07        OR2                0    4    0    3  |execute:exe|:1671
   -      2     -    D    20        OR2                0    4    0    1  |execute:exe|:1680
   -      5     -    D    20        OR2                0    4    0    1  |execute:exe|:1683
   -      4     -    A    07        OR2                0    4    0    1  |execute:exe|:1686
   -      2     -    A    07        OR2                0    4    0    3  |execute:exe|:1689
   -      2     -    G    07        OR2        !       0    3    0    4  |execute:exe|:1757
   -      4     -    B    02        OR2        !       0    3    0    4  |execute:exe|:1763
   -      3     -    B    21        OR2        !       0    3    0    4  |execute:exe|:1769
   -      7     -    B    11        OR2        !       0    3    0    4  |execute:exe|:1775
   -      6     -    F    22        OR2        !       0    3    0    4  |execute:exe|:1781
   -      1     -    B    26        OR2        !       0    3    0    4  |execute:exe|:1787
   -      2     -    D    39        OR2        !       0    3    0    4  |execute:exe|:1793
   -      2     -    D    33        OR2        !       0    3    0    4  |execute:exe|:1799
   -      1     -    D    02        OR2        !       0    3    0    4  |execute:exe|:1805
   -      1     -    D    25        OR2        !       0    3    0    4  |execute:exe|:1811
   -      2     -    F    16        OR2        !       0    3    0    4  |execute:exe|:1817
   -      1     -    D    26        OR2        !       0    3    0    4  |execute:exe|:1823
   -      1     -    D    10        OR2        !       0    3    0    4  |execute:exe|:1829
   -      7     -    D    23        OR2        !       0    3    0    4  |execute:exe|:1835
   -      4     -    D    20        OR2                0    3    0    6  |execute:exe|:1841
   -      3     -    A    07        OR2        !       0    3    0    2  |execute:exe|:1898
   -      6     -    A    07        OR2                0    4    1    9  |execute:exe|:1947
   -      7     -    B    47        OR2                0    4    1    9  |execute:exe|:1953
   -      3     -    B    07        OR2                0    4    1    9  |execute:exe|:1959
   -      6     -    H    11        OR2                0    4    1    9  |execute:exe|:1965
   -      1     -    A    03        OR2                0    4    1    9  |execute:exe|:1971
   -      5     -    F    12        OR2                0    4    1    9  |execute:exe|:1977
   -      2     -    B    30        OR2                0    4    1    9  |execute:exe|:1983
   -      7     -    H    11        OR2                0    4    1    9  |execute:exe|:1989
   -      7     -    B    07        OR2    s           0    4    1    0  |execute:exe|~1995~1
   -      5     -    B    07        OR2                0    4    1   25  |execute:exe|:1995
   -      6     -    D    19        OR2    s           0    4    1    0  |execute:exe|~2001~1
   -      4     -    D    19        OR2                0    4    1   25  |execute:exe|:2001
   -      7     -    D    19        OR2    s           0    4    1    0  |execute:exe|~2007~1
   -      2     -    D    19        OR2                0    4    1   25  |execute:exe|:2007
   -      5     -    D    19        OR2    s           0    4    1    0  |execute:exe|~2013~1
   -      8     -    D    19        OR2                0    4    1   25  |execute:exe|:2013
   -      6     -    D    22        OR2    s           0    4    1    0  |execute:exe|~2019~1
   -      3     -    D    22        OR2                0    4    1   25  |execute:exe|:2019
   -      7     -    D    22        OR2    s           0    4    1    0  |execute:exe|~2025~1
   -      8     -    D    22        OR2                0    4    1   25  |execute:exe|:2025
   -      4     -    D    22        OR2    s           0    4    1    0  |execute:exe|~2031~1
   -      1     -    D    22        OR2                0    4    1   25  |execute:exe|:2031
   -      5     -    A    07        OR2    s           0    3    1    0  |execute:exe|~2035~1
   -      1     -    A    07        OR2                0    3    1   25  |execute:exe|:2035
   -      2     -    D    22        OR2    s           0    4    0    1  |execute:exe|~2039~1
   -      1     -    D    19        OR2    s           0    4    0    1  |execute:exe|~2039~2
   -      6     -    B    07        OR2    s           0    4    0    1  |execute:exe|~2039~3
   -      8     -    B    07        OR2    s           0    4    0    1  |execute:exe|~2039~4
   -      2     -    B    07        OR2        !       0    4    1    1  |execute:exe|:2039
   -      2     -    I    01       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_0
   -      3     -    H    10       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_1
   -      8     -    I    01       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_2
   -      1     -    H    44       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_3
   -      1     -    H    38       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_4
   -      8     -    H    33       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_5
   -      7     -    A    25       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_6
   -      8     -    H    40       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_7
   -      6     -    B    41       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_8
   -      6     -    B    38       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_9
   -      8     -    F    26       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_10
   -      7     -    B    10       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_11
   -      5     -    H    15       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_12
   -      7     -    A    05       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_13
   -      8     -    B    41       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_14
   -      7     -    A    07       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_15
   -      3     -    I    01       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_0
   -      5     -    H    10       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_1
   -      3     -    B    06       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_2
   -      7     -    H    44       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_3
   -      3     -    H    44       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_4
   -      7     -    H    33       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_5
   -      6     -    A    25       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_6
   -      7     -    H    40       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_7
   -      4     -    B    41       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_8
   -      3     -    B    38       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_9
   -      5     -    F    26       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_10
   -      6     -    B    10       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_11
   -      8     -    H    01       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_12
   -      6     -    A    05       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_13
   -      7     -    B    41       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_14
   -      2     -    A    04       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_15
   -      5     -    I    01       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_0
   -      8     -    H    27       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_1
   -      4     -    B    06       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_2
   -      6     -    H    10       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_3
   -      8     -    H    38       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_4
   -      1     -    H    45       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_5
   -      5     -    A    25       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_6
   -      3     -    H    40       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_7
   -      8     -    B    28       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_8
   -      8     -    B    38       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_9
   -      6     -    F    26       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_10
   -      3     -    B    10       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_11
   -      7     -    H    01       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_12
   -      5     -    A    05       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_13
   -      7     -    B    52       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_14
   -      8     -    A    07       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_15
   -      1     -    I    01       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_0
   -      7     -    H    27       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_1
   -      2     -    B    06       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_2
   -      8     -    H    10       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_3
   -      7     -    H    38       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_4
   -      6     -    H    33       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_5
   -      4     -    A    25       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_6
   -      4     -    H    40       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_7
   -      7     -    B    28       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_8
   -      7     -    B    38       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_9
   -      7     -    F    26       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_10
   -      5     -    B    10       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_11
   -      6     -    H    01       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_12
   -      2     -    A    03       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_13
   -      5     -    B    52       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_14
   -      1     -    A    04       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_15
   -      7     -    I    01       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_0
   -      7     -    H    10       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_1
   -      5     -    B    06       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_2
   -      5     -    H    44       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_3
   -      2     -    H    28       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_4
   -      7     -    H    28       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_5
   -      6     -    A    16       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_6
   -      8     -    H    47       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_7
   -      8     -    B    44       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_8
   -      8     -    B    30       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_9
   -      4     -    F    22       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_10
   -      7     -    B    18       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_11
   -      5     -    H    11       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_12
   -      8     -    A    17       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_13
   -      7     -    B    42       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_14
   -      7     -    A    04       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_15
   -      4     -    I    01       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_0
   -      6     -    H    27       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_1
   -      6     -    B    06       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_2
   -      7     -    H    07       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_3
   -      1     -    H    28       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_4
   -      4     -    H    28       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_5
   -      4     -    A    16       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_6
   -      6     -    H    47       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_7
   -      7     -    B    44       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_8
   -      7     -    B    30       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_9
   -      3     -    F    22       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_10
   -      6     -    B    18       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_11
   -      2     -    H    11       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_12
   -      7     -    A    03       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_13
   -      6     -    B    42       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_14
   -      6     -    A    04       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_15
   -      8     -    I    26       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_0
   -      2     -    H    10       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_1
   -      8     -    B    06       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_2
   -      6     -    H    44       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_3
   -      6     -    H    50       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_4
   -      8     -    H    45       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_5
   -      8     -    A    01       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_6
   -      8     -    H    42       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_7
   -      5     -    A    16       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_8
   -      7     -    B    46       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_9
   -      8     -    F    12       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_10
   -      8     -    B    05       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_11
   -      8     -    H    15       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_12
   -      7     -    A    17       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_13
   -      3     -    B    42       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_14
   -      6     -    A    26       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_15
   -      7     -    I    26       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_0
   -      4     -    H    10       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_1
   -      7     -    B    06       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_2
   -      2     -    H    44       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_3
   -      4     -    H    50       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_4
   -      7     -    H    45       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_5
   -      7     -    A    01       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_6
   -      7     -    H    42       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_7
   -      6     -    H    42       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_8
   -      6     -    B    46       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_9
   -      7     -    F    12       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_10
   -      7     -    B    05       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_11
   -      7     -    H    15       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_12
   -      4     -    A    03       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_13
   -      2     -    B    42       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_14
   -      4     -    A    26       DFFE   +            0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_15
   -      2     -    B    09        OR2                0    4    0   16  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode0_3
   -      8     -    B    09        OR2    s           0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode1_3~1
   -      1     -    B    09        OR2                0    4    0   16  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode1_3
   -      5     -    B    09        OR2                0    4    0   16  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode2_3
   -      3     -    B    09        OR2    s           0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode3_3~1
   -      4     -    B    09        OR2    s           0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode3_3~2
   -      7     -    B    09        OR2                0    4    0   16  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode3_3
   -      5     -    B    02        OR2    s           0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode4_3~1
   -      1     -    B    18        OR2                0    4    0   16  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode4_3
   -      3     -    B    18        OR2                0    4    0   16  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode5_3
   -      6     -    B    02        OR2    s           0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode6_3~1
   -      3     -    B    11        OR2                0    4    0   16  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode6_3
   -      3     -    B    02        OR2    s           0    4    0    2  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode7_3~1
   -      8     -    B    11        OR2                0    4    0   16  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode7_3
   -      5     -    I    26        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:45|~46~1
   -      5     -    I    20        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:45|~51~1
   -      1     -    I    26        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:64|:46
   -      3     -    I    26        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:64|:51
   -      4     -    I    26        OR2                0    4    1    9  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:83|result_node
   -      6     -    I    26        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:83|:39
   -      3     -    H    27        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:45|~46~1
   -      5     -    H    13        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:45|~51~1
   -      3     -    H    13        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:64|:46
   -      2     -    H    27        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:64|:51
   -      1     -    H    27        OR2                0    4    1    8  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:83|result_node
   -      5     -    H    27        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:83|:39
   -      7     -    B    20        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:45|~46~1
   -      6     -    B    20        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:45|~51~1
   -      2     -    B    20        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:64|:46
   -      5     -    B    20        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:64|:51
   -      1     -    B    20        OR2                0    4    1    8  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:83|result_node
   -      8     -    B    20        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:83|:39
   -      7     -    H    23        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:45|~46~1
   -      5     -    H    23        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:45|~51~1
   -      3     -    H    07        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:64|:46
   -      4     -    H    07        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:64|:51
   -      1     -    H    07        OR2                0    4    1    8  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:83|result_node
   -      8     -    H    23        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:83|:39
   -      5     -    H    38        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:45|~46~1
   -      3     -    H    38        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:45|~51~1
   -      8     -    H    50        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:64|:46
   -      8     -    H    28        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:64|:51
   -      4     -    H    38        OR2                0    4    1    8  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:83|result_node
   -      6     -    H    38        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:83|:39
   -      3     -    H    33        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:45|~46~1
   -      1     -    H    33        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:45|~51~1
   -      3     -    H    45        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:64|:46
   -      3     -    H    28        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:64|:51
   -      2     -    H    45        OR2                0    4    1    8  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:83|result_node
   -      4     -    H    45        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:83|:39
   -      3     -    A    25        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:45|~46~1
   -      5     -    A    01        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:45|~51~1
   -      3     -    A    01        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:64|:46
   -      2     -    A    16        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:64|:51
   -      2     -    A    01        OR2                0    4    1    8  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:83|result_node
   -      6     -    A    01        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:83|:39
   -      3     -    H    42        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:45|~46~1
   -      2     -    H    40        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:45|~51~1
   -      1     -    H    42        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:64|:46
   -      2     -    H    47        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:64|:51
   -      4     -    H    42        OR2                0    4    1    8  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:83|result_node
   -      5     -    H    42        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:83|:39
   -      3     -    B    28        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:45|~46~1
   -      1     -    B    41        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:45|~51~1
   -      2     -    B    28        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:64|:46
   -      2     -    B    44        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:64|:51
   -      1     -    B    28        OR2                0    4    1    8  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:83|result_node
   -      4     -    B    28        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:83|:39
   -      2     -    B    38        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:45|~46~1
   -      4     -    B    46        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:45|~51~1
   -      3     -    B    46        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:64|:46
   -      3     -    B    30        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:64|:51
   -      1     -    B    46        OR2                0    4    1    8  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:83|result_node
   -      5     -    B    46        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:83|:39
   -      4     -    F    12        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:45|~46~1
   -      1     -    F    26        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:45|~51~1
   -      3     -    F    12        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:64|:46
   -      7     -    F    22        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:64|:51
   -      2     -    F    12        OR2                0    4    1    8  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:83|result_node
   -      6     -    F    12        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:83|:39
   -      4     -    B    05        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:45|~46~1
   -      8     -    B    10        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:45|~51~1
   -      1     -    B    05        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:64|:46
   -      5     -    B    18        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:64|:51
   -      2     -    B    05        OR2                0    4    1    8  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:83|result_node
   -      5     -    B    05        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:83|:39
   -      2     -    H    01        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:45|~46~1
   -      4     -    H    01        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:45|~51~1
   -      3     -    H    15        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:64|:46
   -      3     -    H    11        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:64|:51
   -      1     -    H    15        OR2                0    4    1    8  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:83|result_node
   -      4     -    H    15        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:83|:39
   -      2     -    A    05        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:45|~46~1
   -      8     -    A    05        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:45|~51~1
   -      4     -    A    17        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:64|:46
   -      5     -    A    17        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:64|:51
   -      3     -    A    17        OR2                0    4    1    8  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:83|result_node
   -      6     -    A    17        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:83|:39
   -      3     -    B    52        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:45|~46~1
   -      5     -    B    41        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:45|~51~1
   -      4     -    B    42        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:64|:46
   -      1     -    B    42        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:64|:51
   -      6     -    B    52        OR2                0    4    1    8  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:83|result_node
   -      4     -    B    52        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:83|:39
   -      6     -    A    23        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:45|~46~1
   -      5     -    A    23        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:45|~51~1
   -      3     -    A    26        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:64|:46
   -      3     -    A    04        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:64|:51
   -      1     -    A    26        OR2                0    4    1    5  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:83|result_node
   -      3     -    A    23        OR2                0    4    0    1  |idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:83|:39
   -      3     -    I    20        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:45|~46~1
   -      2     -    I    20        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:45|~51~1
   -      2     -    I    26        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:64|:46
   -      1     -    I    20        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:64|:51
   -      6     -    I    20        OR2                0    4    1    4  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:83|result_node
   -      8     -    I    20        OR2    s           0    4    1    0  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:83|result_node~1
   -      4     -    I    20        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:83|:39
   -      4     -    H    27        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:45|~46~1
   -      7     -    H    13        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:45|~51~1
   -      2     -    H    13        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:64|:46
   -      4     -    H    13        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:64|:51
   -      1     -    H    13        OR2                0    4    1    4  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:83|result_node
   -      6     -    H    13        OR2    s           0    4    1    0  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:83|result_node~1
   -      8     -    H    13        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:83|:39
   -      6     -    B    17        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:45|~46~1
   -      5     -    B    17        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:45|~51~1
   -      2     -    B    17        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:64|:46
   -      4     -    B    17        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:64|:51
   -      1     -    B    17        OR2                0    4    1    4  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:83|result_node
   -      3     -    B    17        OR2    s           0    4    1    0  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:83|result_node~1
   -      7     -    B    17        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:83|:39
   -      3     -    H    23        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:45|~46~1
   -      2     -    H    23        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:45|~51~1
   -      6     -    H    07        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:64|:46
   -      8     -    H    07        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:64|:51
   -      1     -    H    23        OR2                0    4    1    4  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:83|result_node
   -      6     -    H    23        OR2    s           0    4    1    0  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:83|result_node~1
   -      4     -    H    23        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:83|:39
   -      2     -    H    38        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:45|~46~1
   -      2     -    H    50        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:45|~51~1
   -      1     -    H    50        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:64|:46
   -      6     -    H    28        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:64|:51
   -      5     -    H    50        OR2                0    4    1    4  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:83|result_node
   -      7     -    H    50        OR2    s           0    4    1    0  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:83|result_node~1
   -      3     -    H    50        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:83|:39
   -      5     -    H    33        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:45|~46~1
   -      2     -    H    33        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:45|~51~1
   -      5     -    H    45        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:64|:46
   -      5     -    H    28        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:64|:51
   -      1     -    H    05        OR2                0    4    1    4  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:83|result_node
   -      4     -    H    05        OR2    s           0    4    1    0  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:83|result_node~1
   -      4     -    H    33        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:83|:39
   -      2     -    A    25        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:45|~46~1
   -      1     -    A    25        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:45|~51~1
   -      1     -    A    01        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:64|:46
   -      1     -    A    16        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:64|:51
   -      8     -    A    16        OR2                0    4    1    4  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:83|result_node
   -      3     -    A    16        OR2    s           0    4    1    0  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:83|result_node~1
   -      8     -    A    25        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:83|:39
   -      6     -    H    40        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:45|~46~1
   -      5     -    H    40        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:45|~51~1
   -      2     -    H    42        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:64|:46
   -      5     -    H    47        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:64|:51
   -      1     -    H    47        OR2                0    4    1    4  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:83|result_node
   -      7     -    H    47        OR2    s           0    4    1    0  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:83|result_node~1
   -      1     -    H    40        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:83|:39
   -      5     -    B    28        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:45|~46~1
   -      2     -    B    41        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:45|~51~1
   -      4     -    B    44        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:64|:46
   -      5     -    B    44        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:64|:51
   -      1     -    B    44        OR2                0    4    1    4  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:83|result_node
   -      3     -    B    44        OR2    s           0    4    1    0  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:83|result_node~1
   -      6     -    B    44        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:83|:39
   -      5     -    B    38        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:45|~46~1
   -      4     -    B    38        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:45|~51~1
   -      2     -    B    46        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:64|:46
   -      4     -    B    30        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:64|:51
   -      1     -    B    30        OR2                0    4    1    4  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:83|result_node
   -      6     -    B    30        OR2    s           0    4    1    0  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:83|result_node~1
   -      1     -    B    38        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:83|:39
   -      4     -    F    26        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:45|~46~1
   -      3     -    F    26        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:45|~51~1
   -      1     -    F    12        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:64|:46
   -      2     -    F    22        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:64|:51
   -      1     -    F    22        OR2                0    4    1    4  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:83|result_node
   -      8     -    F    22        OR2    s           0    4    1    0  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:83|result_node~1
   -      2     -    F    26        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:83|:39
   -      4     -    B    10        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:45|~46~1
   -      1     -    B    10        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:45|~51~1
   -      3     -    B    05        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:64|:46
   -      2     -    B    18        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:64|:51
   -      4     -    B    18        OR2                0    4    1    4  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:83|result_node
   -      8     -    B    18        OR2    s           0    4    1    0  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:83|result_node~1
   -      2     -    B    10        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:83|:39
   -      5     -    H    01        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:45|~46~1
   -      3     -    H    01        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:45|~51~1
   -      2     -    H    15        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:64|:46
   -      1     -    H    11        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:64|:51
   -      4     -    H    11        OR2                0    4    1    4  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:83|result_node
   -      8     -    H    11        OR2    s           0    4    1    0  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:83|result_node~1
   -      1     -    H    01        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:83|:39
   -      4     -    A    05        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:45|~46~1
   -      3     -    A    05        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:45|~51~1
   -      1     -    A    17        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:64|:46
   -      2     -    A    17        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:64|:51
   -      1     -    B    02        OR2                0    4    1    4  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:83|result_node
   -      2     -    B    02        OR2    s           0    4    1    0  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:83|result_node~1
   -      1     -    A    05        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:83|:39
   -      2     -    B    52        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:45|~46~1
   -      3     -    B    41        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:45|~51~1
   -      8     -    B    42        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:64|:46
   -      5     -    B    42        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:64|:51
   -      8     -    B    02        OR2                0    4    1    4  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:83|result_node
   -      7     -    B    02        OR2    s           0    4    1    0  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:83|result_node~1
   -      1     -    B    52        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:83|:39
   -      8     -    A    23        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:45|~46~1
   -      7     -    A    23        OR2    s           0    3    0    1  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:45|~51~1
   -      7     -    A    26        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:64|:46
   -      4     -    A    04        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:64|:51
   -      5     -    A    04        OR2                0    4    1    5  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:83|result_node
   -      8     -    A    04        OR2    s           0    4    1    0  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:83|result_node~1
   -      2     -    A    23        OR2                0    4    0    2  |idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:83|:39
   -      4     -    D    24       AND2                0    3    0    2  |ifetch:ife|LPM_ADD_SUB:440|addcore:adder|:79
   -      3     -    D    24       AND2                0    3    0    3  |ifetch:ife|LPM_ADD_SUB:440|addcore:adder|:87
   -      7     -    F    16        OR2                0    2    0    1  |ifetch:ife|LPM_ADD_SUB:440|addcore:adder|:107
   -      4     -    D    14        OR2                0    3    0    2  |ifetch:ife|LPM_ADD_SUB:440|addcore:adder|:108
   -      7     -    D    14        OR2                0    4    0    2  |ifetch:ife|LPM_ADD_SUB:440|addcore:adder|:109
   -      5     -    D    24        OR2                0    3    0    2  |ifetch:ife|LPM_ADD_SUB:440|addcore:adder|:110
   -      2     -    D    11        OR2                0    2    0    4  |ifetch:ife|LPM_ADD_SUB:440|addcore:adder|:111
   -      8     -    D    11        OR2                0    3    0    1  |ifetch:ife|LPM_ADD_SUB:440|addcore:adder|:112
   -      6     -    D    11        OR2                0    4    0    1  |ifetch:ife|LPM_ADD_SUB:440|addcore:adder|:113
   -      -     8    D    --   MEM_SGMT                0    8    1   10  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_0
   -      -     5    D    --   MEM_SGMT                0    8    1    6  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_1
   -      -     3    D    --   MEM_SGMT                0    8    1    8  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_2
   -      -     2    D    --   MEM_SGMT                0    8    1    6  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_3
   -      -     4    D    --   MEM_SGMT                0    8    1    6  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_4
   -      -     1    D    --   MEM_SGMT                0    8    1   12  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_5
   -      -     6    D    --   MEM_SGMT                0    8    1    3  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_6
   -      -     7    D    --   MEM_SGMT                0    8    1    2  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_7
   -      -     1    C    --   MEM_SGMT                0    8    1    1  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_8
   -      -     1    G    --   MEM_SGMT                0    8    1    1  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_9
   -      -     7    G    --   MEM_SGMT                0    8    1    1  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_10
   -      -     3    G    --   MEM_SGMT                0    8    1    9  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_11
   -      -     4    G    --   MEM_SGMT                0    8    1    5  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_12
   -      -     8    G    --   MEM_SGMT                0    8    1    3  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_13
   -      -     2    G    --   MEM_SGMT                0    8    1    1  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_14
   -      -     5    G    --   MEM_SGMT                0    8    1    2  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_15
   -      4     -    B    11       SOFT    s    r      0    1    0   36  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_16~fit~out1
   -      5     -    B    11       SOFT    s    r      0    1    0   36  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_16~fit~out2
   -      -     6    G    --   MEM_SGMT                0    8    1    2  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_16
   -      8     -    A    26       SOFT    s    r      0    1    0   26  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_17~fit~out1
   -      2     -    A    26       SOFT    s    r      0    1    0   26  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_17~fit~out2
   -      -     2    C    --   MEM_SGMT                0    8    1    2  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_17
   -      4     -    A    23       SOFT    s    r      0    1    0   25  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_18~fit~out1
   -      1     -    A    23       SOFT    s    r      0    1    0   25  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_18~fit~out2
   -      -     3    C    --   MEM_SGMT                0    8    1    2  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_18
   -      -     8    C    --   MEM_SGMT                0    8    1    0  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_19
   -      -     5    C    --   MEM_SGMT                0    8    1    0  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_20
   -      3     -    B    20       SOFT    s    r      0    1    0   32  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_21~fit~out1
   -      4     -    B    20       SOFT    s    r      0    1    0   32  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_21~fit~out2
   -      -     4    C    --   MEM_SGMT                0    8    1    2  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_21
   -      5     -    H    07       SOFT    s    r      0    1    0   24  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_22~fit~out1
   -      2     -    H    07       SOFT    s    r      0    1    0   24  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_22~fit~out2
   -      -     7    C    --   MEM_SGMT                0    8    1    2  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_22
   -      -     7    F    --   MEM_SGMT                0    8    1   32  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_23
   -      -     6    C    --   MEM_SGMT                0    8    1    0  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_24
   -      -     4    F    --   MEM_SGMT                0    8    1    0  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_25
   -      -     2    F    --   MEM_SGMT                0    8    1    5  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_26
   -      -     3    F    --   MEM_SGMT                0    8    1    2  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_27
   -      -     8    F    --   MEM_SGMT                0    8    1    6  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_28
   -      -     6    F    --   MEM_SGMT                0    8    1    6  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_29
   -      -     5    F    --   MEM_SGMT                0    8    1    6  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_30
   -      -     1    F    --   MEM_SGMT                0    8    1    2  |ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_31
   -      1     -    D    11       DFFE   +            1    3    0   33  |ifetch:ife|pc9 (|ifetch:ife|:62)
   -      4     -    D    11       DFFE   +            1    3    0   34  |ifetch:ife|pc8 (|ifetch:ife|:63)
   -      8     -    D    24       DFFE   +            1    1    1   35  |ifetch:ife|pc7 (|ifetch:ife|:64)
   -      1     -    D    24       DFFE   +            1    1    1   34  |ifetch:ife|pc6 (|ifetch:ife|:65)
   -      1     -    H    09       DFFE   +            1    1    1   35  |ifetch:ife|pc5 (|ifetch:ife|:66)
   -      2     -    D    14       DFFE   +            1    1    1   35  |ifetch:ife|pc4 (|ifetch:ife|:67)
   -      4     -    F    16       DFFE   +            1    3    1   38  |ifetch:ife|pc3 (|ifetch:ife|:68)
   -      1     -    F    16       DFFE   +            1    2    1   38  |ifetch:ife|pc2 (|ifetch:ife|:69)
   -      7     -    H    09       DFFE   +            1    0    1    0  |ifetch:ife|pc1 (|ifetch:ife|:70)
   -      5     -    H    09       DFFE   +            1    0    1    0  |ifetch:ife|pc0 (|ifetch:ife|:71)
   -      5     -    F    09        OR2        !       0    4    0    8  |ifetch:ife|:492
   -      7     -    D    24        OR2                0    4    0    1  |ifetch:ife|:530
   -      6     -    D    24        OR2                0    4    0    1  |ifetch:ife|:536
   -      1     -    D    14        OR2                0    4    0    1  |ifetch:ife|:542
   -      8     -    D    14        OR2                0    4    0    1  |ifetch:ife|:548
   -      5     -    A    26        OR2                0    3    1    0  :421
   -      8     -    B    52        OR2                0    3    1    0  :427
   -      5     -    A    03        OR2                0    3    1    0  :433
   -      6     -    H    15        OR2                0    3    1    0  :439
   -      6     -    B    05        OR2                0    3    1    0  :445
   -      5     -    F    22        OR2                0    3    1    0  :451
   -      5     -    B    30        OR2                0    3    1    0  :457
   -      6     -    B    28        OR2                0    3    1    0  :463
   -      5     -    E    07        OR2                0    3    1    0  :469
   -      4     -    A    01        OR2                0    3    1    0  :475
   -      6     -    H    45        OR2                0    3    1    0  :481
   -      4     -    H    44        OR2                0    3    1    0  :487
   -      8     -    H    44        OR2                0    3    1    0  :493
   -      1     -    B    06        OR2                0    3    1    0  :499
   -      1     -    H    10        OR2                0    3    1    0  :505
   -      6     -    I    01        OR2                0    3    1    0  :511


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:       e:\vhdldesigns\ee231\15mips-16\top_mips.rpt
top_mips

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      31/208( 14%)    55/104( 52%)     0/104(  0%)    0/16(  0%)     10/16( 62%)     0/16(  0%)
B:      57/208( 27%)    65/104( 62%)    20/104( 19%)    0/16(  0%)     10/16( 62%)     0/16(  0%)
C:      11/208(  5%)     9/104(  8%)     3/104(  2%)    0/16(  0%)      9/16( 56%)     0/16(  0%)
D:      28/208( 13%)    52/104( 50%)    11/104( 10%)    0/16(  0%)      8/16( 50%)     0/16(  0%)
E:       7/208(  3%)     6/104(  5%)     0/104(  0%)    0/16(  0%)     10/16( 62%)     0/16(  0%)
F:      27/208( 12%)    45/104( 43%)     1/104(  0%)    0/16(  0%)      9/16( 56%)     0/16(  0%)
G:      12/208(  5%)    26/104( 25%)     0/104(  0%)    0/16(  0%)      8/16( 50%)     0/16(  0%)
H:      68/208( 32%)    39/104( 37%)    19/104( 18%)    0/16(  0%)     10/16( 62%)     0/16(  0%)
I:      11/208(  5%)    25/104( 24%)     1/104(  0%)    0/16(  0%)      9/16( 56%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      8/24( 33%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
02:     10/24( 41%)     0/4(  0%)      3/4( 75%)       0/4(  0%)
03:      7/24( 29%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
04:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
05:      2/24(  8%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
06:      4/24( 16%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
07:     10/24( 41%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
08:      4/24( 16%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
09:      8/24( 33%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
10:      5/24( 20%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
11:      8/24( 33%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
12:      4/24( 16%)     0/4(  0%)      3/4( 75%)       0/4(  0%)
13:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      4/24( 16%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
15:      5/24( 20%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
16:      5/24( 20%)     0/4(  0%)      3/4( 75%)       0/4(  0%)
17:      5/24( 20%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
18:      5/24( 20%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
19:      6/24( 25%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
20:      7/24( 29%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
21:      5/24( 20%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
22:      3/24( 12%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
23:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      3/24( 12%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
25:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
26:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
27:      3/24( 12%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
28:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
29:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
30:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
31:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
32:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
37:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
38:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
39:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
40:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
41:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
42:      4/24( 16%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
43:      3/24( 12%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
44:      4/24( 16%)     0/4(  0%)      3/4( 75%)       0/4(  0%)
45:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
46:      4/24( 16%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
47:      5/24( 20%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
48:      3/24( 12%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
49:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
50:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
51:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
52:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:     21/24( 87%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:       e:\vhdldesigns\ee231\15mips-16\top_mips.rpt
top_mips

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT      155         clock


Device-Specific Information:       e:\vhdldesigns\ee231\15mips-16\top_mips.rpt
top_mips

** EQUATIONS **

clock    : INPUT;
reset    : INPUT;

-- Node name is 'alu_result_out0' 
-- Equation name is 'alu_result_out0', type is output 
alu_result_out0 =  _LC5_A7;

-- Node name is 'alu_result_out1' 
-- Equation name is 'alu_result_out1', type is output 
alu_result_out1 =  _LC4_D22;

-- Node name is 'alu_result_out2' 
-- Equation name is 'alu_result_out2', type is output 
alu_result_out2 =  _LC7_D22;

-- Node name is 'alu_result_out3' 
-- Equation name is 'alu_result_out3', type is output 
alu_result_out3 =  _LC6_D22;

-- Node name is 'alu_result_out4' 
-- Equation name is 'alu_result_out4', type is output 
alu_result_out4 =  _LC5_D19;

-- Node name is 'alu_result_out5' 
-- Equation name is 'alu_result_out5', type is output 
alu_result_out5 =  _LC7_D19;

-- Node name is 'alu_result_out6' 
-- Equation name is 'alu_result_out6', type is output 
alu_result_out6 =  _LC6_D19;

-- Node name is 'alu_result_out7' 
-- Equation name is 'alu_result_out7', type is output 
alu_result_out7 =  _LC7_B7;

-- Node name is 'alu_result_out8' 
-- Equation name is 'alu_result_out8', type is output 
alu_result_out8 =  _LC7_H11;

-- Node name is 'alu_result_out9' 
-- Equation name is 'alu_result_out9', type is output 
alu_result_out9 =  _LC2_B30;

-- Node name is 'alu_result_out10' 
-- Equation name is 'alu_result_out10', type is output 
alu_result_out10 =  _LC5_F12;

-- Node name is 'alu_result_out11' 
-- Equation name is 'alu_result_out11', type is output 
alu_result_out11 =  _LC1_A3;

-- Node name is 'alu_result_out12' 
-- Equation name is 'alu_result_out12', type is output 
alu_result_out12 =  _LC6_H11;

-- Node name is 'alu_result_out13' 
-- Equation name is 'alu_result_out13', type is output 
alu_result_out13 =  _LC3_B7;

-- Node name is 'alu_result_out14' 
-- Equation name is 'alu_result_out14', type is output 
alu_result_out14 =  _LC7_B47;

-- Node name is 'alu_result_out15' 
-- Equation name is 'alu_result_out15', type is output 
alu_result_out15 =  _LC6_A7;

-- Node name is 'beq_out' 
-- Equation name is 'beq_out', type is output 
beq_out  =  _LC4_F9;

-- Node name is 'bne_out' 
-- Equation name is 'bne_out', type is output 
bne_out  =  _LC3_F9;

-- Node name is 'dmem_addr0' 
-- Equation name is 'dmem_addr0', type is output 
dmem_addr0 =  _LC1_A7;

-- Node name is 'dmem_addr1' 
-- Equation name is 'dmem_addr1', type is output 
dmem_addr1 =  _LC1_D22;

-- Node name is 'dmem_addr2' 
-- Equation name is 'dmem_addr2', type is output 
dmem_addr2 =  _LC8_D22;

-- Node name is 'dmem_addr3' 
-- Equation name is 'dmem_addr3', type is output 
dmem_addr3 =  _LC3_D22;

-- Node name is 'dmem_addr4' 
-- Equation name is 'dmem_addr4', type is output 
dmem_addr4 =  _LC8_D19;

-- Node name is 'dmem_addr5' 
-- Equation name is 'dmem_addr5', type is output 
dmem_addr5 =  _LC2_D19;

-- Node name is 'dmem_addr6' 
-- Equation name is 'dmem_addr6', type is output 
dmem_addr6 =  _LC4_D19;

-- Node name is 'dmem_addr7' 
-- Equation name is 'dmem_addr7', type is output 
dmem_addr7 =  _LC5_B7;

-- Node name is 'dmem_in0' 
-- Equation name is 'dmem_in0', type is output 
dmem_in0 =  _LC6_I20;

-- Node name is 'dmem_in1' 
-- Equation name is 'dmem_in1', type is output 
dmem_in1 =  _LC1_H13;

-- Node name is 'dmem_in2' 
-- Equation name is 'dmem_in2', type is output 
dmem_in2 =  _LC1_B17;

-- Node name is 'dmem_in3' 
-- Equation name is 'dmem_in3', type is output 
dmem_in3 =  _LC1_H23;

-- Node name is 'dmem_in4' 
-- Equation name is 'dmem_in4', type is output 
dmem_in4 =  _LC5_H50;

-- Node name is 'dmem_in5' 
-- Equation name is 'dmem_in5', type is output 
dmem_in5 =  _LC1_H5;

-- Node name is 'dmem_in6' 
-- Equation name is 'dmem_in6', type is output 
dmem_in6 =  _LC8_A16;

-- Node name is 'dmem_in7' 
-- Equation name is 'dmem_in7', type is output 
dmem_in7 =  _LC1_H47;

-- Node name is 'dmem_in8' 
-- Equation name is 'dmem_in8', type is output 
dmem_in8 =  _LC1_B44;

-- Node name is 'dmem_in9' 
-- Equation name is 'dmem_in9', type is output 
dmem_in9 =  _LC1_B30;

-- Node name is 'dmem_in10' 
-- Equation name is 'dmem_in10', type is output 
dmem_in10 =  _LC1_F22;

-- Node name is 'dmem_in11' 
-- Equation name is 'dmem_in11', type is output 
dmem_in11 =  _LC4_B18;

-- Node name is 'dmem_in12' 
-- Equation name is 'dmem_in12', type is output 
dmem_in12 =  _LC4_H11;

-- Node name is 'dmem_in13' 
-- Equation name is 'dmem_in13', type is output 
dmem_in13 =  _LC1_B2;

-- Node name is 'dmem_in14' 
-- Equation name is 'dmem_in14', type is output 
dmem_in14 =  _LC8_B2;

-- Node name is 'dmem_in15' 
-- Equation name is 'dmem_in15', type is output 
dmem_in15 =  _LC5_A4;

-- Node name is 'dmem_out0' 
-- Equation name is 'dmem_out0', type is output 
dmem_out0 =  _EC2_A;

-- Node name is 'dmem_out1' 
-- Equation name is 'dmem_out1', type is output 
dmem_out1 =  _EC7_H;

-- Node name is 'dmem_out2' 
-- Equation name is 'dmem_out2', type is output 
dmem_out2 =  _EC1_A;

-- Node name is 'dmem_out3' 
-- Equation name is 'dmem_out3', type is output 
dmem_out3 =  _EC4_H;

-- Node name is 'dmem_out4' 
-- Equation name is 'dmem_out4', type is output 
dmem_out4 =  _EC3_H;

-- Node name is 'dmem_out5' 
-- Equation name is 'dmem_out5', type is output 
dmem_out5 =  _EC5_H;

-- Node name is 'dmem_out6' 
-- Equation name is 'dmem_out6', type is output 
dmem_out6 =  _EC5_A;

-- Node name is 'dmem_out7' 
-- Equation name is 'dmem_out7', type is output 
dmem_out7 =  _EC8_A;

-- Node name is 'dmem_out8' 
-- Equation name is 'dmem_out8', type is output 
dmem_out8 =  _EC3_A;

-- Node name is 'dmem_out9' 
-- Equation name is 'dmem_out9', type is output 
dmem_out9 =  _EC6_H;

-- Node name is 'dmem_out10' 
-- Equation name is 'dmem_out10', type is output 
dmem_out10 =  _EC2_H;

-- Node name is 'dmem_out11' 
-- Equation name is 'dmem_out11', type is output 
dmem_out11 =  _EC1_H;

-- Node name is 'dmem_out12' 
-- Equation name is 'dmem_out12', type is output 
dmem_out12 =  _EC8_H;

-- Node name is 'dmem_out13' 
-- Equation name is 'dmem_out13', type is output 
dmem_out13 =  _EC4_A;

-- Node name is 'dmem_out14' 
-- Equation name is 'dmem_out14', type is output 
dmem_out14 =  _EC7_A;

-- Node name is 'dmem_out15' 
-- Equation name is 'dmem_out15', type is output 
dmem_out15 =  _EC6_A;

-- Node name is 'instruction_out0' 
-- Equation name is 'instruction_out0', type is output 
instruction_out0 =  _EC8_D;

-- Node name is 'instruction_out1' 
-- Equation name is 'instruction_out1', type is output 
instruction_out1 =  _EC5_D;

-- Node name is 'instruction_out2' 
-- Equation name is 'instruction_out2', type is output 
instruction_out2 =  _EC3_D;

-- Node name is 'instruction_out3' 
-- Equation name is 'instruction_out3', type is output 
instruction_out3 =  _EC2_D;

-- Node name is 'instruction_out4' 
-- Equation name is 'instruction_out4', type is output 
instruction_out4 =  _EC4_D;

-- Node name is 'instruction_out5' 
-- Equation name is 'instruction_out5', type is output 
instruction_out5 =  _EC1_D;

-- Node name is 'instruction_out6' 
-- Equation name is 'instruction_out6', type is output 
instruction_out6 =  _EC6_D;

-- Node name is 'instruction_out7' 
-- Equation name is 'instruction_out7', type is output 
instruction_out7 =  _EC7_D;

-- Node name is 'instruction_out8' 
-- Equation name is 'instruction_out8', type is output 
instruction_out8 =  _EC1_C;

-- Node name is 'instruction_out9' 
-- Equation name is 'instruction_out9', type is output 
instruction_out9 =  _EC1_G;

-- Node name is 'instruction_out10' 
-- Equation name is 'instruction_out10', type is output 
instruction_out10 =  _EC7_G;

-- Node name is 'instruction_out11' 
-- Equation name is 'instruction_out11', type is output 
instruction_out11 =  _EC3_G;

-- Node name is 'instruction_out12' 
-- Equation name is 'instruction_out12', type is output 
instruction_out12 =  _EC4_G;

-- Node name is 'instruction_out13' 
-- Equation name is 'instruction_out13', type is output 
instruction_out13 =  _EC8_G;

-- Node name is 'instruction_out14' 
-- Equation name is 'instruction_out14', type is output 
instruction_out14 =  _EC2_G;

-- Node name is 'instruction_out15' 
-- Equation name is 'instruction_out15', type is output 
instruction_out15 =  _EC5_G;

-- Node name is 'instruction_out16' 
-- Equation name is 'instruction_out16', type is output 
instruction_out16 =  _EC6_G;

-- Node name is 'instruction_out17' 
-- Equation name is 'instruction_out17', type is output 
instruction_out17 =  _EC2_C;

-- Node name is 'instruction_out18' 
-- Equation name is 'instruction_out18', type is output 
instruction_out18 =  _EC3_C;

-- Node name is 'instruction_out19' 
-- Equation name is 'instruction_out19', type is output 
instruction_out19 =  _EC8_C;

-- Node name is 'instruction_out20' 
-- Equation name is 'instruction_out20', type is output 
instruction_out20 =  _EC5_C;

-- Node name is 'instruction_out21' 
-- Equation name is 'instruction_out21', type is output 
instruction_out21 =  _EC4_C;

-- Node name is 'instruction_out22' 
-- Equation name is 'instruction_out22', type is output 
instruction_out22 =  _EC7_C;

-- Node name is 'instruction_out23' 
-- Equation name is 'instruction_out23', type is output 
instruction_out23 =  _EC7_F;

-- Node name is 'instruction_out24' 
-- Equation name is 'instruction_out24', type is output 
instruction_out24 =  _EC6_C;

-- Node name is 'instruction_out25' 
-- Equation name is 'instruction_out25', type is output 
instruction_out25 =  _EC4_F;

-- Node name is 'instruction_out26' 
-- Equation name is 'instruction_out26', type is output 
instruction_out26 =  _EC2_F;

-- Node name is 'instruction_out27' 
-- Equation name is 'instruction_out27', type is output 
instruction_out27 =  _EC3_F;

-- Node name is 'instruction_out28' 
-- Equation name is 'instruction_out28', type is output 
instruction_out28 =  _EC8_F;

-- Node name is 'instruction_out29' 
-- Equation name is 'instruction_out29', type is output 
instruction_out29 =  _EC6_F;

-- Node name is 'instruction_out30' 
-- Equation name is 'instruction_out30', type is output 
instruction_out30 =  _EC5_F;

-- Node name is 'instruction_out31' 
-- Equation name is 'instruction_out31', type is output 
instruction_out31 =  _EC1_F;

-- Node name is 'memwrite_out' 
-- Equation name is 'memwrite_out', type is output 
memwrite_out =  _LC6_F1;

-- Node name is 'pc0' 
-- Equation name is 'pc0', type is output 
pc0      =  _LC5_H9;

-- Node name is 'pc1' 
-- Equation name is 'pc1', type is output 
pc1      =  _LC7_H9;

-- Node name is 'pc2' 
-- Equation name is 'pc2', type is output 
pc2      =  _LC1_F16;

-- Node name is 'pc3' 
-- Equation name is 'pc3', type is output 
pc3      =  _LC4_F16;

-- Node name is 'pc4' 
-- Equation name is 'pc4', type is output 
pc4      =  _LC2_D14;

-- Node name is 'pc5' 
-- Equation name is 'pc5', type is output 
pc5      =  _LC1_H9;

-- Node name is 'pc6' 
-- Equation name is 'pc6', type is output 
pc6      =  _LC1_D24;

-- Node name is 'pc7' 
-- Equation name is 'pc7', type is output 
pc7      =  _LC8_D24;

-- Node name is 'read_data_1_out0' 
-- Equation name is 'read_data_1_out0', type is output 
read_data_1_out0 =  _LC4_I26;

-- Node name is 'read_data_1_out1' 
-- Equation name is 'read_data_1_out1', type is output 
read_data_1_out1 =  _LC1_H27;

-- Node name is 'read_data_1_out2' 
-- Equation name is 'read_data_1_out2', type is output 
read_data_1_out2 =  _LC1_B20;

-- Node name is 'read_data_1_out3' 
-- Equation name is 'read_data_1_out3', type is output 
read_data_1_out3 =  _LC1_H7;

-- Node name is 'read_data_1_out4' 
-- Equation name is 'read_data_1_out4', type is output 
read_data_1_out4 =  _LC4_H38;

-- Node name is 'read_data_1_out5' 
-- Equation name is 'read_data_1_out5', type is output 
read_data_1_out5 =  _LC2_H45;

-- Node name is 'read_data_1_out6' 
-- Equation name is 'read_data_1_out6', type is output 
read_data_1_out6 =  _LC2_A1;

-- Node name is 'read_data_1_out7' 
-- Equation name is 'read_data_1_out7', type is output 
read_data_1_out7 =  _LC4_H42;

-- Node name is 'read_data_1_out8' 
-- Equation name is 'read_data_1_out8', type is output 
read_data_1_out8 =  _LC1_B28;

-- Node name is 'read_data_1_out9' 
-- Equation name is 'read_data_1_out9', type is output 
read_data_1_out9 =  _LC1_B46;

-- Node name is 'read_data_1_out10' 
-- Equation name is 'read_data_1_out10', type is output 
read_data_1_out10 =  _LC2_F12;

-- Node name is 'read_data_1_out11' 
-- Equation name is 'read_data_1_out11', type is output 
read_data_1_out11 =  _LC2_B5;

-- Node name is 'read_data_1_out12' 
-- Equation name is 'read_data_1_out12', type is output 
read_data_1_out12 =  _LC1_H15;

-- Node name is 'read_data_1_out13' 
-- Equation name is 'read_data_1_out13', type is output 
read_data_1_out13 =  _LC3_A17;

-- Node name is 'read_data_1_out14' 
-- Equation name is 'read_data_1_out14', type is output 
read_data_1_out14 =  _LC6_B52;

-- Node name is 'read_data_1_out15' 
-- Equation name is 'read_data_1_out15', type is output 
read_data_1_out15 =  _LC1_A26;

-- Node name is 'read_data_2_out0' 
-- Equation name is 'read_data_2_out0', type is output 
read_data_2_out0 =  _LC8_I20;

-- Node name is 'read_data_2_out1' 
-- Equation name is 'read_data_2_out1', type is output 
read_data_2_out1 =  _LC6_H13;

-- Node name is 'read_data_2_out2' 
-- Equation name is 'read_data_2_out2', type is output 
read_data_2_out2 =  _LC3_B17;

-- Node name is 'read_data_2_out3' 
-- Equation name is 'read_data_2_out3', type is output 
read_data_2_out3 =  _LC6_H23;

-- Node name is 'read_data_2_out4' 
-- Equation name is 'read_data_2_out4', type is output 
read_data_2_out4 =  _LC7_H50;

-- Node name is 'read_data_2_out5' 
-- Equation name is 'read_data_2_out5', type is output 
read_data_2_out5 =  _LC4_H5;

-- Node name is 'read_data_2_out6' 
-- Equation name is 'read_data_2_out6', type is output 
read_data_2_out6 =  _LC3_A16;

-- Node name is 'read_data_2_out7' 
-- Equation name is 'read_data_2_out7', type is output 
read_data_2_out7 =  _LC7_H47;

-- Node name is 'read_data_2_out8' 
-- Equation name is 'read_data_2_out8', type is output 
read_data_2_out8 =  _LC3_B44;

-- Node name is 'read_data_2_out9' 
-- Equation name is 'read_data_2_out9', type is output 
read_data_2_out9 =  _LC6_B30;

-- Node name is 'read_data_2_out10' 
-- Equation name is 'read_data_2_out10', type is output 
read_data_2_out10 =  _LC8_F22;

-- Node name is 'read_data_2_out11' 
-- Equation name is 'read_data_2_out11', type is output 
read_data_2_out11 =  _LC8_B18;

-- Node name is 'read_data_2_out12' 
-- Equation name is 'read_data_2_out12', type is output 
read_data_2_out12 =  _LC8_H11;

-- Node name is 'read_data_2_out13' 
-- Equation name is 'read_data_2_out13', type is output 
read_data_2_out13 =  _LC2_B2;

-- Node name is 'read_data_2_out14' 
-- Equation name is 'read_data_2_out14', type is output 
read_data_2_out14 =  _LC7_B2;

-- Node name is 'read_data_2_out15' 
-- Equation name is 'read_data_2_out15', type is output 
read_data_2_out15 =  _LC8_A4;

-- Node name is 'regwrite_out' 
-- Equation name is 'regwrite_out', type is output 
regwrite_out =  _LC6_B9;

-- Node name is 'write_data_out0' 
-- Equation name is 'write_data_out0', type is output 
write_data_out0 =  _LC6_I1;

-- Node name is 'write_data_out1' 
-- Equation name is 'write_data_out1', type is output 
write_data_out1 =  _LC1_H10;

-- Node name is 'write_data_out2' 
-- Equation name is 'write_data_out2', type is output 
write_data_out2 =  _LC1_B6;

-- Node name is 'write_data_out3' 
-- Equation name is 'write_data_out3', type is output 
write_data_out3 =  _LC8_H44;

-- Node name is 'write_data_out4' 
-- Equation name is 'write_data_out4', type is output 
write_data_out4 =  _LC4_H44;

-- Node name is 'write_data_out5' 
-- Equation name is 'write_data_out5', type is output 
write_data_out5 =  _LC6_H45;

-- Node name is 'write_data_out6' 
-- Equation name is 'write_data_out6', type is output 
write_data_out6 =  _LC4_A1;

-- Node name is 'write_data_out7' 
-- Equation name is 'write_data_out7', type is output 
write_data_out7 =  _LC5_E7;

-- Node name is 'write_data_out8' 
-- Equation name is 'write_data_out8', type is output 
write_data_out8 =  _LC6_B28;

-- Node name is 'write_data_out9' 
-- Equation name is 'write_data_out9', type is output 
write_data_out9 =  _LC5_B30;

-- Node name is 'write_data_out10' 
-- Equation name is 'write_data_out10', type is output 
write_data_out10 =  _LC5_F22;

-- Node name is 'write_data_out11' 
-- Equation name is 'write_data_out11', type is output 
write_data_out11 =  _LC6_B5;

-- Node name is 'write_data_out12' 
-- Equation name is 'write_data_out12', type is output 
write_data_out12 =  _LC6_H15;

-- Node name is 'write_data_out13' 
-- Equation name is 'write_data_out13', type is output 
write_data_out13 =  _LC5_A3;

-- Node name is 'write_data_out14' 
-- Equation name is 'write_data_out14', type is output 
write_data_out14 =  _LC8_B52;

-- Node name is 'write_data_out15' 
-- Equation name is 'write_data_out15', type is output 
write_data_out15 =  _LC5_A26;

-- Node name is 'zero_out' 
-- Equation name is 'zero_out', type is output 
zero_out =  _LC2_B7;

-- Node name is '|control:ctl|~23~1' 
-- Equation name is '_LC1_F9', type is buried 
-- synthesized logic cell 
!_LC1_F9 = _LC1_F9~NOT;
_LC1_F9~NOT = LCELL( _EQ001);
  _EQ001 = !_EC1_F & !_EC3_F & !_EC5_F & !_EC6_F;

-- Node name is '|control:ctl|:23' 
-- Equation name is '_LC6_F9', type is buried 
_LC6_F9  = LCELL( _EQ002);
  _EQ002 = !_EC2_F & !_EC8_F & !_LC1_F9;

-- Node name is '|control:ctl|~44~fit~out1' 
-- Equation name is '_LC8_F1', type is buried 
_LC8_F1  = LCELL( _EQ003);
  _EQ003 = !_EC5_F & !_EC6_F & !_LC2_F9;

-- Node name is '|control:ctl|~44~fit~out2' 
-- Equation name is '_LC4_F1', type is buried 
_LC4_F1  = LCELL( _EQ003);

-- Node name is '|control:ctl|~44~fit~out3' 
-- Equation name is '_LC3_F1', type is buried 
_LC3_F1  = LCELL( _EQ003);

-- Node name is '|control:ctl|~44~1' 
-- Equation name is '_LC2_F9', type is buried 
-- synthesized logic cell 
!_LC2_F9 = _LC2_F9~NOT;
_LC2_F9~NOT = LCELL( _EQ004);
  _EQ004 =  _EC1_F &  _EC2_F &  _EC3_F & !_EC8_F;

-- Node name is '|control:ctl|:44' 
-- Equation name is '_LC1_F1', type is buried 
_LC1_F1  = LCELL( _EQ003);

-- Node name is '|control:ctl|:64' 
-- Equation name is '_LC6_F1', type is buried 
!_LC6_F1 = _LC6_F1~NOT;
_LC6_F1~NOT = LCELL( _EQ005);
  _EQ005 =  _EC5_F
         # !_EC6_F
         #  _LC2_F9;

-- Node name is '|control:ctl|~104~1' 
-- Equation name is '_LC3_F9', type is buried 
-- synthesized logic cell 
!_LC3_F9 = _LC3_F9~NOT;
_LC3_F9~NOT = LCELL( _EQ006);
  _EQ006 = !_EC8_F
         #  _LC1_F9
         # !_EC2_F;

-- Node name is '|control:ctl|:104' 
-- Equation name is '_LC4_F9', type is buried 
!_LC4_F9 = _LC4_F9~NOT;
_LC4_F9~NOT = LCELL( _EQ007);
  _EQ007 = !_EC8_F
         #  _LC1_F9
         # !_EC2_F;

-- Node name is '|control:ctl|:124' 
-- Equation name is '_LC2_F1', type is buried 
_LC2_F1  = LCELL( _EQ008);
  _EQ008 =  _LC6_F1
         #  _LC1_F1;

-- Node name is '|control:ctl|:126' 
-- Equation name is '_LC6_B9', type is buried 
_LC6_B9  = LCELL( _EQ009);
  _EQ009 =  _LC1_F1
         #  _LC6_F9;

-- Node name is '|dmemory:mem|:48' 
-- Equation name is '_LC7_F1', type is buried 
_LC7_F1  = LCELL( _EQ010);
  _EQ010 = !clock &  _LC6_F1;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_D7', type is buried 
_LC8_D7  = LCELL( _EQ011);
  _EQ011 =  _LC4_D20 &  _LC4_I26 &  _LC7_D23
         #  _LC1_H27 &  _LC4_D20 &  _LC4_I26
         #  _LC1_H27 &  _LC7_D23;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_D10', type is buried 
_LC2_D10 = LCELL( _EQ012);
  _EQ012 =  _LC1_D10 &  _LC8_D7
         #  _LC1_B20 &  _LC8_D7
         #  _LC1_B20 &  _LC1_D10;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_D26', type is buried 
_LC5_D26 = LCELL( _EQ013);
  _EQ013 =  _LC1_D26 &  _LC2_D10
         #  _LC1_H7 &  _LC2_D10
         #  _LC1_D26 &  _LC1_H7;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_D3', type is buried 
_LC8_D3  = LCELL( _EQ014);
  _EQ014 =  _LC2_F16 &  _LC5_D26
         #  _LC4_H38 &  _LC5_D26
         #  _LC2_F16 &  _LC4_H38;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_D25', type is buried 
_LC4_D25 = LCELL( _EQ015);
  _EQ015 =  _LC1_D25 &  _LC8_D3
         #  _LC2_H45 &  _LC8_D3
         #  _LC1_D25 &  _LC2_H45;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_D2', type is buried 
_LC4_D2  = LCELL( _EQ016);
  _EQ016 =  _LC1_D2 &  _LC4_D25
         #  _LC2_A1 &  _LC4_D25
         #  _LC1_D2 &  _LC2_A1;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry7' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_D33', type is buried 
_LC1_D33 = LCELL( _EQ017);
  _EQ017 =  _LC2_D33 &  _LC4_D2
         #  _LC4_D2 &  _LC4_H42
         #  _LC2_D33 &  _LC4_H42;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry8' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_D39', type is buried 
_LC6_D39 = LCELL( _EQ018);
  _EQ018 =  _LC1_D33 &  _LC2_D39
         #  _LC1_B28 &  _LC1_D33
         #  _LC1_B28 &  _LC2_D39;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry9' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_B26', type is buried 
_LC2_B26 = LCELL( _EQ019);
  _EQ019 =  _LC1_B26 &  _LC6_D39
         #  _LC1_B46 &  _LC6_D39
         #  _LC1_B26 &  _LC1_B46;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry10' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_B15', type is buried 
_LC4_B15 = LCELL( _EQ020);
  _EQ020 =  _LC2_B26 &  _LC6_F22
         #  _LC2_B26 &  _LC2_F12
         #  _LC2_F12 &  _LC6_F22;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry11' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_B14', type is buried 
_LC5_B14 = LCELL( _EQ021);
  _EQ021 =  _LC4_B15 &  _LC7_B11
         #  _LC2_B5 &  _LC4_B15
         #  _LC2_B5 &  _LC7_B11;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry12' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_B21', type is buried 
_LC2_B21 = LCELL( _EQ022);
  _EQ022 =  _LC3_B21 &  _LC5_B14
         #  _LC1_H15 &  _LC5_B14
         #  _LC1_H15 &  _LC3_B21;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry13' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_B8', type is buried 
_LC8_B8  = LCELL( _EQ023);
  _EQ023 =  _LC2_B21 &  _LC4_B2
         #  _LC2_B21 &  _LC3_A17
         #  _LC3_A17 &  _LC4_B2;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|pcarry14' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_G7', type is buried 
_LC1_G7  = LCELL( _EQ024);
  _EQ024 =  _LC2_G7 &  _LC8_B8
         #  _LC6_B52 &  _LC8_B8
         #  _LC2_G7 &  _LC6_B52;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|:161' from file "addcore.tdf" line 315, column 26
-- Equation name is '_LC1_D20', type is buried 
_LC1_D20 = LCELL( _EQ025);
  _EQ025 =  _LC4_D20 & !_LC4_I26
         # !_LC4_D20 &  _LC4_I26;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|:178' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_D7', type is buried 
_LC1_D7  = LCELL( _EQ026);
  _EQ026 = !_LC1_H27 &  _LC4_D20 &  _LC4_I26 & !_LC7_D23
         #  _LC1_H27 & !_LC4_D20 & !_LC7_D23
         #  _LC1_H27 & !_LC4_I26 & !_LC7_D23
         #  _LC1_H27 &  _LC4_D20 &  _LC4_I26 &  _LC7_D23
         # !_LC1_H27 & !_LC4_D20 &  _LC7_D23
         # !_LC1_H27 & !_LC4_I26 &  _LC7_D23;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|:179' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC7_D10', type is buried 
_LC7_D10 = LCELL( _EQ027);
  _EQ027 =  _LC1_B20 &  _LC1_D10 &  _LC8_D7
         # !_LC1_B20 & !_LC1_D10 &  _LC8_D7
         # !_LC1_B20 &  _LC1_D10 & !_LC8_D7
         #  _LC1_B20 & !_LC1_D10 & !_LC8_D7;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|:180' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC6_D26', type is buried 
_LC6_D26 = LCELL( _EQ028);
  _EQ028 =  _LC1_D26 &  _LC1_H7 &  _LC2_D10
         # !_LC1_D26 & !_LC1_H7 &  _LC2_D10
         #  _LC1_D26 & !_LC1_H7 & !_LC2_D10
         # !_LC1_D26 &  _LC1_H7 & !_LC2_D10;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|:181' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_D3', type is buried 
_LC5_D3  = LCELL( _EQ029);
  _EQ029 =  _LC2_F16 &  _LC4_H38 &  _LC5_D26
         # !_LC2_F16 & !_LC4_H38 &  _LC5_D26
         #  _LC2_F16 & !_LC4_H38 & !_LC5_D26
         # !_LC2_F16 &  _LC4_H38 & !_LC5_D26;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|:182' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC6_D25', type is buried 
_LC6_D25 = LCELL( _EQ030);
  _EQ030 =  _LC1_D25 &  _LC2_H45 &  _LC8_D3
         # !_LC1_D25 & !_LC2_H45 &  _LC8_D3
         #  _LC1_D25 & !_LC2_H45 & !_LC8_D3
         # !_LC1_D25 &  _LC2_H45 & !_LC8_D3;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|:183' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_D2', type is buried 
_LC5_D2  = LCELL( _EQ031);
  _EQ031 =  _LC1_D2 &  _LC2_A1 &  _LC4_D25
         # !_LC1_D2 & !_LC2_A1 &  _LC4_D25
         #  _LC1_D2 & !_LC2_A1 & !_LC4_D25
         # !_LC1_D2 &  _LC2_A1 & !_LC4_D25;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|:184' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_D33', type is buried 
_LC5_D33 = LCELL( _EQ032);
  _EQ032 =  _LC2_D33 &  _LC4_D2 &  _LC4_H42
         # !_LC2_D33 &  _LC4_D2 & !_LC4_H42
         #  _LC2_D33 & !_LC4_D2 & !_LC4_H42
         # !_LC2_D33 & !_LC4_D2 &  _LC4_H42;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|:185' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_D39', type is buried 
_LC4_D39 = LCELL( _EQ033);
  _EQ033 =  _LC1_B28 &  _LC1_D33 &  _LC2_D39
         # !_LC1_B28 &  _LC1_D33 & !_LC2_D39
         # !_LC1_B28 & !_LC1_D33 &  _LC2_D39
         #  _LC1_B28 & !_LC1_D33 & !_LC2_D39;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|:186' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC6_B26', type is buried 
_LC6_B26 = LCELL( _EQ034);
  _EQ034 =  _LC1_B26 &  _LC1_B46 &  _LC6_D39
         # !_LC1_B26 & !_LC1_B46 &  _LC6_D39
         #  _LC1_B26 & !_LC1_B46 & !_LC6_D39
         # !_LC1_B26 &  _LC1_B46 & !_LC6_D39;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|:187' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_B15', type is buried 
_LC2_B15 = LCELL( _EQ035);
  _EQ035 =  _LC2_B26 &  _LC2_F12 &  _LC6_F22
         #  _LC2_B26 & !_LC2_F12 & !_LC6_F22
         # !_LC2_B26 & !_LC2_F12 &  _LC6_F22
         # !_LC2_B26 &  _LC2_F12 & !_LC6_F22;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|:188' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_B14', type is buried 
_LC3_B14 = LCELL( _EQ036);
  _EQ036 =  _LC2_B5 &  _LC4_B15 &  _LC7_B11
         # !_LC2_B5 &  _LC4_B15 & !_LC7_B11
         # !_LC2_B5 & !_LC4_B15 &  _LC7_B11
         #  _LC2_B5 & !_LC4_B15 & !_LC7_B11;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|:189' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_B21', type is buried 
_LC5_B21 = LCELL( _EQ037);
  _EQ037 =  _LC1_H15 &  _LC3_B21 &  _LC5_B14
         # !_LC1_H15 & !_LC3_B21 &  _LC5_B14
         # !_LC1_H15 &  _LC3_B21 & !_LC5_B14
         #  _LC1_H15 & !_LC3_B21 & !_LC5_B14;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|:190' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC6_B8', type is buried 
_LC6_B8  = LCELL( _EQ038);
  _EQ038 =  _LC2_B21 &  _LC3_A17 &  _LC4_B2
         #  _LC2_B21 & !_LC3_A17 & !_LC4_B2
         # !_LC2_B21 & !_LC3_A17 &  _LC4_B2
         # !_LC2_B21 &  _LC3_A17 & !_LC4_B2;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|:191' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_G7', type is buried 
_LC5_G7  = LCELL( _EQ039);
  _EQ039 =  _LC2_G7 &  _LC6_B52 &  _LC8_B8
         # !_LC2_G7 & !_LC6_B52 &  _LC8_B8
         #  _LC2_G7 & !_LC6_B52 & !_LC8_B8
         # !_LC2_G7 &  _LC6_B52 & !_LC8_B8;

-- Node name is '|execute:exe|LPM_ADD_SUB:964|addcore:adder|~192~1' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_G13', type is buried 
-- synthesized logic cell 
_LC3_G13 = LCELL( _EQ040);
  _EQ040 = !_LC1_A26 & !_LC2_F1 &  _LC5_A4
         #  _EC5_G & !_LC1_A26 &  _LC2_F1
         # !_EC5_G &  _LC1_A26 & !_LC5_A4
         # !_EC5_G &  _LC1_A26 &  _LC2_F1
         #  _LC1_A26 & !_LC2_F1 & !_LC5_A4;

-- Node name is '|execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry0' from file "addcore.tdf" line 308, column 64
-- Equation name is '_LC3_D7', type is buried 
_LC3_D7  = LCELL( _EQ041);
  _EQ041 = !_LC4_D20
         #  _LC4_I26;

-- Node name is '|execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_D7', type is buried 
_LC5_D7  = LCELL( _EQ042);
  _EQ042 = !_LC4_D20 & !_LC7_D23
         #  _LC1_H27 & !_LC4_D20
         #  _LC4_I26 & !_LC7_D23
         #  _LC1_H27 &  _LC4_I26
         #  _LC1_H27 & !_LC7_D23;

-- Node name is '|execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_D10', type is buried 
_LC4_D10 = LCELL( _EQ043);
  _EQ043 = !_LC1_D10 &  _LC5_D7
         #  _LC1_B20 &  _LC5_D7
         #  _LC1_B20 & !_LC1_D10;

-- Node name is '|execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_D26', type is buried 
_LC3_D26 = LCELL( _EQ044);
  _EQ044 = !_LC1_D26 &  _LC4_D10
         #  _LC1_H7 &  _LC4_D10
         # !_LC1_D26 &  _LC1_H7;

-- Node name is '|execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_D3', type is buried 
_LC4_D3  = LCELL( _EQ045);
  _EQ045 = !_LC2_F16 &  _LC3_D26
         #  _LC3_D26 &  _LC4_H38
         # !_LC2_F16 &  _LC4_H38;

-- Node name is '|execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_D25', type is buried 
_LC5_D25 = LCELL( _EQ046);
  _EQ046 = !_LC1_D25 &  _LC4_D3
         #  _LC2_H45 &  _LC4_D3
         # !_LC1_D25 &  _LC2_H45;

-- Node name is '|execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_D2', type is buried 
_LC8_D2  = LCELL( _EQ047);
  _EQ047 = !_LC1_D2 &  _LC5_D25
         #  _LC2_A1 &  _LC5_D25
         # !_LC1_D2 &  _LC2_A1;

-- Node name is '|execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry7' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_D33', type is buried 
_LC8_D33 = LCELL( _EQ048);
  _EQ048 = !_LC2_D33 &  _LC8_D2
         #  _LC4_H42 &  _LC8_D2
         # !_LC2_D33 &  _LC4_H42;

-- Node name is '|execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry8' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_D39', type is buried 
_LC1_D39 = LCELL( _EQ049);
  _EQ049 = !_LC2_D39 &  _LC8_D33
         #  _LC1_B28 &  _LC8_D33
         #  _LC1_B28 & !_LC2_D39;

-- Node name is '|execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry9' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_B26', type is buried 
_LC5_B26 = LCELL( _EQ050);
  _EQ050 = !_LC1_B26 &  _LC1_D39
         #  _LC1_B46 &  _LC1_D39
         # !_LC1_B26 &  _LC1_B46;

-- Node name is '|execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry10' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_B15', type is buried 
_LC8_B15 = LCELL( _EQ051);
  _EQ051 =  _LC5_B26 & !_LC6_F22
         #  _LC2_F12 &  _LC5_B26
         #  _LC2_F12 & !_LC6_F22;

-- Node name is '|execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry11' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_B14', type is buried 
_LC6_B14 = LCELL( _EQ052);
  _EQ052 = !_LC7_B11 &  _LC8_B15
         #  _LC2_B5 &  _LC8_B15
         #  _LC2_B5 & !_LC7_B11;

-- Node name is '|execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry12' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_B8', type is buried 
_LC2_B8  = LCELL( _EQ053);
  _EQ053 = !_LC3_B21 &  _LC6_B14
         #  _LC1_H15 &  _LC6_B14
         #  _LC1_H15 & !_LC3_B21;

-- Node name is '|execute:exe|LPM_ADD_SUB:1077|addcore:adder|pcarry13' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_B8', type is buried 
_LC1_B8  = LCELL( _EQ054);
  _EQ054 =  _LC2_B8 & !_LC4_B2
         #  _LC2_B8 &  _LC3_A17
         #  _LC3_A17 & !_LC4_B2;

-- Node name is '|execute:exe|LPM_ADD_SUB:1077|addcore:adder|~192~1' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_G13', type is buried 
-- synthesized logic cell 
_LC5_G13 = LCELL( _EQ055);
  _EQ055 = !_EC5_G & !_LC1_A26 & !_LC5_A4
         # !_EC5_G & !_LC1_A26 &  _LC2_F1
         # !_LC1_A26 & !_LC2_F1 & !_LC5_A4
         #  _LC1_A26 & !_LC2_F1 &  _LC5_A4
         #  _EC5_G &  _LC1_A26 &  _LC2_F1;

-- Node name is '|execute:exe|LPM_ADD_SUB:1077|addcore:adder|:192' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_G7', type is buried 
_LC4_G7  = LCELL( _EQ056);
  _EQ056 =  _LC1_B8 & !_LC2_G7 & !_LC5_G13
         #  _LC1_B8 & !_LC5_G13 &  _LC6_B52
         # !_LC2_G7 & !_LC5_G13 &  _LC6_B52
         #  _LC2_G7 &  _LC5_G13 & !_LC6_B52
         # !_LC1_B8 &  _LC2_G7 &  _LC5_G13
         # !_LC1_B8 &  _LC5_G13 & !_LC6_B52;

-- Node name is '|execute:exe|LPM_ADD_SUB:1880|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_D14', type is buried 
_LC5_D14 = LCELL( _EQ057);
  _EQ057 =  _EC8_D & !_LC1_F16 &  _LC4_F16
         #  _EC5_D &  _EC8_D & !_LC1_F16
         #  _EC5_D & !_LC1_F16 &  _LC4_F16
         #  _EC5_D &  _LC1_F16 & !_LC4_F16;

-- Node name is '|execute:exe|LPM_ADD_SUB:1880|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_D14', type is buried 
_LC6_D14 = LCELL( _EQ058);
  _EQ058 =  _EC3_D &  _LC4_D14
         #  _EC3_D &  _LC5_D14
         #  _LC4_D14 &  _LC5_D14;

-- Node name is '|execute:exe|LPM_ADD_SUB:1880|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_D14', type is buried 
_LC3_D14 = LCELL( _EQ059);
  _EQ059 =  _EC2_D &  _LC6_D14
         #  _LC6_D14 &  _LC7_D14
         #  _EC2_D &  _LC7_D14;

-- Node name is '|execute:exe|LPM_ADD_SUB:1880|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_D24', type is buried 
_LC2_D24 = LCELL( _EQ060);
  _EQ060 =  _EC4_D &  _LC3_D14
         #  _LC3_D14 &  _LC5_D24
         #  _EC4_D &  _LC5_D24;

-- Node name is '|execute:exe|LPM_ADD_SUB:1880|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_D11', type is buried 
_LC3_D11 = LCELL( _EQ061);
  _EQ061 =  _EC1_D &  _LC2_D24
         #  _LC2_D11 &  _LC2_D24
         #  _EC1_D &  _LC2_D11;

-- Node name is '|execute:exe|LPM_ADD_SUB:1880|addcore:adder|:115' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC6_F16', type is buried 
_LC6_F16 = LCELL( _EQ062);
  _EQ062 = !_EC5_D &  _EC8_D & !_LC4_F16
         # !_EC5_D &  _LC1_F16 & !_LC4_F16
         # !_EC5_D & !_EC8_D & !_LC1_F16 &  _LC4_F16
         #  _EC5_D &  _EC8_D &  _LC4_F16
         #  _EC5_D &  _LC1_F16 &  _LC4_F16
         #  _EC5_D & !_EC8_D & !_LC1_F16 & !_LC4_F16;

-- Node name is '|execute:exe|LPM_ADD_SUB:1880|addcore:adder|:120' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC7_D11', type is buried 
_LC7_D11 = LCELL( _EQ063);
  _EQ063 =  _EC6_D &  _LC2_D11 &  _LC2_D24
         #  _EC1_D &  _EC6_D &  _LC2_D11
         #  _EC1_D & !_EC6_D & !_LC2_D11 &  _LC2_D24
         # !_EC1_D &  _EC6_D & !_LC2_D11
         #  _EC6_D & !_LC2_D11 & !_LC2_D24
         # !_EC1_D & !_EC6_D &  _LC2_D11 & !_LC2_D24;

-- Node name is '|execute:exe|LPM_ADD_SUB:1880|addcore:adder|:121' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_D11', type is buried 
_LC5_D11 = LCELL( _EQ064);
  _EQ064 =  _EC7_D &  _LC2_D11 &  _LC3_D11
         #  _EC6_D &  _EC7_D &  _LC2_D11
         #  _EC6_D & !_EC7_D & !_LC2_D11 &  _LC3_D11
         # !_EC6_D &  _EC7_D & !_LC2_D11
         #  _EC7_D & !_LC2_D11 & !_LC3_D11
         # !_EC6_D & !_EC7_D &  _LC2_D11 & !_LC3_D11;

-- Node name is '|execute:exe|:291' 
-- Equation name is '_LC3_F3', type is buried 
_LC3_F3  = LCELL( _EQ065);
  _EQ065 = !_EC1_D & !_EC8_D &  _LC5_F16;

-- Node name is '|execute:exe|:307' 
-- Equation name is '_LC2_F3', type is buried 
_LC2_F3  = LCELL( _EQ066);
  _EQ066 = !_EC1_D & !_EC3_D & !_EC8_D &  _LC3_F16;

-- Node name is '|execute:exe|~323~1' 
-- Equation name is '_LC4_F2', type is buried 
-- synthesized logic cell 
_LC4_F2  = LCELL( _EQ067);
  _EQ067 =  _EC1_D &  _EC3_D &  _LC3_F16;

-- Node name is '|execute:exe|:323' 
-- Equation name is '_LC7_F3', type is buried 
_LC7_F3  = LCELL( _EQ068);
  _EQ068 =  _EC8_D &  _LC4_F2;

-- Node name is '|execute:exe|~370~1' 
-- Equation name is '_LC5_F16', type is buried 
-- synthesized logic cell 
_LC5_F16 = LCELL( _EQ069);
  _EQ069 = !_EC2_D & !_EC3_D & !_EC4_D &  _EC5_D;

-- Node name is '|execute:exe|~370~2' 
-- Equation name is '_LC5_F2', type is buried 
-- synthesized logic cell 
!_LC5_F2 = _LC5_F2~NOT;
_LC5_F2~NOT = LCELL( _EQ070);
  _EQ070 = !_EC1_D
         # !_LC5_F16;

-- Node name is '|execute:exe|~399~1' 
-- Equation name is '_LC3_F16', type is buried 
-- synthesized logic cell 
_LC3_F16 = LCELL( _EQ071);
  _EQ071 = !_EC2_D & !_EC4_D & !_EC5_D;

-- Node name is '|execute:exe|~423~1' 
-- Equation name is '_LC8_F3', type is buried 
-- synthesized logic cell 
_LC8_F3  = LCELL( _EQ072);
  _EQ072 =  _LC2_F3
         # !_EC8_D &  _LC4_F2;

-- Node name is '|execute:exe|:447' 
-- Equation name is '_LC8_F2', type is buried 
!_LC8_F2 = _LC8_F2~NOT;
_LC8_F2~NOT = LCELL( _EQ073);
  _EQ073 =  _EC1_D & !_EC8_D
         #  _EC1_D & !_LC4_F2
         #  _EC8_D & !_LC4_F2
         # !_EC8_D & !_LC5_F16
         # !_LC4_F2 & !_LC5_F16
         # !_EC8_D &  _LC4_F2;

-- Node name is '|execute:exe|~506~1' 
-- Equation name is '_LC8_F16', type is buried 
-- synthesized logic cell 
_LC8_F16 = LCELL( _EQ074);
  _EQ074 = !_EC2_D
         #  _EC3_D
         # !_EC5_D;

-- Node name is '|execute:exe|~506~2' 
-- Equation name is '_LC5_F3', type is buried 
-- synthesized logic cell 
_LC5_F3  = LCELL( _EQ075);
  _EQ075 =  _EC4_D
         #  _LC8_F16
         # !_EC1_D
         #  _EC8_D;

-- Node name is '|execute:exe|~506~3' 
-- Equation name is '_LC6_F3', type is buried 
-- synthesized logic cell 
_LC6_F3  = LCELL( _EQ076);
  _EQ076 = !_LC2_F3 & !_LC3_F3 &  _LC5_F3;

-- Node name is '|execute:exe|:506' 
-- Equation name is '_LC4_F3', type is buried 
!_LC4_F3 = _LC4_F3~NOT;
_LC4_F3~NOT = LCELL( _EQ077);
  _EQ077 =  _LC4_F2
         #  _LC6_F3
         # !_LC1_F2;

-- Node name is '|execute:exe|~511~1' 
-- Equation name is '_LC1_F2', type is buried 
-- synthesized logic cell 
_LC1_F2  = LCELL( _EQ078);
  _EQ078 = !_EC1_D & !_LC2_F2
         # !_LC2_F2 & !_LC5_F16;

-- Node name is '|execute:exe|:511' 
-- Equation name is '_LC1_F3', type is buried 
!_LC1_F3 = _LC1_F3~NOT;
_LC1_F3~NOT = LCELL( _EQ079);
  _EQ079 =  _LC1_F2 &  _LC3_F3
         #  _LC1_F2 &  _LC7_F3
         #  _LC1_F2 &  _LC8_F3;

-- Node name is '|execute:exe|:517' 
-- Equation name is '_LC3_F2', type is buried 
!_LC3_F2 = _LC3_F2~NOT;
_LC3_F2~NOT = LCELL( _EQ080);
  _EQ080 = !_LC5_F2 & !_LC8_F2 & !_LC8_F9
         #  _LC2_F2 & !_LC8_F9;

-- Node name is '|execute:exe|~518~1' 
-- Equation name is '_LC2_F2', type is buried 
-- synthesized logic cell 
!_LC2_F2 = _LC2_F2~NOT;
_LC2_F2~NOT = LCELL( _EQ081);
  _EQ081 =  _EC3_D &  _LC6_F9
         # !_EC1_D &  _LC6_F9
         # !_LC3_F16 &  _LC6_F9;

-- Node name is '|execute:exe|:519' 
-- Equation name is '_LC8_F9', type is buried 
!_LC8_F9 = _LC8_F9~NOT;
_LC8_F9~NOT = LCELL( _EQ082);
  _EQ082 = !_EC8_F
         #  _LC1_F9
         #  _LC6_F9;

-- Node name is '|execute:exe|:1369' 
-- Equation name is '_LC4_G13', type is buried 
!_LC4_G13 = _LC4_G13~NOT;
_LC4_G13~NOT = LCELL( _EQ083);
  _EQ083 =  _LC8_F2
         # !_LC4_F3
         #  _LC1_F3;

-- Node name is '|execute:exe|:1388' 
-- Equation name is '_LC8_A3', type is buried 
!_LC8_A3 = _LC8_A3~NOT;
_LC8_A3~NOT = LCELL( _EQ084);
  _EQ084 = !_LC3_F2 &  _LC8_F2
         #  _LC4_F3 &  _LC8_F2
         # !_LC3_F2 & !_LC4_F3
         # !_LC1_F3;

-- Node name is '|execute:exe|:1389' 
-- Equation name is '_LC2_G13', type is buried 
_LC2_G13 = LCELL( _EQ085);
  _EQ085 =  _LC4_G7 &  _LC8_A3
         #  _LC4_G13 &  _LC6_B52;

-- Node name is '|execute:exe|:1396' 
-- Equation name is '_LC3_A3', type is buried 
_LC3_A3  = LCELL( _EQ086);
  _EQ086 =  _LC1_F3 & !_LC3_F2 & !_LC4_F3;

-- Node name is '|execute:exe|:1399' 
-- Equation name is '_LC7_G13', type is buried 
_LC7_G13 = LCELL( _EQ087);
  _EQ087 =  _LC2_G13 & !_LC3_A3
         #  _LC1_G7 &  _LC3_A3 & !_LC3_G13
         # !_LC1_G7 &  _LC3_A3 &  _LC3_G13;

-- Node name is '|execute:exe|:1406' 
-- Equation name is '_LC3_D19', type is buried 
!_LC3_D19 = _LC3_D19~NOT;
_LC3_D19~NOT = LCELL( _EQ088);
  _EQ088 =  _LC4_F3
         #  _LC1_F3
         # !_LC8_F2;

-- Node name is '|execute:exe|:1409' 
-- Equation name is '_LC8_G13', type is buried 
_LC8_G13 = LCELL( _EQ089);
  _EQ089 = !_LC3_D19 &  _LC7_G13
         #  _LC3_D19 &  _LC5_A4
         #  _LC1_A26 &  _LC3_D19;

-- Node name is '|execute:exe|:1416' 
-- Equation name is '_LC6_A3', type is buried 
_LC6_A3  = LCELL( _EQ090);
  _EQ090 = !_LC1_F3 & !_LC4_F3 & !_LC8_F2;

-- Node name is '|execute:exe|:1419' 
-- Equation name is '_LC1_G13', type is buried 
_LC1_G13 = LCELL( _EQ091);
  _EQ091 = !_LC6_A3 &  _LC8_G13
         #  _LC1_A26 &  _LC5_A4 &  _LC6_A3;

-- Node name is '|execute:exe|:1429' 
-- Equation name is '_LC3_G7', type is buried 
_LC3_G7  = LCELL( _EQ092);
  _EQ092 = !_LC1_B8 & !_LC2_G7 & !_LC6_B52 &  _LC8_A3
         # !_LC1_B8 &  _LC2_G7 &  _LC6_B52 &  _LC8_A3
         #  _LC1_B8 & !_LC2_G7 &  _LC6_B52 &  _LC8_A3
         #  _LC1_B8 &  _LC2_G7 & !_LC6_B52 &  _LC8_A3;

-- Node name is '|execute:exe|:1430' 
-- Equation name is '_LC6_G13', type is buried 
_LC6_G13 = LCELL( _EQ093);
  _EQ093 =  _LC3_A17 &  _LC4_G13 & !_LC8_A3
         #  _LC1_A26 & !_LC4_G13 & !_LC8_A3;

-- Node name is '|execute:exe|:1431' 
-- Equation name is '_LC7_G7', type is buried 
_LC7_G7  = LCELL( _EQ094);
  _EQ094 = !_LC3_A3 &  _LC3_G7
         # !_LC3_A3 &  _LC6_G13
         #  _LC3_A3 &  _LC5_G7;

-- Node name is '|execute:exe|:1434' 
-- Equation name is '_LC8_G7', type is buried 
_LC8_G7  = LCELL( _EQ095);
  _EQ095 = !_LC3_D19 &  _LC7_G7
         #  _LC3_D19 &  _LC8_B2
         #  _LC3_D19 &  _LC6_B52;

-- Node name is '|execute:exe|:1437' 
-- Equation name is '_LC6_G7', type is buried 
_LC6_G7  = LCELL( _EQ096);
  _EQ096 = !_LC6_A3 &  _LC8_G7
         #  _LC6_A3 &  _LC6_B52 &  _LC8_B2;

-- Node name is '|execute:exe|:1447' 
-- Equation name is '_LC4_B8', type is buried 
_LC4_B8  = LCELL( _EQ097);
  _EQ097 = !_LC2_B8 & !_LC3_A17 & !_LC4_B2 &  _LC8_A3
         # !_LC2_B8 &  _LC3_A17 &  _LC4_B2 &  _LC8_A3
         #  _LC2_B8 &  _LC3_A17 & !_LC4_B2 &  _LC8_A3
         #  _LC2_B8 & !_LC3_A17 &  _LC4_B2 &  _LC8_A3;

-- Node name is '|execute:exe|:1448' 
-- Equation name is '_LC5_B8', type is buried 
_LC5_B8  = LCELL( _EQ098);
  _EQ098 = !_LC4_G13 &  _LC6_B52 & !_LC8_A3
         #  _LC1_H15 &  _LC4_G13 & !_LC8_A3;

-- Node name is '|execute:exe|:1449' 
-- Equation name is '_LC3_B8', type is buried 
_LC3_B8  = LCELL( _EQ099);
  _EQ099 = !_LC3_A3 &  _LC4_B8
         # !_LC3_A3 &  _LC5_B8
         #  _LC3_A3 &  _LC6_B8;

-- Node name is '|execute:exe|:1452' 
-- Equation name is '_LC1_B7', type is buried 
_LC1_B7  = LCELL( _EQ100);
  _EQ100 =  _LC3_B8 & !_LC3_D19
         #  _LC1_B2 &  _LC3_D19
         #  _LC3_A17 &  _LC3_D19;

-- Node name is '|execute:exe|:1455' 
-- Equation name is '_LC4_B7', type is buried 
_LC4_B7  = LCELL( _EQ101);
  _EQ101 =  _LC1_B7 & !_LC6_A3
         #  _LC1_B2 &  _LC3_A17 &  _LC6_A3;

-- Node name is '|execute:exe|:1465' 
-- Equation name is '_LC1_B21', type is buried 
_LC1_B21 = LCELL( _EQ102);
  _EQ102 = !_LC1_H15 & !_LC3_B21 & !_LC6_B14 &  _LC8_A3
         #  _LC1_H15 &  _LC3_B21 & !_LC6_B14 &  _LC8_A3
         #  _LC1_H15 & !_LC3_B21 &  _LC6_B14 &  _LC8_A3
         # !_LC1_H15 &  _LC3_B21 &  _LC6_B14 &  _LC8_A3;

-- Node name is '|execute:exe|:1466' 
-- Equation name is '_LC7_B8', type is buried 
_LC7_B8  = LCELL( _EQ103);
  _EQ103 =  _LC3_A17 & !_LC4_G13 & !_LC8_A3
         #  _LC2_B5 &  _LC4_G13 & !_LC8_A3;

-- Node name is '|execute:exe|:1467' 
-- Equation name is '_LC7_B21', type is buried 
_LC7_B21 = LCELL( _EQ104);
  _EQ104 =  _LC1_B21 & !_LC3_A3
         # !_LC3_A3 &  _LC7_B8
         #  _LC3_A3 &  _LC5_B21;

-- Node name is '|execute:exe|:1470' 
-- Equation name is '_LC8_B21', type is buried 
_LC8_B21 = LCELL( _EQ105);
  _EQ105 = !_LC3_D19 &  _LC7_B21
         #  _LC3_D19 &  _LC4_H11
         #  _LC1_H15 &  _LC3_D19;

-- Node name is '|execute:exe|:1473' 
-- Equation name is '_LC4_B21', type is buried 
_LC4_B21 = LCELL( _EQ106);
  _EQ106 = !_LC6_A3 &  _LC8_B21
         #  _LC1_H15 &  _LC4_H11 &  _LC6_A3;

-- Node name is '|execute:exe|:1483' 
-- Equation name is '_LC1_B14', type is buried 
_LC1_B14 = LCELL( _EQ107);
  _EQ107 = !_LC2_B5 & !_LC7_B11 &  _LC8_A3 & !_LC8_B15
         #  _LC2_B5 &  _LC7_B11 &  _LC8_A3 & !_LC8_B15
         #  _LC2_B5 & !_LC7_B11 &  _LC8_A3 &  _LC8_B15
         # !_LC2_B5 &  _LC7_B11 &  _LC8_A3 &  _LC8_B15;

-- Node name is '|execute:exe|:1484' 
-- Equation name is '_LC6_B21', type is buried 
_LC6_B21 = LCELL( _EQ108);
  _EQ108 =  _LC1_H15 & !_LC4_G13 & !_LC8_A3
         #  _LC2_F12 &  _LC4_G13 & !_LC8_A3;

-- Node name is '|execute:exe|:1485' 
-- Equation name is '_LC4_B14', type is buried 
_LC4_B14 = LCELL( _EQ109);
  _EQ109 =  _LC1_B14 & !_LC3_A3
         # !_LC3_A3 &  _LC6_B21
         #  _LC3_A3 &  _LC3_B14;

-- Node name is '|execute:exe|:1488' 
-- Equation name is '_LC7_B14', type is buried 
_LC7_B14 = LCELL( _EQ110);
  _EQ110 = !_LC3_D19 &  _LC4_B14
         #  _LC3_D19 &  _LC4_B18
         #  _LC2_B5 &  _LC3_D19;

-- Node name is '|execute:exe|:1491' 
-- Equation name is '_LC8_B14', type is buried 
_LC8_B14 = LCELL( _EQ111);
  _EQ111 = !_LC6_A3 &  _LC7_B14
         #  _LC2_B5 &  _LC4_B18 &  _LC6_A3;

-- Node name is '|execute:exe|:1501' 
-- Equation name is '_LC1_B15', type is buried 
_LC1_B15 = LCELL( _EQ112);
  _EQ112 = !_LC2_F12 & !_LC5_B26 & !_LC6_F22 &  _LC8_A3
         #  _LC2_F12 & !_LC5_B26 &  _LC6_F22 &  _LC8_A3
         #  _LC2_F12 &  _LC5_B26 & !_LC6_F22 &  _LC8_A3
         # !_LC2_F12 &  _LC5_B26 &  _LC6_F22 &  _LC8_A3;

-- Node name is '|execute:exe|:1502' 
-- Equation name is '_LC2_B14', type is buried 
_LC2_B14 = LCELL( _EQ113);
  _EQ113 =  _LC2_B5 & !_LC4_G13 & !_LC8_A3
         #  _LC1_B46 &  _LC4_G13 & !_LC8_A3;

-- Node name is '|execute:exe|:1503' 
-- Equation name is '_LC5_B15', type is buried 
_LC5_B15 = LCELL( _EQ114);
  _EQ114 =  _LC1_B15 & !_LC3_A3
         #  _LC2_B14 & !_LC3_A3
         #  _LC2_B15 &  _LC3_A3;

-- Node name is '|execute:exe|:1506' 
-- Equation name is '_LC7_B15', type is buried 
_LC7_B15 = LCELL( _EQ115);
  _EQ115 = !_LC3_D19 &  _LC5_B15
         #  _LC1_F22 &  _LC3_D19
         #  _LC2_F12 &  _LC3_D19;

-- Node name is '|execute:exe|:1509' 
-- Equation name is '_LC6_B15', type is buried 
_LC6_B15 = LCELL( _EQ116);
  _EQ116 = !_LC6_A3 &  _LC7_B15
         #  _LC1_F22 &  _LC2_F12 &  _LC6_A3;

-- Node name is '|execute:exe|:1519' 
-- Equation name is '_LC4_B26', type is buried 
_LC4_B26 = LCELL( _EQ117);
  _EQ117 = !_LC1_B26 & !_LC1_B46 & !_LC1_D39 &  _LC8_A3
         #  _LC1_B26 &  _LC1_B46 & !_LC1_D39 &  _LC8_A3
         # !_LC1_B26 &  _LC1_B46 &  _LC1_D39 &  _LC8_A3
         #  _LC1_B26 & !_LC1_B46 &  _LC1_D39 &  _LC8_A3;

-- Node name is '|execute:exe|:1520' 
-- Equation name is '_LC3_B15', type is buried 
_LC3_B15 = LCELL( _EQ118);
  _EQ118 =  _LC2_F12 & !_LC4_G13 & !_LC8_A3
         #  _LC1_B28 &  _LC4_G13 & !_LC8_A3;

-- Node name is '|execute:exe|:1521' 
-- Equation name is '_LC7_B26', type is buried 
_LC7_B26 = LCELL( _EQ119);
  _EQ119 = !_LC3_A3 &  _LC4_B26
         # !_LC3_A3 &  _LC3_B15
         #  _LC3_A3 &  _LC6_B26;

-- Node name is '|execute:exe|:1524' 
-- Equation name is '_LC8_B26', type is buried 
_LC8_B26 = LCELL( _EQ120);
  _EQ120 = !_LC3_D19 &  _LC7_B26
         #  _LC1_B30 &  _LC3_D19
         #  _LC1_B46 &  _LC3_D19;

-- Node name is '|execute:exe|:1527' 
-- Equation name is '_LC3_B26', type is buried 
_LC3_B26 = LCELL( _EQ121);
  _EQ121 = !_LC6_A3 &  _LC8_B26
         #  _LC1_B30 &  _LC1_B46 &  _LC6_A3;

-- Node name is '|execute:exe|:1537' 
-- Equation name is '_LC3_D39', type is buried 
_LC3_D39 = LCELL( _EQ122);
  _EQ122 = !_LC1_B28 & !_LC2_D39 &  _LC8_A3 & !_LC8_D33
         #  _LC1_B28 &  _LC2_D39 &  _LC8_A3 & !_LC8_D33
         #  _LC1_B28 & !_LC2_D39 &  _LC8_A3 &  _LC8_D33
         # !_LC1_B28 &  _LC2_D39 &  _LC8_A3 &  _LC8_D33;

-- Node name is '|execute:exe|:1538' 
-- Equation name is '_LC2_D38', type is buried 
_LC2_D38 = LCELL( _EQ123);
  _EQ123 =  _LC1_B46 & !_LC4_G13 & !_LC8_A3
         #  _LC4_G13 &  _LC4_H42 & !_LC8_A3;

-- Node name is '|execute:exe|:1539' 
-- Equation name is '_LC5_D39', type is buried 
_LC5_D39 = LCELL( _EQ124);
  _EQ124 = !_LC3_A3 &  _LC3_D39
         #  _LC2_D38 & !_LC3_A3
         #  _LC3_A3 &  _LC4_D39;

-- Node name is '|execute:exe|:1542' 
-- Equation name is '_LC8_D39', type is buried 
_LC8_D39 = LCELL( _EQ125);
  _EQ125 = !_LC3_D19 &  _LC5_D39
         #  _LC1_B44 &  _LC3_D19
         #  _LC1_B28 &  _LC3_D19;

-- Node name is '|execute:exe|:1545' 
-- Equation name is '_LC7_D39', type is buried 
_LC7_D39 = LCELL( _EQ126);
  _EQ126 = !_LC6_A3 &  _LC8_D39
         #  _LC1_B28 &  _LC1_B44 &  _LC6_A3;

-- Node name is '|execute:exe|:1555' 
-- Equation name is '_LC3_D33', type is buried 
_LC3_D33 = LCELL( _EQ127);
  _EQ127 = !_LC2_D33 & !_LC4_H42 &  _LC8_A3 & !_LC8_D2
         #  _LC2_D33 &  _LC4_H42 &  _LC8_A3 & !_LC8_D2
         # !_LC2_D33 &  _LC4_H42 &  _LC8_A3 &  _LC8_D2
         #  _LC2_D33 & !_LC4_H42 &  _LC8_A3 &  _LC8_D2;

-- Node name is '|execute:exe|:1556' 
-- Equation name is '_LC4_H47', type is buried 
_LC4_H47 = LCELL( _EQ128);
  _EQ128 =  _LC1_B28 & !_LC4_G13 & !_LC8_A3
         #  _LC2_A1 &  _LC4_G13 & !_LC8_A3;

-- Node name is '|execute:exe|:1557' 
-- Equation name is '_LC6_D33', type is buried 
_LC6_D33 = LCELL( _EQ129);
  _EQ129 = !_LC3_A3 &  _LC3_D33
         # !_LC3_A3 &  _LC4_H47
         #  _LC3_A3 &  _LC5_D33;

-- Node name is '|execute:exe|:1560' 
-- Equation name is '_LC7_D33', type is buried 
_LC7_D33 = LCELL( _EQ130);
  _EQ130 = !_LC3_D19 &  _LC6_D33
         #  _LC1_H47 &  _LC3_D19
         #  _LC3_D19 &  _LC4_H42;

-- Node name is '|execute:exe|:1563' 
-- Equation name is '_LC4_D33', type is buried 
_LC4_D33 = LCELL( _EQ131);
  _EQ131 = !_LC6_A3 &  _LC7_D33
         #  _LC1_H47 &  _LC4_H42 &  _LC6_A3;

-- Node name is '|execute:exe|:1573' 
-- Equation name is '_LC2_D2', type is buried 
_LC2_D2  = LCELL( _EQ132);
  _EQ132 = !_LC1_D2 & !_LC2_A1 & !_LC5_D25 &  _LC8_A3
         #  _LC1_D2 &  _LC2_A1 & !_LC5_D25 &  _LC8_A3
         # !_LC1_D2 &  _LC2_A1 &  _LC5_D25 &  _LC8_A3
         #  _LC1_D2 & !_LC2_A1 &  _LC5_D25 &  _LC8_A3;

-- Node name is '|execute:exe|:1574' 
-- Equation name is '_LC1_D52', type is buried 
_LC1_D52 = LCELL( _EQ133);
  _EQ133 = !_LC4_G13 &  _LC4_H42 & !_LC8_A3
         #  _LC2_H45 &  _LC4_G13 & !_LC8_A3;

-- Node name is '|execute:exe|:1575' 
-- Equation name is '_LC6_D2', type is buried 
_LC6_D2  = LCELL( _EQ134);
  _EQ134 =  _LC2_D2 & !_LC3_A3
         #  _LC1_D52 & !_LC3_A3
         #  _LC3_A3 &  _LC5_D2;

-- Node name is '|execute:exe|:1578' 
-- Equation name is '_LC7_D2', type is buried 
_LC7_D2  = LCELL( _EQ135);
  _EQ135 = !_LC3_D19 &  _LC6_D2
         #  _LC3_D19 &  _LC8_A16
         #  _LC2_A1 &  _LC3_D19;

-- Node name is '|execute:exe|:1581' 
-- Equation name is '_LC3_D2', type is buried 
_LC3_D2  = LCELL( _EQ136);
  _EQ136 = !_LC6_A3 &  _LC7_D2
         #  _LC2_A1 &  _LC6_A3 &  _LC8_A16;

-- Node name is '|execute:exe|:1591' 
-- Equation name is '_LC3_D25', type is buried 
_LC3_D25 = LCELL( _EQ137);
  _EQ137 = !_LC1_D25 & !_LC2_H45 & !_LC4_D3 &  _LC8_A3
         #  _LC1_D25 &  _LC2_H45 & !_LC4_D3 &  _LC8_A3
         # !_LC1_D25 &  _LC2_H45 &  _LC4_D3 &  _LC8_A3
         #  _LC1_D25 & !_LC2_H45 &  _LC4_D3 &  _LC8_A3;

-- Node name is '|execute:exe|:1592' 
-- Equation name is '_LC3_H47', type is buried 
_LC3_H47 = LCELL( _EQ138);
  _EQ138 =  _LC2_A1 & !_LC4_G13 & !_LC8_A3
         #  _LC4_G13 &  _LC4_H38 & !_LC8_A3;

-- Node name is '|execute:exe|:1593' 
-- Equation name is '_LC7_D25', type is buried 
_LC7_D25 = LCELL( _EQ139);
  _EQ139 = !_LC3_A3 &  _LC3_D25
         # !_LC3_A3 &  _LC3_H47
         #  _LC3_A3 &  _LC6_D25;

-- Node name is '|execute:exe|:1596' 
-- Equation name is '_LC8_D25', type is buried 
_LC8_D25 = LCELL( _EQ140);
  _EQ140 = !_LC3_D19 &  _LC7_D25
         #  _LC1_H5 &  _LC3_D19
         #  _LC2_H45 &  _LC3_D19;

-- Node name is '|execute:exe|:1599' 
-- Equation name is '_LC2_D25', type is buried 
_LC2_D25 = LCELL( _EQ141);
  _EQ141 = !_LC6_A3 &  _LC8_D25
         #  _LC1_H5 &  _LC2_H45 &  _LC6_A3;

-- Node name is '|execute:exe|:1609' 
-- Equation name is '_LC1_D3', type is buried 
_LC1_D3  = LCELL( _EQ142);
  _EQ142 = !_LC2_F16 & !_LC3_D26 & !_LC4_H38 &  _LC8_A3
         #  _LC2_F16 & !_LC3_D26 &  _LC4_H38 &  _LC8_A3
         # !_LC2_F16 &  _LC3_D26 &  _LC4_H38 &  _LC8_A3
         #  _LC2_F16 &  _LC3_D26 & !_LC4_H38 &  _LC8_A3;

-- Node name is '|execute:exe|:1610' 
-- Equation name is '_LC2_D3', type is buried 
_LC2_D3  = LCELL( _EQ143);
  _EQ143 =  _LC2_H45 & !_LC4_G13 & !_LC8_A3
         #  _LC1_H7 &  _LC4_G13 & !_LC8_A3;

-- Node name is '|execute:exe|:1611' 
-- Equation name is '_LC6_D3', type is buried 
_LC6_D3  = LCELL( _EQ144);
  _EQ144 =  _LC1_D3 & !_LC3_A3
         #  _LC2_D3 & !_LC3_A3
         #  _LC3_A3 &  _LC5_D3;

-- Node name is '|execute:exe|:1614' 
-- Equation name is '_LC7_D3', type is buried 
_LC7_D3  = LCELL( _EQ145);
  _EQ145 = !_LC3_D19 &  _LC6_D3
         #  _LC3_D19 &  _LC5_H50
         #  _LC3_D19 &  _LC4_H38;

-- Node name is '|execute:exe|:1617' 
-- Equation name is '_LC3_D3', type is buried 
_LC3_D3  = LCELL( _EQ146);
  _EQ146 = !_LC6_A3 &  _LC7_D3
         #  _LC4_H38 &  _LC5_H50 &  _LC6_A3;

-- Node name is '|execute:exe|:1627' 
-- Equation name is '_LC4_D26', type is buried 
_LC4_D26 = LCELL( _EQ147);
  _EQ147 = !_LC1_D26 & !_LC1_H7 & !_LC4_D10 &  _LC8_A3
         #  _LC1_D26 &  _LC1_H7 & !_LC4_D10 &  _LC8_A3
         # !_LC1_D26 &  _LC1_H7 &  _LC4_D10 &  _LC8_A3
         #  _LC1_D26 & !_LC1_H7 &  _LC4_D10 &  _LC8_A3;

-- Node name is '|execute:exe|:1628' 
-- Equation name is '_LC5_F1', type is buried 
_LC5_F1  = LCELL( _EQ148);
  _EQ148 = !_LC4_G13 &  _LC4_H38 & !_LC8_A3
         #  _LC1_B20 &  _LC4_G13 & !_LC8_A3;

-- Node name is '|execute:exe|:1629' 
-- Equation name is '_LC7_D26', type is buried 
_LC7_D26 = LCELL( _EQ149);
  _EQ149 = !_LC3_A3 &  _LC4_D26
         # !_LC3_A3 &  _LC5_F1
         #  _LC3_A3 &  _LC6_D26;

-- Node name is '|execute:exe|:1632' 
-- Equation name is '_LC8_D26', type is buried 
_LC8_D26 = LCELL( _EQ150);
  _EQ150 = !_LC3_D19 &  _LC7_D26
         #  _LC1_H23 &  _LC3_D19
         #  _LC1_H7 &  _LC3_D19;

-- Node name is '|execute:exe|:1635' 
-- Equation name is '_LC2_D26', type is buried 
_LC2_D26 = LCELL( _EQ151);
  _EQ151 = !_LC6_A3 &  _LC8_D26
         #  _LC1_H7 &  _LC1_H23 &  _LC6_A3;

-- Node name is '|execute:exe|:1645' 
-- Equation name is '_LC3_D10', type is buried 
_LC3_D10 = LCELL( _EQ152);
  _EQ152 = !_LC1_B20 & !_LC1_D10 & !_LC5_D7 &  _LC8_A3
         #  _LC1_B20 &  _LC1_D10 & !_LC5_D7 &  _LC8_A3
         #  _LC1_B20 & !_LC1_D10 &  _LC5_D7 &  _LC8_A3
         # !_LC1_B20 &  _LC1_D10 &  _LC5_D7 &  _LC8_A3;

-- Node name is '|execute:exe|:1646' 
-- Equation name is '_LC6_D10', type is buried 
_LC6_D10 = LCELL( _EQ153);
  _EQ153 =  _LC1_H7 & !_LC4_G13 & !_LC8_A3
         #  _LC1_H27 &  _LC4_G13 & !_LC8_A3;

-- Node name is '|execute:exe|:1647' 
-- Equation name is '_LC8_D10', type is buried 
_LC8_D10 = LCELL( _EQ154);
  _EQ154 = !_LC3_A3 &  _LC3_D10
         # !_LC3_A3 &  _LC6_D10
         #  _LC3_A3 &  _LC7_D10;

-- Node name is '|execute:exe|:1650' 
-- Equation name is '_LC5_D10', type is buried 
_LC5_D10 = LCELL( _EQ155);
  _EQ155 = !_LC3_D19 &  _LC8_D10
         #  _LC1_B17 &  _LC3_D19
         #  _LC1_B20 &  _LC3_D19;

-- Node name is '|execute:exe|:1653' 
-- Equation name is '_LC5_D22', type is buried 
_LC5_D22 = LCELL( _EQ156);
  _EQ156 =  _LC5_D10 & !_LC6_A3
         #  _LC1_B17 &  _LC1_B20 &  _LC6_A3;

-- Node name is '|execute:exe|:1663' 
-- Equation name is '_LC4_D7', type is buried 
_LC4_D7  = LCELL( _EQ157);
  _EQ157 = !_LC1_H27 &  _LC3_D7 &  _LC7_D23 &  _LC8_A3
         #  _LC1_H27 & !_LC3_D7 &  _LC7_D23 &  _LC8_A3
         #  _LC1_H27 &  _LC3_D7 & !_LC7_D23 &  _LC8_A3
         # !_LC1_H27 & !_LC3_D7 & !_LC7_D23 &  _LC8_A3;

-- Node name is '|execute:exe|:1664' 
-- Equation name is '_LC4_D21', type is buried 
_LC4_D21 = LCELL( _EQ158);
  _EQ158 =  _LC1_B20 & !_LC4_G13 & !_LC8_A3
         #  _LC4_G13 &  _LC4_I26 & !_LC8_A3;

-- Node name is '|execute:exe|:1665' 
-- Equation name is '_LC6_D7', type is buried 
_LC6_D7  = LCELL( _EQ159);
  _EQ159 =  _LC1_D7 &  _LC3_A3
         # !_LC3_A3 &  _LC4_D7
         # !_LC3_A3 &  _LC4_D21;

-- Node name is '|execute:exe|:1668' 
-- Equation name is '_LC7_D7', type is buried 
_LC7_D7  = LCELL( _EQ160);
  _EQ160 = !_LC3_D19 &  _LC6_D7
         #  _LC1_H13 &  _LC3_D19
         #  _LC1_H27 &  _LC3_D19;

-- Node name is '|execute:exe|:1671' 
-- Equation name is '_LC2_D7', type is buried 
_LC2_D7  = LCELL( _EQ161);
  _EQ161 = !_LC6_A3 &  _LC7_D7
         #  _LC1_H13 &  _LC1_H27 &  _LC6_A3;

-- Node name is '|execute:exe|:1680' 
-- Equation name is '_LC2_D20', type is buried 
_LC2_D20 = LCELL( _EQ162);
  _EQ162 =  _LC1_D20 &  _LC8_A3
         #  _LC1_H27 & !_LC4_G13 & !_LC8_A3;

-- Node name is '|execute:exe|:1683' 
-- Equation name is '_LC5_D20', type is buried 
_LC5_D20 = LCELL( _EQ163);
  _EQ163 =  _LC2_D20 & !_LC3_A3
         #  _LC3_A3 &  _LC4_D20 & !_LC4_I26
         #  _LC3_A3 & !_LC4_D20 &  _LC4_I26;

-- Node name is '|execute:exe|:1686' 
-- Equation name is '_LC4_A7', type is buried 
_LC4_A7  = LCELL( _EQ164);
  _EQ164 =  _LC3_D19 &  _LC6_I20
         #  _LC3_D19 &  _LC4_I26
         # !_LC3_D19 &  _LC5_D20;

-- Node name is '|execute:exe|:1689' 
-- Equation name is '_LC2_A7', type is buried 
_LC2_A7  = LCELL( _EQ165);
  _EQ165 =  _LC4_A7 & !_LC6_A3
         #  _LC4_I26 &  _LC6_A3 &  _LC6_I20;

-- Node name is '|execute:exe|:1757' 
-- Equation name is '_LC2_G7', type is buried 
!_LC2_G7 = _LC2_G7~NOT;
_LC2_G7~NOT = LCELL( _EQ166);
  _EQ166 = !_EC2_G & !_LC8_B2
         # !_EC2_G &  _LC2_F1
         # !_LC2_F1 & !_LC8_B2;

-- Node name is '|execute:exe|:1763' 
-- Equation name is '_LC4_B2', type is buried 
!_LC4_B2 = _LC4_B2~NOT;
_LC4_B2~NOT = LCELL( _EQ167);
  _EQ167 = !_EC8_G & !_LC1_B2
         # !_EC8_G &  _LC2_F1
         # !_LC1_B2 & !_LC2_F1;

-- Node name is '|execute:exe|:1769' 
-- Equation name is '_LC3_B21', type is buried 
!_LC3_B21 = _LC3_B21~NOT;
_LC3_B21~NOT = LCELL( _EQ168);
  _EQ168 = !_EC4_G & !_LC4_H11
         # !_EC4_G &  _LC2_F1
         # !_LC2_F1 & !_LC4_H11;

-- Node name is '|execute:exe|:1775' 
-- Equation name is '_LC7_B11', type is buried 
!_LC7_B11 = _LC7_B11~NOT;
_LC7_B11~NOT = LCELL( _EQ169);
  _EQ169 = !_EC3_G & !_LC4_B18
         # !_EC3_G &  _LC2_F1
         # !_LC2_F1 & !_LC4_B18;

-- Node name is '|execute:exe|:1781' 
-- Equation name is '_LC6_F22', type is buried 
!_LC6_F22 = _LC6_F22~NOT;
_LC6_F22~NOT = LCELL( _EQ170);
  _EQ170 = !_EC7_G & !_LC1_F22
         # !_EC7_G &  _LC2_F1
         # !_LC1_F22 & !_LC2_F1;

-- Node name is '|execute:exe|:1787' 
-- Equation name is '_LC1_B26', type is buried 
!_LC1_B26 = _LC1_B26~NOT;
_LC1_B26~NOT = LCELL( _EQ171);
  _EQ171 = !_EC1_G & !_LC1_B30
         # !_EC1_G &  _LC2_F1
         # !_LC1_B30 & !_LC2_F1;

-- Node name is '|execute:exe|:1793' 
-- Equation name is '_LC2_D39', type is buried 
!_LC2_D39 = _LC2_D39~NOT;
_LC2_D39~NOT = LCELL( _EQ172);
  _EQ172 = !_EC1_C & !_LC1_B44
         # !_EC1_C &  _LC2_F1
         # !_LC1_B44 & !_LC2_F1;

-- Node name is '|execute:exe|:1799' 
-- Equation name is '_LC2_D33', type is buried 
!_LC2_D33 = _LC2_D33~NOT;
_LC2_D33~NOT = LCELL( _EQ173);
  _EQ173 = !_EC7_D & !_LC1_H47
         # !_EC7_D &  _LC2_F1
         # !_LC1_H47 & !_LC2_F1;

-- Node name is '|execute:exe|:1805' 
-- Equation name is '_LC1_D2', type is buried 
!_LC1_D2 = _LC1_D2~NOT;
_LC1_D2~NOT = LCELL( _EQ174);
  _EQ174 = !_EC6_D & !_LC8_A16
         # !_EC6_D &  _LC2_F1
         # !_LC2_F1 & !_LC8_A16;

-- Node name is '|execute:exe|:1811' 
-- Equation name is '_LC1_D25', type is buried 
!_LC1_D25 = _LC1_D25~NOT;
_LC1_D25~NOT = LCELL( _EQ175);
  _EQ175 = !_EC1_D & !_LC1_H5
         # !_EC1_D &  _LC2_F1
         # !_LC1_H5 & !_LC2_F1;

-- Node name is '|execute:exe|:1817' 
-- Equation name is '_LC2_F16', type is buried 
!_LC2_F16 = _LC2_F16~NOT;
_LC2_F16~NOT = LCELL( _EQ176);
  _EQ176 = !_EC4_D & !_LC5_H50
         # !_EC4_D &  _LC2_F1
         # !_LC2_F1 & !_LC5_H50;

-- Node name is '|execute:exe|:1823' 
-- Equation name is '_LC1_D26', type is buried 
!_LC1_D26 = _LC1_D26~NOT;
_LC1_D26~NOT = LCELL( _EQ177);
  _EQ177 = !_EC2_D & !_LC1_H23
         # !_EC2_D &  _LC2_F1
         # !_LC1_H23 & !_LC2_F1;

-- Node name is '|execute:exe|:1829' 
-- Equation name is '_LC1_D10', type is buried 
!_LC1_D10 = _LC1_D10~NOT;
_LC1_D10~NOT = LCELL( _EQ178);
  _EQ178 = !_EC3_D & !_LC1_B17
         # !_EC3_D &  _LC2_F1
         # !_LC1_B17 & !_LC2_F1;

-- Node name is '|execute:exe|:1835' 
-- Equation name is '_LC7_D23', type is buried 
!_LC7_D23 = _LC7_D23~NOT;
_LC7_D23~NOT = LCELL( _EQ179);
  _EQ179 = !_EC5_D & !_LC1_H13
         # !_EC5_D &  _LC2_F1
         # !_LC1_H13 & !_LC2_F1;

-- Node name is '|execute:exe|:1841' 
-- Equation name is '_LC4_D20', type is buried 
_LC4_D20 = LCELL( _EQ180);
  _EQ180 = !_LC2_F1 &  _LC6_I20
         #  _EC8_D &  _LC2_F1;

-- Node name is '|execute:exe|:1898' 
-- Equation name is '_LC3_A7', type is buried 
!_LC3_A7 = _LC3_A7~NOT;
_LC3_A7~NOT = LCELL( _EQ181);
  _EQ181 =  _LC8_F2
         # !_LC4_F3
         # !_LC1_F3;

-- Node name is '|execute:exe|:1947' 
-- Equation name is '_LC6_A7', type is buried 
_LC6_A7  = LCELL( _EQ182);
  _EQ182 =  _LC1_G13 &  _LC8_F2
         #  _LC1_G13 & !_LC4_F3
         # !_LC1_F3 &  _LC1_G13;

-- Node name is '|execute:exe|:1953' 
-- Equation name is '_LC7_B47', type is buried 
_LC7_B47 = LCELL( _EQ183);
  _EQ183 =  _LC6_G7 &  _LC8_F2
         # !_LC4_F3 &  _LC6_G7
         # !_LC1_F3 &  _LC6_G7;

-- Node name is '|execute:exe|:1959' 
-- Equation name is '_LC3_B7', type is buried 
_LC3_B7  = LCELL( _EQ184);
  _EQ184 =  _LC4_B7 &  _LC8_F2
         #  _LC4_B7 & !_LC4_F3
         # !_LC1_F3 &  _LC4_B7;

-- Node name is '|execute:exe|:1965' 
-- Equation name is '_LC6_H11', type is buried 
_LC6_H11 = LCELL( _EQ185);
  _EQ185 =  _LC4_B21 &  _LC8_F2
         #  _LC4_B21 & !_LC4_F3
         # !_LC1_F3 &  _LC4_B21;

-- Node name is '|execute:exe|:1971' 
-- Equation name is '_LC1_A3', type is buried 
_LC1_A3  = LCELL( _EQ186);
  _EQ186 =  _LC8_B14 &  _LC8_F2
         # !_LC4_F3 &  _LC8_B14
         # !_LC1_F3 &  _LC8_B14;

-- Node name is '|execute:exe|:1977' 
-- Equation name is '_LC5_F12', type is buried 
_LC5_F12 = LCELL( _EQ187);
  _EQ187 =  _LC6_B15 &  _LC8_F2
         # !_LC4_F3 &  _LC6_B15
         # !_LC1_F3 &  _LC6_B15;

-- Node name is '|execute:exe|:1983' 
-- Equation name is '_LC2_B30', type is buried 
_LC2_B30 = LCELL( _EQ188);
  _EQ188 =  _LC3_B26 &  _LC8_F2
         #  _LC3_B26 & !_LC4_F3
         # !_LC1_F3 &  _LC3_B26;

-- Node name is '|execute:exe|:1989' 
-- Equation name is '_LC7_H11', type is buried 
_LC7_H11 = LCELL( _EQ189);
  _EQ189 =  _LC7_D39 &  _LC8_F2
         # !_LC4_F3 &  _LC7_D39
         # !_LC1_F3 &  _LC7_D39;

-- Node name is '|execute:exe|~1995~1' 
-- Equation name is '_LC7_B7', type is buried 
-- synthesized logic cell 
_LC7_B7  = LCELL( _EQ190);
  _EQ190 =  _LC4_D33 &  _LC8_F2
         #  _LC4_D33 & !_LC4_F3
         # !_LC1_F3 &  _LC4_D33;

-- Node name is '|execute:exe|:1995' 
-- Equation name is '_LC5_B7', type is buried 
_LC5_B7  = LCELL( _EQ191);
  _EQ191 =  _LC4_D33 &  _LC8_F2
         #  _LC4_D33 & !_LC4_F3
         # !_LC1_F3 &  _LC4_D33;

-- Node name is '|execute:exe|~2001~1' 
-- Equation name is '_LC6_D19', type is buried 
-- synthesized logic cell 
_LC6_D19 = LCELL( _EQ192);
  _EQ192 =  _LC3_D2 &  _LC8_F2
         #  _LC3_D2 & !_LC4_F3
         # !_LC1_F3 &  _LC3_D2;

-- Node name is '|execute:exe|:2001' 
-- Equation name is '_LC4_D19', type is buried 
_LC4_D19 = LCELL( _EQ193);
  _EQ193 =  _LC3_D2 &  _LC8_F2
         #  _LC3_D2 & !_LC4_F3
         # !_LC1_F3 &  _LC3_D2;

-- Node name is '|execute:exe|~2007~1' 
-- Equation name is '_LC7_D19', type is buried 
-- synthesized logic cell 
_LC7_D19 = LCELL( _EQ194);
  _EQ194 =  _LC2_D25 &  _LC8_F2
         #  _LC2_D25 & !_LC4_F3
         # !_LC1_F3 &  _LC2_D25;

-- Node name is '|execute:exe|:2007' 
-- Equation name is '_LC2_D19', type is buried 
_LC2_D19 = LCELL( _EQ195);
  _EQ195 =  _LC2_D25 &  _LC8_F2
         #  _LC2_D25 & !_LC4_F3
         # !_LC1_F3 &  _LC2_D25;

-- Node name is '|execute:exe|~2013~1' 
-- Equation name is '_LC5_D19', type is buried 
-- synthesized logic cell 
_LC5_D19 = LCELL( _EQ196);
  _EQ196 =  _LC3_D3 &  _LC8_F2
         #  _LC3_D3 & !_LC4_F3
         # !_LC1_F3 &  _LC3_D3;

-- Node name is '|execute:exe|:2013' 
-- Equation name is '_LC8_D19', type is buried 
_LC8_D19 = LCELL( _EQ197);
  _EQ197 =  _LC3_D3 &  _LC8_F2
         #  _LC3_D3 & !_LC4_F3
         # !_LC1_F3 &  _LC3_D3;

-- Node name is '|execute:exe|~2019~1' 
-- Equation name is '_LC6_D22', type is buried 
-- synthesized logic cell 
_LC6_D22 = LCELL( _EQ198);
  _EQ198 =  _LC2_D26 &  _LC8_F2
         #  _LC2_D26 & !_LC4_F3
         # !_LC1_F3 &  _LC2_D26;

-- Node name is '|execute:exe|:2019' 
-- Equation name is '_LC3_D22', type is buried 
_LC3_D22 = LCELL( _EQ199);
  _EQ199 =  _LC2_D26 &  _LC8_F2
         #  _LC2_D26 & !_LC4_F3
         # !_LC1_F3 &  _LC2_D26;

-- Node name is '|execute:exe|~2025~1' 
-- Equation name is '_LC7_D22', type is buried 
-- synthesized logic cell 
_LC7_D22 = LCELL( _EQ200);
  _EQ200 =  _LC5_D22 &  _LC8_F2
         # !_LC4_F3 &  _LC5_D22
         # !_LC1_F3 &  _LC5_D22;

-- Node name is '|execute:exe|:2025' 
-- Equation name is '_LC8_D22', type is buried 
_LC8_D22 = LCELL( _EQ201);
  _EQ201 =  _LC5_D22 &  _LC8_F2
         # !_LC4_F3 &  _LC5_D22
         # !_LC1_F3 &  _LC5_D22;

-- Node name is '|execute:exe|~2031~1' 
-- Equation name is '_LC4_D22', type is buried 
-- synthesized logic cell 
_LC4_D22 = LCELL( _EQ202);
  _EQ202 =  _LC2_D7 &  _LC8_F2
         #  _LC2_D7 & !_LC4_F3
         # !_LC1_F3 &  _LC2_D7;

-- Node name is '|execute:exe|:2031' 
-- Equation name is '_LC1_D22', type is buried 
_LC1_D22 = LCELL( _EQ203);
  _EQ203 =  _LC2_D7 &  _LC8_F2
         #  _LC2_D7 & !_LC4_F3
         # !_LC1_F3 &  _LC2_D7;

-- Node name is '|execute:exe|~2035~1' 
-- Equation name is '_LC5_A7', type is buried 
-- synthesized logic cell 
_LC5_A7  = LCELL( _EQ204);
  _EQ204 =  _LC3_A7 &  _LC4_G7
         #  _LC2_A7 & !_LC3_A7;

-- Node name is '|execute:exe|:2035' 
-- Equation name is '_LC1_A7', type is buried 
_LC1_A7  = LCELL( _EQ205);
  _EQ205 =  _LC3_A7 &  _LC4_G7
         #  _LC2_A7 & !_LC3_A7;

-- Node name is '|execute:exe|~2039~1' 
-- Equation name is '_LC2_D22', type is buried 
-- synthesized logic cell 
_LC2_D22 = LCELL( _EQ206);
  _EQ206 =  _LC2_D7
         #  _LC2_A7
         #  _LC5_D22
         #  _LC2_D26;

-- Node name is '|execute:exe|~2039~2' 
-- Equation name is '_LC1_D19', type is buried 
-- synthesized logic cell 
_LC1_D19 = LCELL( _EQ207);
  _EQ207 =  _LC2_D22
         #  _LC3_D3
         #  _LC2_D25
         #  _LC3_D2;

-- Node name is '|execute:exe|~2039~3' 
-- Equation name is '_LC6_B7', type is buried 
-- synthesized logic cell 
_LC6_B7  = LCELL( _EQ208);
  _EQ208 =  _LC1_D19
         #  _LC4_D33
         #  _LC7_D39
         #  _LC3_B26;

-- Node name is '|execute:exe|~2039~4' 
-- Equation name is '_LC8_B7', type is buried 
-- synthesized logic cell 
_LC8_B7  = LCELL( _EQ209);
  _EQ209 =  _LC6_B7
         #  _LC6_B15
         #  _LC8_B14
         #  _LC4_B21;

-- Node name is '|execute:exe|:2039' 
-- Equation name is '_LC2_B7', type is buried 
!_LC2_B7 = _LC2_B7~NOT;
_LC2_B7~NOT = LCELL( _EQ210);
  _EQ210 =  _LC8_B7
         #  _LC4_B7
         #  _LC6_G7
         #  _LC1_G13;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_I1', type is buried 
_LC2_I1  = DFFE( _EQ211, GLOBAL( clock),  VCC,  VCC,  _LC2_B9);
  _EQ211 =  _LC1_A7 & !_LC1_F1
         #  _EC2_A &  _LC1_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_H10', type is buried 
_LC3_H10 = DFFE( _EQ212, GLOBAL( clock),  VCC,  VCC,  _LC2_B9);
  _EQ212 =  _EC7_H &  _LC1_F1
         #  _LC1_D22 & !_LC1_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_I1', type is buried 
_LC8_I1  = DFFE( _EQ213, GLOBAL( clock),  VCC,  VCC,  _LC2_B9);
  _EQ213 =  _EC1_A &  _LC1_F1
         # !_LC1_F1 &  _LC8_D22;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_H44', type is buried 
_LC1_H44 = DFFE( _EQ214, GLOBAL( clock),  VCC,  VCC,  _LC2_B9);
  _EQ214 =  _EC4_H &  _LC1_F1
         # !_LC1_F1 &  _LC3_D22;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_H38', type is buried 
_LC1_H38 = DFFE( _EQ215, GLOBAL( clock),  VCC,  VCC,  _LC2_B9);
  _EQ215 =  _EC3_H &  _LC1_F1
         # !_LC1_F1 &  _LC8_D19;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_H33', type is buried 
_LC8_H33 = DFFE( _EQ216, GLOBAL( clock),  VCC,  VCC,  _LC2_B9);
  _EQ216 =  _EC5_H &  _LC1_F1
         # !_LC1_F1 &  _LC2_D19;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_6' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_A25', type is buried 
_LC7_A25 = DFFE( _EQ217, GLOBAL( clock),  VCC,  VCC,  _LC2_B9);
  _EQ217 =  _EC5_A &  _LC1_F1
         # !_LC1_F1 &  _LC4_D19;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_7' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_H40', type is buried 
_LC8_H40 = DFFE( _EQ218, GLOBAL( clock),  VCC,  VCC,  _LC2_B9);
  _EQ218 = !_LC1_F1 &  _LC5_B7
         #  _EC8_A &  _LC1_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_8' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_B41', type is buried 
_LC6_B41 = DFFE( _EQ219, GLOBAL( clock),  VCC,  VCC,  _LC2_B9);
  _EQ219 = !_LC3_F1 &  _LC7_H11
         #  _EC3_A &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_9' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_B38', type is buried 
_LC6_B38 = DFFE( _EQ220, GLOBAL( clock),  VCC,  VCC,  _LC2_B9);
  _EQ220 =  _LC2_B30 & !_LC3_F1
         #  _EC6_H &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_10' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_F26', type is buried 
_LC8_F26 = DFFE( _EQ221, GLOBAL( clock),  VCC,  VCC,  _LC2_B9);
  _EQ221 = !_LC3_F1 &  _LC5_F12
         #  _EC2_H &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_11' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_B10', type is buried 
_LC7_B10 = DFFE( _EQ222, GLOBAL( clock),  VCC,  VCC,  _LC2_B9);
  _EQ222 =  _LC1_A3 & !_LC3_F1
         #  _EC1_H &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_12' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_H15', type is buried 
_LC5_H15 = DFFE( _EQ223, GLOBAL( clock),  VCC,  VCC,  _LC2_B9);
  _EQ223 = !_LC3_F1 &  _LC6_H11
         #  _EC8_H &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_13' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_A5', type is buried 
_LC7_A5  = DFFE( _EQ224, GLOBAL( clock),  VCC,  VCC,  _LC2_B9);
  _EQ224 =  _LC3_B7 & !_LC3_F1
         #  _EC4_A &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_14' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_B41', type is buried 
_LC8_B41 = DFFE( _EQ225, GLOBAL( clock),  VCC,  VCC,  _LC2_B9);
  _EQ225 = !_LC3_F1 &  _LC7_B47
         #  _EC7_A &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells0_15' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_A7', type is buried 
_LC7_A7  = DFFE( _EQ226, GLOBAL( clock),  VCC,  VCC,  _LC2_B9);
  _EQ226 = !_LC3_F1 &  _LC6_A7
         #  _EC6_A &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_I1', type is buried 
_LC3_I1  = DFFE( _EQ227, GLOBAL( clock),  VCC,  VCC,  _LC1_B9);
  _EQ227 =  _LC1_A7 & !_LC1_F1
         #  _EC2_A &  _LC1_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_H10', type is buried 
_LC5_H10 = DFFE( _EQ228, GLOBAL( clock),  VCC,  VCC,  _LC1_B9);
  _EQ228 =  _EC7_H &  _LC1_F1
         #  _LC1_D22 & !_LC1_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_B6', type is buried 
_LC3_B6  = DFFE( _EQ229, GLOBAL( clock),  VCC,  VCC,  _LC1_B9);
  _EQ229 =  _EC1_A &  _LC1_F1
         # !_LC1_F1 &  _LC8_D22;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_H44', type is buried 
_LC7_H44 = DFFE( _EQ230, GLOBAL( clock),  VCC,  VCC,  _LC1_B9);
  _EQ230 =  _EC4_H &  _LC1_F1
         # !_LC1_F1 &  _LC3_D22;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_H44', type is buried 
_LC3_H44 = DFFE( _EQ231, GLOBAL( clock),  VCC,  VCC,  _LC1_B9);
  _EQ231 =  _EC3_H &  _LC1_F1
         # !_LC1_F1 &  _LC8_D19;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_H33', type is buried 
_LC7_H33 = DFFE( _EQ232, GLOBAL( clock),  VCC,  VCC,  _LC1_B9);
  _EQ232 =  _EC5_H &  _LC1_F1
         # !_LC1_F1 &  _LC2_D19;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_6' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_A25', type is buried 
_LC6_A25 = DFFE( _EQ233, GLOBAL( clock),  VCC,  VCC,  _LC1_B9);
  _EQ233 =  _EC5_A &  _LC1_F1
         # !_LC1_F1 &  _LC4_D19;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_7' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_H40', type is buried 
_LC7_H40 = DFFE( _EQ234, GLOBAL( clock),  VCC,  VCC,  _LC1_B9);
  _EQ234 = !_LC1_F1 &  _LC5_B7
         #  _EC8_A &  _LC1_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_8' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_B41', type is buried 
_LC4_B41 = DFFE( _EQ235, GLOBAL( clock),  VCC,  VCC,  _LC1_B9);
  _EQ235 = !_LC3_F1 &  _LC7_H11
         #  _EC3_A &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_9' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_B38', type is buried 
_LC3_B38 = DFFE( _EQ236, GLOBAL( clock),  VCC,  VCC,  _LC1_B9);
  _EQ236 =  _LC2_B30 & !_LC3_F1
         #  _EC6_H &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_10' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_F26', type is buried 
_LC5_F26 = DFFE( _EQ237, GLOBAL( clock),  VCC,  VCC,  _LC1_B9);
  _EQ237 = !_LC3_F1 &  _LC5_F12
         #  _EC2_H &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_11' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_B10', type is buried 
_LC6_B10 = DFFE( _EQ238, GLOBAL( clock),  VCC,  VCC,  _LC1_B9);
  _EQ238 =  _LC1_A3 & !_LC3_F1
         #  _EC1_H &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_12' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_H1', type is buried 
_LC8_H1  = DFFE( _EQ239, GLOBAL( clock),  VCC,  VCC,  _LC1_B9);
  _EQ239 = !_LC3_F1 &  _LC6_H11
         #  _EC8_H &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_13' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_A5', type is buried 
_LC6_A5  = DFFE( _EQ240, GLOBAL( clock),  VCC,  VCC,  _LC1_B9);
  _EQ240 =  _LC3_B7 & !_LC3_F1
         #  _EC4_A &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_14' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_B41', type is buried 
_LC7_B41 = DFFE( _EQ241, GLOBAL( clock),  VCC,  VCC,  _LC1_B9);
  _EQ241 = !_LC3_F1 &  _LC7_B47
         #  _EC7_A &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells1_15' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_A4', type is buried 
_LC2_A4  = DFFE( _EQ242, GLOBAL( clock),  VCC,  VCC,  _LC1_B9);
  _EQ242 = !_LC3_F1 &  _LC6_A7
         #  _EC6_A &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_I1', type is buried 
_LC5_I1  = DFFE( _EQ243, GLOBAL( clock),  VCC,  VCC,  _LC5_B9);
  _EQ243 =  _LC1_A7 & !_LC1_F1
         #  _EC2_A &  _LC1_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_H27', type is buried 
_LC8_H27 = DFFE( _EQ244, GLOBAL( clock),  VCC,  VCC,  _LC5_B9);
  _EQ244 =  _EC7_H &  _LC1_F1
         #  _LC1_D22 & !_LC1_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_B6', type is buried 
_LC4_B6  = DFFE( _EQ245, GLOBAL( clock),  VCC,  VCC,  _LC5_B9);
  _EQ245 =  _EC1_A &  _LC1_F1
         # !_LC1_F1 &  _LC8_D22;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_H10', type is buried 
_LC6_H10 = DFFE( _EQ246, GLOBAL( clock),  VCC,  VCC,  _LC5_B9);
  _EQ246 =  _EC4_H &  _LC1_F1
         # !_LC1_F1 &  _LC3_D22;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_H38', type is buried 
_LC8_H38 = DFFE( _EQ247, GLOBAL( clock),  VCC,  VCC,  _LC5_B9);
  _EQ247 =  _EC3_H &  _LC1_F1
         # !_LC1_F1 &  _LC8_D19;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_H45', type is buried 
_LC1_H45 = DFFE( _EQ248, GLOBAL( clock),  VCC,  VCC,  _LC5_B9);
  _EQ248 =  _EC5_H &  _LC1_F1
         # !_LC1_F1 &  _LC2_D19;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_6' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_A25', type is buried 
_LC5_A25 = DFFE( _EQ249, GLOBAL( clock),  VCC,  VCC,  _LC5_B9);
  _EQ249 =  _EC5_A &  _LC1_F1
         # !_LC1_F1 &  _LC4_D19;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_7' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_H40', type is buried 
_LC3_H40 = DFFE( _EQ250, GLOBAL( clock),  VCC,  VCC,  _LC5_B9);
  _EQ250 = !_LC1_F1 &  _LC5_B7
         #  _EC8_A &  _LC1_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_8' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_B28', type is buried 
_LC8_B28 = DFFE( _EQ251, GLOBAL( clock),  VCC,  VCC,  _LC5_B9);
  _EQ251 = !_LC1_F1 &  _LC7_H11
         #  _EC3_A &  _LC1_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_9' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_B38', type is buried 
_LC8_B38 = DFFE( _EQ252, GLOBAL( clock),  VCC,  VCC,  _LC5_B9);
  _EQ252 =  _LC2_B30 & !_LC3_F1
         #  _EC6_H &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_10' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_F26', type is buried 
_LC6_F26 = DFFE( _EQ253, GLOBAL( clock),  VCC,  VCC,  _LC5_B9);
  _EQ253 = !_LC3_F1 &  _LC5_F12
         #  _EC2_H &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_11' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_B10', type is buried 
_LC3_B10 = DFFE( _EQ254, GLOBAL( clock),  VCC,  VCC,  _LC5_B9);
  _EQ254 =  _LC1_A3 & !_LC3_F1
         #  _EC1_H &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_12' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_H1', type is buried 
_LC7_H1  = DFFE( _EQ255, GLOBAL( clock),  VCC,  VCC,  _LC5_B9);
  _EQ255 = !_LC3_F1 &  _LC6_H11
         #  _EC8_H &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_13' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_A5', type is buried 
_LC5_A5  = DFFE( _EQ256, GLOBAL( clock),  VCC,  VCC,  _LC5_B9);
  _EQ256 =  _LC3_B7 & !_LC3_F1
         #  _EC4_A &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_14' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_B52', type is buried 
_LC7_B52 = DFFE( _EQ257, GLOBAL( clock),  VCC,  VCC,  _LC5_B9);
  _EQ257 = !_LC3_F1 &  _LC7_B47
         #  _EC7_A &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells2_15' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_A7', type is buried 
_LC8_A7  = DFFE( _EQ258, GLOBAL( clock),  VCC,  VCC,  _LC5_B9);
  _EQ258 = !_LC3_F1 &  _LC6_A7
         #  _EC6_A &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_I1', type is buried 
_LC1_I1  = DFFE( _EQ259, GLOBAL( clock),  VCC,  VCC,  _LC7_B9);
  _EQ259 =  _LC1_A7 & !_LC1_F1
         #  _EC2_A &  _LC1_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_H27', type is buried 
_LC7_H27 = DFFE( _EQ260, GLOBAL( clock),  VCC,  VCC,  _LC7_B9);
  _EQ260 =  _EC7_H &  _LC1_F1
         #  _LC1_D22 & !_LC1_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_B6', type is buried 
_LC2_B6  = DFFE( _EQ261, GLOBAL( clock),  VCC,  VCC,  _LC7_B9);
  _EQ261 =  _EC1_A &  _LC1_F1
         # !_LC1_F1 &  _LC8_D22;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_H10', type is buried 
_LC8_H10 = DFFE( _EQ262, GLOBAL( clock),  VCC,  VCC,  _LC7_B9);
  _EQ262 =  _EC4_H &  _LC1_F1
         # !_LC1_F1 &  _LC3_D22;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_H38', type is buried 
_LC7_H38 = DFFE( _EQ263, GLOBAL( clock),  VCC,  VCC,  _LC7_B9);
  _EQ263 =  _EC3_H &  _LC1_F1
         # !_LC1_F1 &  _LC8_D19;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_H33', type is buried 
_LC6_H33 = DFFE( _EQ264, GLOBAL( clock),  VCC,  VCC,  _LC7_B9);
  _EQ264 =  _EC5_H &  _LC1_F1
         # !_LC1_F1 &  _LC2_D19;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_6' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_A25', type is buried 
_LC4_A25 = DFFE( _EQ265, GLOBAL( clock),  VCC,  VCC,  _LC7_B9);
  _EQ265 =  _EC5_A &  _LC1_F1
         # !_LC1_F1 &  _LC4_D19;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_7' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_H40', type is buried 
_LC4_H40 = DFFE( _EQ266, GLOBAL( clock),  VCC,  VCC,  _LC7_B9);
  _EQ266 = !_LC1_F1 &  _LC5_B7
         #  _EC8_A &  _LC1_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_8' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_B28', type is buried 
_LC7_B28 = DFFE( _EQ267, GLOBAL( clock),  VCC,  VCC,  _LC7_B9);
  _EQ267 = !_LC1_F1 &  _LC7_H11
         #  _EC3_A &  _LC1_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_9' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_B38', type is buried 
_LC7_B38 = DFFE( _EQ268, GLOBAL( clock),  VCC,  VCC,  _LC7_B9);
  _EQ268 =  _LC2_B30 & !_LC3_F1
         #  _EC6_H &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_10' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_F26', type is buried 
_LC7_F26 = DFFE( _EQ269, GLOBAL( clock),  VCC,  VCC,  _LC7_B9);
  _EQ269 = !_LC3_F1 &  _LC5_F12
         #  _EC2_H &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_11' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_B10', type is buried 
_LC5_B10 = DFFE( _EQ270, GLOBAL( clock),  VCC,  VCC,  _LC7_B9);
  _EQ270 =  _LC1_A3 & !_LC3_F1
         #  _EC1_H &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_12' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_H1', type is buried 
_LC6_H1  = DFFE( _EQ271, GLOBAL( clock),  VCC,  VCC,  _LC7_B9);
  _EQ271 = !_LC3_F1 &  _LC6_H11
         #  _EC8_H &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_13' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_A3', type is buried 
_LC2_A3  = DFFE( _EQ272, GLOBAL( clock),  VCC,  VCC,  _LC7_B9);
  _EQ272 =  _LC3_B7 & !_LC3_F1
         #  _EC4_A &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_14' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_B52', type is buried 
_LC5_B52 = DFFE( _EQ273, GLOBAL( clock),  VCC,  VCC,  _LC7_B9);
  _EQ273 = !_LC3_F1 &  _LC7_B47
         #  _EC7_A &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells3_15' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_A4', type is buried 
_LC1_A4  = DFFE( _EQ274, GLOBAL( clock),  VCC,  VCC,  _LC7_B9);
  _EQ274 = !_LC3_F1 &  _LC6_A7
         #  _EC6_A &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_I1', type is buried 
_LC7_I1  = DFFE( _EQ275, GLOBAL( clock),  VCC,  VCC,  _LC1_B18);
  _EQ275 =  _LC1_A7 & !_LC3_F1
         #  _EC2_A &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_H10', type is buried 
_LC7_H10 = DFFE( _EQ276, GLOBAL( clock),  VCC,  VCC,  _LC1_B18);
  _EQ276 =  _EC7_H &  _LC4_F1
         #  _LC1_D22 & !_LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_B6', type is buried 
_LC5_B6  = DFFE( _EQ277, GLOBAL( clock),  VCC,  VCC,  _LC1_B18);
  _EQ277 =  _EC1_A &  _LC4_F1
         # !_LC4_F1 &  _LC8_D22;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_H44', type is buried 
_LC5_H44 = DFFE( _EQ278, GLOBAL( clock),  VCC,  VCC,  _LC1_B18);
  _EQ278 =  _EC4_H &  _LC4_F1
         #  _LC3_D22 & !_LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_H28', type is buried 
_LC2_H28 = DFFE( _EQ279, GLOBAL( clock),  VCC,  VCC,  _LC1_B18);
  _EQ279 =  _EC3_H &  _LC4_F1
         # !_LC4_F1 &  _LC8_D19;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_H28', type is buried 
_LC7_H28 = DFFE( _EQ280, GLOBAL( clock),  VCC,  VCC,  _LC1_B18);
  _EQ280 =  _EC5_H &  _LC4_F1
         #  _LC2_D19 & !_LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_6' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_A16', type is buried 
_LC6_A16 = DFFE( _EQ281, GLOBAL( clock),  VCC,  VCC,  _LC1_B18);
  _EQ281 =  _EC5_A &  _LC4_F1
         #  _LC4_D19 & !_LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_7' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_H47', type is buried 
_LC8_H47 = DFFE( _EQ282, GLOBAL( clock),  VCC,  VCC,  _LC1_B18);
  _EQ282 = !_LC4_F1 &  _LC5_B7
         #  _EC8_A &  _LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_8' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_B44', type is buried 
_LC8_B44 = DFFE( _EQ283, GLOBAL( clock),  VCC,  VCC,  _LC1_B18);
  _EQ283 = !_LC4_F1 &  _LC7_H11
         #  _EC3_A &  _LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_9' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_B30', type is buried 
_LC8_B30 = DFFE( _EQ284, GLOBAL( clock),  VCC,  VCC,  _LC1_B18);
  _EQ284 =  _LC2_B30 & !_LC4_F1
         #  _EC6_H &  _LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_10' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_F22', type is buried 
_LC4_F22 = DFFE( _EQ285, GLOBAL( clock),  VCC,  VCC,  _LC1_B18);
  _EQ285 =  _LC5_F12 & !_LC8_F1
         #  _EC2_H &  _LC8_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_11' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_B18', type is buried 
_LC7_B18 = DFFE( _EQ286, GLOBAL( clock),  VCC,  VCC,  _LC1_B18);
  _EQ286 =  _LC1_A3 & !_LC8_F1
         #  _EC1_H &  _LC8_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_12' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_H11', type is buried 
_LC5_H11 = DFFE( _EQ287, GLOBAL( clock),  VCC,  VCC,  _LC1_B18);
  _EQ287 =  _LC6_H11 & !_LC8_F1
         #  _EC8_H &  _LC8_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_13' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_A17', type is buried 
_LC8_A17 = DFFE( _EQ288, GLOBAL( clock),  VCC,  VCC,  _LC1_B18);
  _EQ288 =  _LC3_B7 & !_LC8_F1
         #  _EC4_A &  _LC8_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_14' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_B42', type is buried 
_LC7_B42 = DFFE( _EQ289, GLOBAL( clock),  VCC,  VCC,  _LC1_B18);
  _EQ289 =  _LC7_B47 & !_LC8_F1
         #  _EC7_A &  _LC8_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells4_15' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_A4', type is buried 
_LC7_A4  = DFFE( _EQ290, GLOBAL( clock),  VCC,  VCC,  _LC1_B18);
  _EQ290 =  _LC6_A7 & !_LC8_F1
         #  _EC6_A &  _LC8_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_I1', type is buried 
_LC4_I1  = DFFE( _EQ291, GLOBAL( clock),  VCC,  VCC,  _LC3_B18);
  _EQ291 =  _LC1_A7 & !_LC3_F1
         #  _EC2_A &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_H27', type is buried 
_LC6_H27 = DFFE( _EQ292, GLOBAL( clock),  VCC,  VCC,  _LC3_B18);
  _EQ292 =  _EC7_H &  _LC4_F1
         #  _LC1_D22 & !_LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_B6', type is buried 
_LC6_B6  = DFFE( _EQ293, GLOBAL( clock),  VCC,  VCC,  _LC3_B18);
  _EQ293 =  _EC1_A &  _LC4_F1
         # !_LC4_F1 &  _LC8_D22;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_H7', type is buried 
_LC7_H7  = DFFE( _EQ294, GLOBAL( clock),  VCC,  VCC,  _LC3_B18);
  _EQ294 =  _EC4_H &  _LC4_F1
         #  _LC3_D22 & !_LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_H28', type is buried 
_LC1_H28 = DFFE( _EQ295, GLOBAL( clock),  VCC,  VCC,  _LC3_B18);
  _EQ295 =  _EC3_H &  _LC4_F1
         # !_LC4_F1 &  _LC8_D19;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_H28', type is buried 
_LC4_H28 = DFFE( _EQ296, GLOBAL( clock),  VCC,  VCC,  _LC3_B18);
  _EQ296 =  _EC5_H &  _LC4_F1
         #  _LC2_D19 & !_LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_6' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_A16', type is buried 
_LC4_A16 = DFFE( _EQ297, GLOBAL( clock),  VCC,  VCC,  _LC3_B18);
  _EQ297 =  _EC5_A &  _LC4_F1
         #  _LC4_D19 & !_LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_7' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_H47', type is buried 
_LC6_H47 = DFFE( _EQ298, GLOBAL( clock),  VCC,  VCC,  _LC3_B18);
  _EQ298 = !_LC4_F1 &  _LC5_B7
         #  _EC8_A &  _LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_8' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_B44', type is buried 
_LC7_B44 = DFFE( _EQ299, GLOBAL( clock),  VCC,  VCC,  _LC3_B18);
  _EQ299 = !_LC4_F1 &  _LC7_H11
         #  _EC3_A &  _LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_9' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_B30', type is buried 
_LC7_B30 = DFFE( _EQ300, GLOBAL( clock),  VCC,  VCC,  _LC3_B18);
  _EQ300 =  _LC2_B30 & !_LC4_F1
         #  _EC6_H &  _LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_10' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_F22', type is buried 
_LC3_F22 = DFFE( _EQ301, GLOBAL( clock),  VCC,  VCC,  _LC3_B18);
  _EQ301 = !_LC4_F1 &  _LC5_F12
         #  _EC2_H &  _LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_11' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_B18', type is buried 
_LC6_B18 = DFFE( _EQ302, GLOBAL( clock),  VCC,  VCC,  _LC3_B18);
  _EQ302 =  _LC1_A3 & !_LC8_F1
         #  _EC1_H &  _LC8_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_12' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_H11', type is buried 
_LC2_H11 = DFFE( _EQ303, GLOBAL( clock),  VCC,  VCC,  _LC3_B18);
  _EQ303 =  _LC6_H11 & !_LC8_F1
         #  _EC8_H &  _LC8_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_13' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_A3', type is buried 
_LC7_A3  = DFFE( _EQ304, GLOBAL( clock),  VCC,  VCC,  _LC3_B18);
  _EQ304 =  _LC3_B7 & !_LC8_F1
         #  _EC4_A &  _LC8_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_14' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_B42', type is buried 
_LC6_B42 = DFFE( _EQ305, GLOBAL( clock),  VCC,  VCC,  _LC3_B18);
  _EQ305 =  _LC7_B47 & !_LC8_F1
         #  _EC7_A &  _LC8_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells5_15' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_A4', type is buried 
_LC6_A4  = DFFE( _EQ306, GLOBAL( clock),  VCC,  VCC,  _LC3_B18);
  _EQ306 =  _LC6_A7 & !_LC8_F1
         #  _EC6_A &  _LC8_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_I26', type is buried 
_LC8_I26 = DFFE( _EQ307, GLOBAL( clock),  VCC,  VCC,  _LC3_B11);
  _EQ307 =  _LC1_A7 & !_LC3_F1
         #  _EC2_A &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_H10', type is buried 
_LC2_H10 = DFFE( _EQ308, GLOBAL( clock),  VCC,  VCC,  _LC3_B11);
  _EQ308 =  _EC7_H &  _LC3_F1
         #  _LC1_D22 & !_LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_B6', type is buried 
_LC8_B6  = DFFE( _EQ309, GLOBAL( clock),  VCC,  VCC,  _LC3_B11);
  _EQ309 =  _EC1_A &  _LC4_F1
         # !_LC4_F1 &  _LC8_D22;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_H44', type is buried 
_LC6_H44 = DFFE( _EQ310, GLOBAL( clock),  VCC,  VCC,  _LC3_B11);
  _EQ310 =  _EC4_H &  _LC4_F1
         #  _LC3_D22 & !_LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_H50', type is buried 
_LC6_H50 = DFFE( _EQ311, GLOBAL( clock),  VCC,  VCC,  _LC3_B11);
  _EQ311 =  _EC3_H &  _LC4_F1
         # !_LC4_F1 &  _LC8_D19;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_H45', type is buried 
_LC8_H45 = DFFE( _EQ312, GLOBAL( clock),  VCC,  VCC,  _LC3_B11);
  _EQ312 =  _EC5_H &  _LC4_F1
         #  _LC2_D19 & !_LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_6' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_A1', type is buried 
_LC8_A1  = DFFE( _EQ313, GLOBAL( clock),  VCC,  VCC,  _LC3_B11);
  _EQ313 =  _EC5_A &  _LC4_F1
         #  _LC4_D19 & !_LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_7' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_H42', type is buried 
_LC8_H42 = DFFE( _EQ314, GLOBAL( clock),  VCC,  VCC,  _LC3_B11);
  _EQ314 = !_LC4_F1 &  _LC5_B7
         #  _EC8_A &  _LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_8' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_A16', type is buried 
_LC5_A16 = DFFE( _EQ315, GLOBAL( clock),  VCC,  VCC,  _LC3_B11);
  _EQ315 = !_LC4_F1 &  _LC7_H11
         #  _EC3_A &  _LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_9' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_B46', type is buried 
_LC7_B46 = DFFE( _EQ316, GLOBAL( clock),  VCC,  VCC,  _LC3_B11);
  _EQ316 =  _LC2_B30 & !_LC4_F1
         #  _EC6_H &  _LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_10' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_F12', type is buried 
_LC8_F12 = DFFE( _EQ317, GLOBAL( clock),  VCC,  VCC,  _LC3_B11);
  _EQ317 = !_LC4_F1 &  _LC5_F12
         #  _EC2_H &  _LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_11' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_B5', type is buried 
_LC8_B5  = DFFE( _EQ318, GLOBAL( clock),  VCC,  VCC,  _LC3_B11);
  _EQ318 =  _LC1_A3 & !_LC8_F1
         #  _EC1_H &  _LC8_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_12' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_H15', type is buried 
_LC8_H15 = DFFE( _EQ319, GLOBAL( clock),  VCC,  VCC,  _LC3_B11);
  _EQ319 =  _LC6_H11 & !_LC8_F1
         #  _EC8_H &  _LC8_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_13' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_A17', type is buried 
_LC7_A17 = DFFE( _EQ320, GLOBAL( clock),  VCC,  VCC,  _LC3_B11);
  _EQ320 =  _LC3_B7 & !_LC8_F1
         #  _EC4_A &  _LC8_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_14' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_B42', type is buried 
_LC3_B42 = DFFE( _EQ321, GLOBAL( clock),  VCC,  VCC,  _LC3_B11);
  _EQ321 =  _LC7_B47 & !_LC8_F1
         #  _EC7_A &  _LC8_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells6_15' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_A26', type is buried 
_LC6_A26 = DFFE( _EQ322, GLOBAL( clock),  VCC,  VCC,  _LC3_B11);
  _EQ322 =  _LC6_A7 & !_LC8_F1
         #  _EC6_A &  _LC8_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_I26', type is buried 
_LC7_I26 = DFFE( _EQ323, GLOBAL( clock),  VCC,  VCC,  _LC8_B11);
  _EQ323 =  _LC1_A7 & !_LC3_F1
         #  _EC2_A &  _LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_H10', type is buried 
_LC4_H10 = DFFE( _EQ324, GLOBAL( clock),  VCC,  VCC,  _LC8_B11);
  _EQ324 =  _EC7_H &  _LC3_F1
         #  _LC1_D22 & !_LC3_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_B6', type is buried 
_LC7_B6  = DFFE( _EQ325, GLOBAL( clock),  VCC,  VCC,  _LC8_B11);
  _EQ325 =  _EC1_A &  _LC4_F1
         # !_LC4_F1 &  _LC8_D22;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_H44', type is buried 
_LC2_H44 = DFFE( _EQ326, GLOBAL( clock),  VCC,  VCC,  _LC8_B11);
  _EQ326 =  _EC4_H &  _LC4_F1
         #  _LC3_D22 & !_LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_H50', type is buried 
_LC4_H50 = DFFE( _EQ327, GLOBAL( clock),  VCC,  VCC,  _LC8_B11);
  _EQ327 =  _EC3_H &  _LC4_F1
         # !_LC4_F1 &  _LC8_D19;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_H45', type is buried 
_LC7_H45 = DFFE( _EQ328, GLOBAL( clock),  VCC,  VCC,  _LC8_B11);
  _EQ328 =  _EC5_H &  _LC4_F1
         #  _LC2_D19 & !_LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_6' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_A1', type is buried 
_LC7_A1  = DFFE( _EQ329, GLOBAL( clock),  VCC,  VCC,  _LC8_B11);
  _EQ329 =  _EC5_A &  _LC4_F1
         #  _LC4_D19 & !_LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_7' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_H42', type is buried 
_LC7_H42 = DFFE( _EQ330, GLOBAL( clock),  VCC,  VCC,  _LC8_B11);
  _EQ330 = !_LC4_F1 &  _LC5_B7
         #  _EC8_A &  _LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_8' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_H42', type is buried 
_LC6_H42 = DFFE( _EQ331, GLOBAL( clock),  VCC,  VCC,  _LC8_B11);
  _EQ331 = !_LC4_F1 &  _LC7_H11
         #  _EC3_A &  _LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_9' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_B46', type is buried 
_LC6_B46 = DFFE( _EQ332, GLOBAL( clock),  VCC,  VCC,  _LC8_B11);
  _EQ332 =  _LC2_B30 & !_LC4_F1
         #  _EC6_H &  _LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_10' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_F12', type is buried 
_LC7_F12 = DFFE( _EQ333, GLOBAL( clock),  VCC,  VCC,  _LC8_B11);
  _EQ333 = !_LC4_F1 &  _LC5_F12
         #  _EC2_H &  _LC4_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_11' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_B5', type is buried 
_LC7_B5  = DFFE( _EQ334, GLOBAL( clock),  VCC,  VCC,  _LC8_B11);
  _EQ334 =  _LC1_A3 & !_LC8_F1
         #  _EC1_H &  _LC8_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_12' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_H15', type is buried 
_LC7_H15 = DFFE( _EQ335, GLOBAL( clock),  VCC,  VCC,  _LC8_B11);
  _EQ335 =  _LC6_H11 & !_LC8_F1
         #  _EC8_H &  _LC8_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_13' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_A3', type is buried 
_LC4_A3  = DFFE( _EQ336, GLOBAL( clock),  VCC,  VCC,  _LC8_B11);
  _EQ336 =  _LC3_B7 & !_LC8_F1
         #  _EC4_A &  _LC8_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_14' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_B42', type is buried 
_LC2_B42 = DFFE( _EQ337, GLOBAL( clock),  VCC,  VCC,  _LC8_B11);
  _EQ337 =  _LC7_B47 & !_LC8_F1
         #  _EC7_A &  _LC8_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|cells7_15' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_A26', type is buried 
_LC4_A26 = DFFE( _EQ338, GLOBAL( clock),  VCC,  VCC,  _LC8_B11);
  _EQ338 =  _LC6_A7 & !_LC8_F1
         #  _EC6_A &  _LC8_F1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode0_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC2_B9', type is buried 
_LC2_B9  = LCELL( _EQ339);
  _EQ339 = !_EC3_G & !_LC4_B11 &  _LC8_B9
         # !_EC3_G &  _LC6_F9 &  _LC8_B9
         # !_LC4_B11 & !_LC6_F9 &  _LC8_B9;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode1_3~1' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC8_B9', type is buried 
-- synthesized logic cell 
_LC8_B9  = LCELL( _EQ340);
  _EQ340 = !_EC4_G &  _LC3_B9 & !_LC8_A26
         # !_EC4_G &  _LC3_B9 &  _LC6_F9
         #  _LC3_B9 & !_LC6_F9 & !_LC8_A26;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode1_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC1_B9', type is buried 
_LC1_B9  = LCELL( _EQ341);
  _EQ341 =  _LC4_B11 & !_LC6_F9 &  _LC8_B9
         #  _EC3_G &  _LC6_F9 &  _LC8_B9;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode2_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC5_B9', type is buried 
_LC5_B9  = LCELL( _EQ342);
  _EQ342 = !_EC3_G &  _LC4_B9 & !_LC4_B11
         # !_EC3_G &  _LC4_B9 &  _LC6_F9
         #  _LC4_B9 & !_LC4_B11 & !_LC6_F9;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode3_3~1' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC3_B9', type is buried 
-- synthesized logic cell 
_LC3_B9  = LCELL( _EQ343);
  _EQ343 = !_EC8_G & !_LC1_A23 &  _LC6_B9
         # !_EC8_G &  _LC6_B9 &  _LC6_F9
         # !_LC1_A23 &  _LC6_B9 & !_LC6_F9;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode3_3~2' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC4_B9', type is buried 
-- synthesized logic cell 
_LC4_B9  = LCELL( _EQ344);
  _EQ344 =  _LC2_A26 &  _LC3_B9 & !_LC6_F9
         #  _EC4_G &  _LC3_B9 &  _LC6_F9;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode3_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC7_B9', type is buried 
_LC7_B9  = LCELL( _EQ345);
  _EQ345 =  _LC4_B9 &  _LC5_B11 & !_LC6_F9
         #  _EC3_G &  _LC4_B9 &  _LC6_F9;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode4_3~1' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC5_B2', type is buried 
-- synthesized logic cell 
_LC5_B2  = LCELL( _EQ346);
  _EQ346 = !_EC4_G &  _LC3_B2 & !_LC8_A26
         # !_EC4_G &  _LC3_B2 &  _LC6_F9
         #  _LC3_B2 & !_LC6_F9 & !_LC8_A26;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode4_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC1_B18', type is buried 
_LC1_B18 = LCELL( _EQ347);
  _EQ347 = !_EC3_G & !_LC4_B11 &  _LC5_B2
         # !_EC3_G &  _LC5_B2 &  _LC6_F9
         # !_LC4_B11 &  _LC5_B2 & !_LC6_F9;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode5_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC3_B18', type is buried 
_LC3_B18 = LCELL( _EQ348);
  _EQ348 =  _LC4_B11 &  _LC5_B2 & !_LC6_F9
         #  _EC3_G &  _LC5_B2 &  _LC6_F9;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode6_3~1' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC6_B2', type is buried 
-- synthesized logic cell 
_LC6_B2  = LCELL( _EQ349);
  _EQ349 =  _LC3_B2 & !_LC6_F9 &  _LC8_A26
         #  _EC4_G &  _LC3_B2 &  _LC6_F9;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode6_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC3_B11', type is buried 
_LC3_B11 = LCELL( _EQ350);
  _EQ350 = !_EC3_G & !_LC4_B11 &  _LC6_B2
         # !_EC3_G &  _LC6_B2 &  _LC6_F9
         # !_LC4_B11 &  _LC6_B2 & !_LC6_F9;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode7_3~1' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC3_B2', type is buried 
-- synthesized logic cell 
_LC3_B2  = LCELL( _EQ351);
  _EQ351 =  _LC4_A23 &  _LC6_B9 & !_LC6_F9
         #  _EC8_G &  _LC6_B9 &  _LC6_F9;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode7_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC8_B11', type is buried 
_LC8_B11 = LCELL( _EQ352);
  _EQ352 =  _LC4_B11 &  _LC6_B2 & !_LC6_F9
         #  _EC3_G &  _LC6_B2 &  _LC6_F9;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_I26', type is buried 
-- synthesized logic cell 
_LC5_I26 = LCELL( _EQ353);
  _EQ353 =  _LC1_I1 &  _LC4_B20
         # !_LC4_B20 &  _LC5_I1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_I20', type is buried 
-- synthesized logic cell 
_LC5_I20 = LCELL( _EQ354);
  _EQ354 =  _LC3_I1 &  _LC4_B20
         #  _LC2_I1 & !_LC4_B20;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_I26', type is buried 
_LC1_I26 = LCELL( _EQ355);
  _EQ355 = !_LC2_H7
         #  _LC4_B20 &  _LC7_I26
         # !_LC4_B20 &  _LC8_I26;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_I26', type is buried 
_LC3_I26 = LCELL( _EQ356);
  _EQ356 =  _LC2_H7
         #  _LC4_B20 &  _LC4_I1
         # !_LC4_B20 &  _LC7_I1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC4_I26', type is buried 
_LC4_I26 = LCELL( _EQ357);
  _EQ357 =  _EC7_F &  _LC1_I26 &  _LC3_I26
         #  _LC6_I26;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC6_I26', type is buried 
_LC6_I26 = LCELL( _EQ358);
  _EQ358 = !_EC7_F & !_LC2_H7 &  _LC5_I20
         # !_EC7_F &  _LC2_H7 &  _LC5_I26
         # !_EC7_F &  _LC5_I20 &  _LC5_I26;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_H27', type is buried 
-- synthesized logic cell 
_LC3_H27 = LCELL( _EQ359);
  _EQ359 =  _LC4_B20 &  _LC7_H27
         # !_LC4_B20 &  _LC8_H27;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_H13', type is buried 
-- synthesized logic cell 
_LC5_H13 = LCELL( _EQ360);
  _EQ360 =  _LC4_B20 &  _LC5_H10
         #  _LC3_H10 & !_LC4_B20;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_H13', type is buried 
_LC3_H13 = LCELL( _EQ361);
  _EQ361 = !_LC2_H7
         #  _LC4_B20 &  _LC4_H10
         #  _LC2_H10 & !_LC4_B20;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_H27', type is buried 
_LC2_H27 = LCELL( _EQ362);
  _EQ362 =  _LC2_H7
         #  _LC4_B20 &  _LC6_H27
         # !_LC4_B20 &  _LC7_H10;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_H27', type is buried 
_LC1_H27 = LCELL( _EQ363);
  _EQ363 =  _EC7_F &  _LC2_H27 &  _LC3_H13
         #  _LC5_H27;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC5_H27', type is buried 
_LC5_H27 = LCELL( _EQ364);
  _EQ364 = !_EC7_F & !_LC2_H7 &  _LC5_H13
         # !_EC7_F &  _LC2_H7 &  _LC3_H27
         # !_EC7_F &  _LC3_H27 &  _LC5_H13;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC7_B20', type is buried 
-- synthesized logic cell 
_LC7_B20 = LCELL( _EQ365);
  _EQ365 =  _LC2_B6 &  _LC4_B20
         #  _LC4_B6 & !_LC4_B20;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC6_B20', type is buried 
-- synthesized logic cell 
_LC6_B20 = LCELL( _EQ366);
  _EQ366 =  _LC3_B6 &  _LC4_B20
         # !_LC4_B20 &  _LC8_I1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_B20', type is buried 
_LC2_B20 = LCELL( _EQ367);
  _EQ367 = !_LC2_H7
         #  _LC4_B20 &  _LC7_B6
         # !_LC4_B20 &  _LC8_B6;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_B20', type is buried 
_LC5_B20 = LCELL( _EQ368);
  _EQ368 =  _LC2_H7
         #  _LC4_B20 &  _LC6_B6
         # !_LC4_B20 &  _LC5_B6;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_B20', type is buried 
_LC1_B20 = LCELL( _EQ369);
  _EQ369 =  _EC7_F &  _LC2_B20 &  _LC5_B20
         #  _LC8_B20;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC8_B20', type is buried 
_LC8_B20 = LCELL( _EQ370);
  _EQ370 = !_EC7_F & !_LC2_H7 &  _LC6_B20
         # !_EC7_F &  _LC2_H7 &  _LC7_B20
         # !_EC7_F &  _LC6_B20 &  _LC7_B20;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC7_H23', type is buried 
-- synthesized logic cell 
_LC7_H23 = LCELL( _EQ371);
  _EQ371 =  _LC4_B20 &  _LC8_H10
         # !_LC4_B20 &  _LC6_H10;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_H23', type is buried 
-- synthesized logic cell 
_LC5_H23 = LCELL( _EQ372);
  _EQ372 =  _LC4_B20 &  _LC7_H44
         #  _LC1_H44 & !_LC4_B20;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_H7', type is buried 
_LC3_H7  = LCELL( _EQ373);
  _EQ373 = !_LC2_H7
         #  _LC2_H44 &  _LC4_B20
         # !_LC4_B20 &  _LC6_H44;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_H7', type is buried 
_LC4_H7  = LCELL( _EQ374);
  _EQ374 =  _LC2_H7
         #  _LC4_B20 &  _LC7_H7
         # !_LC4_B20 &  _LC5_H44;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_H7', type is buried 
_LC1_H7  = LCELL( _EQ375);
  _EQ375 =  _EC7_F &  _LC3_H7 &  _LC4_H7
         #  _LC8_H23;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC8_H23', type is buried 
_LC8_H23 = LCELL( _EQ376);
  _EQ376 = !_EC7_F & !_LC2_H7 &  _LC5_H23
         # !_EC7_F &  _LC2_H7 &  _LC7_H23
         # !_EC7_F &  _LC5_H23 &  _LC7_H23;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_H38', type is buried 
-- synthesized logic cell 
_LC5_H38 = LCELL( _EQ377);
  _EQ377 =  _LC4_B20 &  _LC7_H38
         # !_LC4_B20 &  _LC8_H38;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_H38', type is buried 
-- synthesized logic cell 
_LC3_H38 = LCELL( _EQ378);
  _EQ378 =  _LC3_H44 &  _LC4_B20
         #  _LC1_H38 & !_LC4_B20;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC8_H50', type is buried 
_LC8_H50 = LCELL( _EQ379);
  _EQ379 = !_LC2_H7
         #  _LC4_B20 &  _LC4_H50
         # !_LC4_B20 &  _LC6_H50;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_H28', type is buried 
_LC8_H28 = LCELL( _EQ380);
  _EQ380 =  _LC2_H7
         #  _LC1_H28 &  _LC4_B20
         #  _LC2_H28 & !_LC4_B20;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC4_H38', type is buried 
_LC4_H38 = LCELL( _EQ381);
  _EQ381 =  _EC7_F &  _LC8_H28 &  _LC8_H50
         #  _LC6_H38;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC6_H38', type is buried 
_LC6_H38 = LCELL( _EQ382);
  _EQ382 = !_EC7_F & !_LC2_H7 &  _LC3_H38
         # !_EC7_F &  _LC2_H7 &  _LC5_H38
         # !_EC7_F &  _LC3_H38 &  _LC5_H38;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_H33', type is buried 
-- synthesized logic cell 
_LC3_H33 = LCELL( _EQ383);
  _EQ383 =  _LC4_B20 &  _LC6_H33
         #  _LC1_H45 & !_LC4_B20;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_H33', type is buried 
-- synthesized logic cell 
_LC1_H33 = LCELL( _EQ384);
  _EQ384 =  _LC4_B20 &  _LC7_H33
         # !_LC4_B20 &  _LC8_H33;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_H45', type is buried 
_LC3_H45 = LCELL( _EQ385);
  _EQ385 = !_LC2_H7
         #  _LC4_B20 &  _LC7_H45
         # !_LC4_B20 &  _LC8_H45;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_H28', type is buried 
_LC3_H28 = LCELL( _EQ386);
  _EQ386 =  _LC2_H7
         #  _LC4_B20 &  _LC4_H28
         # !_LC4_B20 &  _LC7_H28;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC2_H45', type is buried 
_LC2_H45 = LCELL( _EQ387);
  _EQ387 =  _EC7_F &  _LC3_H28 &  _LC3_H45
         #  _LC4_H45;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC4_H45', type is buried 
_LC4_H45 = LCELL( _EQ388);
  _EQ388 = !_EC7_F &  _LC1_H33 & !_LC2_H7
         # !_EC7_F &  _LC2_H7 &  _LC3_H33
         # !_EC7_F &  _LC1_H33 &  _LC3_H33;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_A25', type is buried 
-- synthesized logic cell 
_LC3_A25 = LCELL( _EQ389);
  _EQ389 =  _LC4_A25 &  _LC4_B20
         # !_LC4_B20 &  _LC5_A25;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_A1', type is buried 
-- synthesized logic cell 
_LC5_A1  = LCELL( _EQ390);
  _EQ390 =  _LC4_B20 &  _LC6_A25
         # !_LC4_B20 &  _LC7_A25;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_A1', type is buried 
_LC3_A1  = LCELL( _EQ391);
  _EQ391 = !_LC2_H7
         #  _LC4_B20 &  _LC7_A1
         # !_LC4_B20 &  _LC8_A1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_A16', type is buried 
_LC2_A16 = LCELL( _EQ392);
  _EQ392 =  _LC2_H7
         #  _LC4_A16 &  _LC4_B20
         # !_LC4_B20 &  _LC6_A16;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC2_A1', type is buried 
_LC2_A1  = LCELL( _EQ393);
  _EQ393 =  _EC7_F &  _LC2_A16 &  _LC3_A1
         #  _LC6_A1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC6_A1', type is buried 
_LC6_A1  = LCELL( _EQ394);
  _EQ394 = !_EC7_F & !_LC2_H7 &  _LC5_A1
         # !_EC7_F &  _LC2_H7 &  _LC3_A25
         # !_EC7_F &  _LC3_A25 &  _LC5_A1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_H42', type is buried 
-- synthesized logic cell 
_LC3_H42 = LCELL( _EQ395);
  _EQ395 =  _LC3_B20 &  _LC4_H40
         # !_LC3_B20 &  _LC3_H40;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_H40', type is buried 
-- synthesized logic cell 
_LC2_H40 = LCELL( _EQ396);
  _EQ396 =  _LC3_B20 &  _LC7_H40
         # !_LC3_B20 &  _LC8_H40;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_H42', type is buried 
_LC1_H42 = LCELL( _EQ397);
  _EQ397 = !_LC5_H7
         #  _LC3_B20 &  _LC7_H42
         # !_LC3_B20 &  _LC8_H42;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_H47', type is buried 
_LC2_H47 = LCELL( _EQ398);
  _EQ398 =  _LC5_H7
         #  _LC3_B20 &  _LC6_H47
         # !_LC3_B20 &  _LC8_H47;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC4_H42', type is buried 
_LC4_H42 = LCELL( _EQ399);
  _EQ399 =  _EC7_F &  _LC1_H42 &  _LC2_H47
         #  _LC5_H42;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC5_H42', type is buried 
_LC5_H42 = LCELL( _EQ400);
  _EQ400 = !_EC7_F &  _LC2_H40 & !_LC5_H7
         # !_EC7_F &  _LC3_H42 &  _LC5_H7
         # !_EC7_F &  _LC2_H40 &  _LC3_H42;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_B28', type is buried 
-- synthesized logic cell 
_LC3_B28 = LCELL( _EQ401);
  _EQ401 =  _LC3_B20 &  _LC7_B28
         # !_LC3_B20 &  _LC8_B28;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_B41', type is buried 
-- synthesized logic cell 
_LC1_B41 = LCELL( _EQ402);
  _EQ402 =  _LC3_B20 &  _LC4_B41
         # !_LC3_B20 &  _LC6_B41;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_B28', type is buried 
_LC2_B28 = LCELL( _EQ403);
  _EQ403 = !_LC5_H7
         #  _LC3_B20 &  _LC6_H42
         # !_LC3_B20 &  _LC5_A16;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_B44', type is buried 
_LC2_B44 = LCELL( _EQ404);
  _EQ404 =  _LC5_H7
         #  _LC3_B20 &  _LC7_B44
         # !_LC3_B20 &  _LC8_B44;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_B28', type is buried 
_LC1_B28 = LCELL( _EQ405);
  _EQ405 =  _EC7_F &  _LC2_B28 &  _LC2_B44
         #  _LC4_B28;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC4_B28', type is buried 
_LC4_B28 = LCELL( _EQ406);
  _EQ406 = !_EC7_F &  _LC1_B41 & !_LC5_H7
         # !_EC7_F &  _LC3_B28 &  _LC5_H7
         # !_EC7_F &  _LC1_B41 &  _LC3_B28;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_B38', type is buried 
-- synthesized logic cell 
_LC2_B38 = LCELL( _EQ407);
  _EQ407 =  _LC3_B20 &  _LC7_B38
         # !_LC3_B20 &  _LC8_B38;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_B46', type is buried 
-- synthesized logic cell 
_LC4_B46 = LCELL( _EQ408);
  _EQ408 =  _LC3_B20 &  _LC3_B38
         # !_LC3_B20 &  _LC6_B38;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_B46', type is buried 
_LC3_B46 = LCELL( _EQ409);
  _EQ409 = !_LC5_H7
         #  _LC3_B20 &  _LC6_B46
         # !_LC3_B20 &  _LC7_B46;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_B30', type is buried 
_LC3_B30 = LCELL( _EQ410);
  _EQ410 =  _LC5_H7
         #  _LC3_B20 &  _LC7_B30
         # !_LC3_B20 &  _LC8_B30;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_B46', type is buried 
_LC1_B46 = LCELL( _EQ411);
  _EQ411 =  _EC7_F &  _LC3_B30 &  _LC3_B46
         #  _LC5_B46;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC5_B46', type is buried 
_LC5_B46 = LCELL( _EQ412);
  _EQ412 = !_EC7_F &  _LC4_B46 & !_LC5_H7
         # !_EC7_F &  _LC2_B38 &  _LC5_H7
         # !_EC7_F &  _LC2_B38 &  _LC4_B46;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_F12', type is buried 
-- synthesized logic cell 
_LC4_F12 = LCELL( _EQ413);
  _EQ413 =  _LC3_B20 &  _LC7_F26
         # !_LC3_B20 &  _LC6_F26;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_F26', type is buried 
-- synthesized logic cell 
_LC1_F26 = LCELL( _EQ414);
  _EQ414 =  _LC3_B20 &  _LC5_F26
         # !_LC3_B20 &  _LC8_F26;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_F12', type is buried 
_LC3_F12 = LCELL( _EQ415);
  _EQ415 = !_LC5_H7
         #  _LC3_B20 &  _LC7_F12
         # !_LC3_B20 &  _LC8_F12;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_F22', type is buried 
_LC7_F22 = LCELL( _EQ416);
  _EQ416 =  _LC5_H7
         #  _LC3_B20 &  _LC3_F22
         # !_LC3_B20 &  _LC4_F22;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC2_F12', type is buried 
_LC2_F12 = LCELL( _EQ417);
  _EQ417 =  _EC7_F &  _LC3_F12 &  _LC7_F22
         #  _LC6_F12;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC6_F12', type is buried 
_LC6_F12 = LCELL( _EQ418);
  _EQ418 = !_EC7_F &  _LC1_F26 & !_LC5_H7
         # !_EC7_F &  _LC4_F12 &  _LC5_H7
         # !_EC7_F &  _LC1_F26 &  _LC4_F12;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_B5', type is buried 
-- synthesized logic cell 
_LC4_B5  = LCELL( _EQ419);
  _EQ419 =  _LC3_B20 &  _LC5_B10
         #  _LC3_B10 & !_LC3_B20;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_B10', type is buried 
-- synthesized logic cell 
_LC8_B10 = LCELL( _EQ420);
  _EQ420 =  _LC3_B20 &  _LC6_B10
         # !_LC3_B20 &  _LC7_B10;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_B5', type is buried 
_LC1_B5  = LCELL( _EQ421);
  _EQ421 = !_LC5_H7
         #  _LC3_B20 &  _LC7_B5
         # !_LC3_B20 &  _LC8_B5;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_B18', type is buried 
_LC5_B18 = LCELL( _EQ422);
  _EQ422 =  _LC5_H7
         #  _LC3_B20 &  _LC6_B18
         # !_LC3_B20 &  _LC7_B18;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC2_B5', type is buried 
_LC2_B5  = LCELL( _EQ423);
  _EQ423 =  _EC7_F &  _LC1_B5 &  _LC5_B18
         #  _LC5_B5;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC5_B5', type is buried 
_LC5_B5  = LCELL( _EQ424);
  _EQ424 = !_EC7_F & !_LC5_H7 &  _LC8_B10
         # !_EC7_F &  _LC4_B5 &  _LC5_H7
         # !_EC7_F &  _LC4_B5 &  _LC8_B10;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_H1', type is buried 
-- synthesized logic cell 
_LC2_H1  = LCELL( _EQ425);
  _EQ425 =  _LC3_B20 &  _LC6_H1
         # !_LC3_B20 &  _LC7_H1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_H1', type is buried 
-- synthesized logic cell 
_LC4_H1  = LCELL( _EQ426);
  _EQ426 =  _LC3_B20 &  _LC8_H1
         # !_LC3_B20 &  _LC5_H15;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_H15', type is buried 
_LC3_H15 = LCELL( _EQ427);
  _EQ427 = !_LC5_H7
         #  _LC3_B20 &  _LC7_H15
         # !_LC3_B20 &  _LC8_H15;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_H11', type is buried 
_LC3_H11 = LCELL( _EQ428);
  _EQ428 =  _LC5_H7
         #  _LC2_H11 &  _LC3_B20
         # !_LC3_B20 &  _LC5_H11;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_H15', type is buried 
_LC1_H15 = LCELL( _EQ429);
  _EQ429 =  _EC7_F &  _LC3_H11 &  _LC3_H15
         #  _LC4_H15;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC4_H15', type is buried 
_LC4_H15 = LCELL( _EQ430);
  _EQ430 = !_EC7_F &  _LC4_H1 & !_LC5_H7
         # !_EC7_F &  _LC2_H1 &  _LC5_H7
         # !_EC7_F &  _LC2_H1 &  _LC4_H1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_A5', type is buried 
-- synthesized logic cell 
_LC2_A5  = LCELL( _EQ431);
  _EQ431 =  _LC2_A3 &  _LC3_B20
         # !_LC3_B20 &  _LC5_A5;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_A5', type is buried 
-- synthesized logic cell 
_LC8_A5  = LCELL( _EQ432);
  _EQ432 =  _LC3_B20 &  _LC6_A5
         # !_LC3_B20 &  _LC7_A5;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_A17', type is buried 
_LC4_A17 = LCELL( _EQ433);
  _EQ433 = !_LC5_H7
         #  _LC3_B20 &  _LC4_A3
         # !_LC3_B20 &  _LC7_A17;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_A17', type is buried 
_LC5_A17 = LCELL( _EQ434);
  _EQ434 =  _LC5_H7
         #  _LC3_B20 &  _LC7_A3
         # !_LC3_B20 &  _LC8_A17;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC3_A17', type is buried 
_LC3_A17 = LCELL( _EQ435);
  _EQ435 =  _EC7_F &  _LC4_A17 &  _LC5_A17
         #  _LC6_A17;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC6_A17', type is buried 
_LC6_A17 = LCELL( _EQ436);
  _EQ436 = !_EC7_F & !_LC5_H7 &  _LC8_A5
         # !_EC7_F &  _LC2_A5 &  _LC5_H7
         # !_EC7_F &  _LC2_A5 &  _LC8_A5;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_B52', type is buried 
-- synthesized logic cell 
_LC3_B52 = LCELL( _EQ437);
  _EQ437 =  _LC3_B20 &  _LC5_B52
         # !_LC3_B20 &  _LC7_B52;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_B41', type is buried 
-- synthesized logic cell 
_LC5_B41 = LCELL( _EQ438);
  _EQ438 =  _LC3_B20 &  _LC7_B41
         # !_LC3_B20 &  _LC8_B41;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_B42', type is buried 
_LC4_B42 = LCELL( _EQ439);
  _EQ439 = !_LC5_H7
         #  _LC2_B42 &  _LC3_B20
         # !_LC3_B20 &  _LC3_B42;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_B42', type is buried 
_LC1_B42 = LCELL( _EQ440);
  _EQ440 =  _LC5_H7
         #  _LC3_B20 &  _LC6_B42
         # !_LC3_B20 &  _LC7_B42;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC6_B52', type is buried 
_LC6_B52 = LCELL( _EQ441);
  _EQ441 =  _EC7_F &  _LC1_B42 &  _LC4_B42
         #  _LC4_B52;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC4_B52', type is buried 
_LC4_B52 = LCELL( _EQ442);
  _EQ442 = !_EC7_F &  _LC5_B41 & !_LC5_H7
         # !_EC7_F &  _LC3_B52 &  _LC5_H7
         # !_EC7_F &  _LC3_B52 &  _LC5_B41;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC6_A23', type is buried 
-- synthesized logic cell 
_LC6_A23 = LCELL( _EQ443);
  _EQ443 =  _LC1_A4 &  _LC4_B20
         # !_LC4_B20 &  _LC8_A7;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_A23', type is buried 
-- synthesized logic cell 
_LC5_A23 = LCELL( _EQ444);
  _EQ444 =  _LC2_A4 &  _LC4_B20
         # !_LC4_B20 &  _LC7_A7;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_A26', type is buried 
_LC3_A26 = LCELL( _EQ445);
  _EQ445 = !_LC2_H7
         #  _LC4_A26 &  _LC4_B20
         # !_LC4_B20 &  _LC6_A26;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_A4', type is buried 
_LC3_A4  = LCELL( _EQ446);
  _EQ446 =  _LC2_H7
         #  _LC4_B20 &  _LC6_A4
         # !_LC4_B20 &  _LC7_A4;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_A26', type is buried 
_LC1_A26 = LCELL( _EQ447);
  _EQ447 =  _EC7_F &  _LC3_A4 &  _LC3_A26
         #  _LC3_A23;

-- Node name is '|idecode:id|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC3_A23', type is buried 
_LC3_A23 = LCELL( _EQ448);
  _EQ448 = !_EC7_F & !_LC2_H7 &  _LC5_A23
         # !_EC7_F &  _LC2_H7 &  _LC6_A23
         # !_EC7_F &  _LC5_A23 &  _LC6_A23;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_I20', type is buried 
-- synthesized logic cell 
_LC3_I20 = LCELL( _EQ449);
  _EQ449 =  _LC1_I1 &  _LC5_B11
         # !_LC5_B11 &  _LC5_I1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_I20', type is buried 
-- synthesized logic cell 
_LC2_I20 = LCELL( _EQ450);
  _EQ450 =  _LC3_I1 &  _LC5_B11
         #  _LC2_I1 & !_LC5_B11;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_I26', type is buried 
_LC2_I26 = LCELL( _EQ451);
  _EQ451 = !_LC2_A26
         #  _LC5_B11 &  _LC7_I26
         # !_LC5_B11 &  _LC8_I26;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_I20', type is buried 
_LC1_I20 = LCELL( _EQ452);
  _EQ452 =  _LC2_A26
         #  _LC4_I1 &  _LC5_B11
         # !_LC5_B11 &  _LC7_I1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC6_I20', type is buried 
_LC6_I20 = LCELL( _EQ453);
  _EQ453 =  _LC1_A23 &  _LC1_I20 &  _LC2_I26
         #  _LC4_I20;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:83|result_node~1' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC8_I20', type is buried 
-- synthesized logic cell 
_LC8_I20 = LCELL( _EQ454);
  _EQ454 =  _LC1_I20 &  _LC2_I26 &  _LC4_A23
         #  _LC4_I20;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC4_I20', type is buried 
_LC4_I20 = LCELL( _EQ455);
  _EQ455 = !_LC1_A23 & !_LC2_A26 &  _LC2_I20
         # !_LC1_A23 &  _LC2_A26 &  _LC3_I20
         # !_LC1_A23 &  _LC2_I20 &  _LC3_I20;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_H27', type is buried 
-- synthesized logic cell 
_LC4_H27 = LCELL( _EQ456);
  _EQ456 =  _LC5_B11 &  _LC7_H27
         # !_LC5_B11 &  _LC8_H27;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_H13', type is buried 
-- synthesized logic cell 
_LC7_H13 = LCELL( _EQ457);
  _EQ457 =  _LC5_B11 &  _LC5_H10
         #  _LC3_H10 & !_LC5_B11;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_H13', type is buried 
_LC2_H13 = LCELL( _EQ458);
  _EQ458 = !_LC2_A26
         #  _LC4_H10 &  _LC5_B11
         #  _LC2_H10 & !_LC5_B11;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_H13', type is buried 
_LC4_H13 = LCELL( _EQ459);
  _EQ459 =  _LC2_A26
         #  _LC5_B11 &  _LC6_H27
         # !_LC5_B11 &  _LC7_H10;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_H13', type is buried 
_LC1_H13 = LCELL( _EQ460);
  _EQ460 =  _LC1_A23 &  _LC2_H13 &  _LC4_H13
         #  _LC8_H13;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:83|result_node~1' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC6_H13', type is buried 
-- synthesized logic cell 
_LC6_H13 = LCELL( _EQ461);
  _EQ461 =  _LC2_H13 &  _LC4_A23 &  _LC4_H13
         #  _LC8_H13;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC8_H13', type is buried 
_LC8_H13 = LCELL( _EQ462);
  _EQ462 = !_LC1_A23 & !_LC2_A26 &  _LC7_H13
         # !_LC1_A23 &  _LC2_A26 &  _LC4_H27
         # !_LC1_A23 &  _LC4_H27 &  _LC7_H13;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC6_B17', type is buried 
-- synthesized logic cell 
_LC6_B17 = LCELL( _EQ463);
  _EQ463 =  _LC2_B6 &  _LC5_B11
         #  _LC4_B6 & !_LC5_B11;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_B17', type is buried 
-- synthesized logic cell 
_LC5_B17 = LCELL( _EQ464);
  _EQ464 =  _LC3_B6 &  _LC5_B11
         # !_LC5_B11 &  _LC8_I1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_B17', type is buried 
_LC2_B17 = LCELL( _EQ465);
  _EQ465 = !_LC2_A26
         #  _LC5_B11 &  _LC7_B6
         # !_LC5_B11 &  _LC8_B6;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_B17', type is buried 
_LC4_B17 = LCELL( _EQ466);
  _EQ466 =  _LC2_A26
         #  _LC5_B11 &  _LC6_B6
         #  _LC5_B6 & !_LC5_B11;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_B17', type is buried 
_LC1_B17 = LCELL( _EQ467);
  _EQ467 =  _LC1_A23 &  _LC2_B17 &  _LC4_B17
         #  _LC7_B17;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:83|result_node~1' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC3_B17', type is buried 
-- synthesized logic cell 
_LC3_B17 = LCELL( _EQ468);
  _EQ468 =  _LC2_B17 &  _LC4_A23 &  _LC4_B17
         #  _LC7_B17;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC7_B17', type is buried 
_LC7_B17 = LCELL( _EQ469);
  _EQ469 = !_LC1_A23 & !_LC2_A26 &  _LC5_B17
         # !_LC1_A23 &  _LC2_A26 &  _LC6_B17
         # !_LC1_A23 &  _LC5_B17 &  _LC6_B17;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_H23', type is buried 
-- synthesized logic cell 
_LC3_H23 = LCELL( _EQ470);
  _EQ470 =  _LC5_B11 &  _LC8_H10
         # !_LC5_B11 &  _LC6_H10;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_H23', type is buried 
-- synthesized logic cell 
_LC2_H23 = LCELL( _EQ471);
  _EQ471 =  _LC5_B11 &  _LC7_H44
         #  _LC1_H44 & !_LC5_B11;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC6_H7', type is buried 
_LC6_H7  = LCELL( _EQ472);
  _EQ472 = !_LC2_A26
         #  _LC2_H44 &  _LC5_B11
         # !_LC5_B11 &  _LC6_H44;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_H7', type is buried 
_LC8_H7  = LCELL( _EQ473);
  _EQ473 =  _LC2_A26
         #  _LC5_B11 &  _LC7_H7
         # !_LC5_B11 &  _LC5_H44;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_H23', type is buried 
_LC1_H23 = LCELL( _EQ474);
  _EQ474 =  _LC1_A23 &  _LC6_H7 &  _LC8_H7
         #  _LC4_H23;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:83|result_node~1' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC6_H23', type is buried 
-- synthesized logic cell 
_LC6_H23 = LCELL( _EQ475);
  _EQ475 =  _LC4_A23 &  _LC6_H7 &  _LC8_H7
         #  _LC4_H23;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC4_H23', type is buried 
_LC4_H23 = LCELL( _EQ476);
  _EQ476 = !_LC1_A23 & !_LC2_A26 &  _LC2_H23
         # !_LC1_A23 &  _LC2_A26 &  _LC3_H23
         # !_LC1_A23 &  _LC2_H23 &  _LC3_H23;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_H38', type is buried 
-- synthesized logic cell 
_LC2_H38 = LCELL( _EQ477);
  _EQ477 =  _LC5_B11 &  _LC7_H38
         # !_LC5_B11 &  _LC8_H38;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_H50', type is buried 
-- synthesized logic cell 
_LC2_H50 = LCELL( _EQ478);
  _EQ478 =  _LC3_H44 &  _LC5_B11
         #  _LC1_H38 & !_LC5_B11;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_H50', type is buried 
_LC1_H50 = LCELL( _EQ479);
  _EQ479 = !_LC2_A26
         #  _LC4_H50 &  _LC5_B11
         # !_LC5_B11 &  _LC6_H50;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC6_H28', type is buried 
_LC6_H28 = LCELL( _EQ480);
  _EQ480 =  _LC2_A26
         #  _LC1_H28 &  _LC5_B11
         #  _LC2_H28 & !_LC5_B11;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC5_H50', type is buried 
_LC5_H50 = LCELL( _EQ481);
  _EQ481 =  _LC1_A23 &  _LC1_H50 &  _LC6_H28
         #  _LC3_H50;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:83|result_node~1' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC7_H50', type is buried 
-- synthesized logic cell 
_LC7_H50 = LCELL( _EQ482);
  _EQ482 =  _LC1_H50 &  _LC4_A23 &  _LC6_H28
         #  _LC3_H50;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC3_H50', type is buried 
_LC3_H50 = LCELL( _EQ483);
  _EQ483 = !_LC1_A23 & !_LC2_A26 &  _LC2_H50
         # !_LC1_A23 &  _LC2_A26 &  _LC2_H38
         # !_LC1_A23 &  _LC2_H38 &  _LC2_H50;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_H33', type is buried 
-- synthesized logic cell 
_LC5_H33 = LCELL( _EQ484);
  _EQ484 =  _LC5_B11 &  _LC6_H33
         #  _LC1_H45 & !_LC5_B11;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_H33', type is buried 
-- synthesized logic cell 
_LC2_H33 = LCELL( _EQ485);
  _EQ485 =  _LC5_B11 &  _LC7_H33
         # !_LC5_B11 &  _LC8_H33;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_H45', type is buried 
_LC5_H45 = LCELL( _EQ486);
  _EQ486 = !_LC2_A26
         #  _LC5_B11 &  _LC7_H45
         # !_LC5_B11 &  _LC8_H45;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_H28', type is buried 
_LC5_H28 = LCELL( _EQ487);
  _EQ487 =  _LC2_A26
         #  _LC4_H28 &  _LC5_B11
         # !_LC5_B11 &  _LC7_H28;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_H5', type is buried 
_LC1_H5  = LCELL( _EQ488);
  _EQ488 =  _LC1_A23 &  _LC5_H28 &  _LC5_H45
         #  _LC4_H33;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:83|result_node~1' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC4_H5', type is buried 
-- synthesized logic cell 
_LC4_H5  = LCELL( _EQ489);
  _EQ489 =  _LC4_A23 &  _LC5_H28 &  _LC5_H45
         #  _LC4_H33;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC4_H33', type is buried 
_LC4_H33 = LCELL( _EQ490);
  _EQ490 = !_LC1_A23 & !_LC2_A26 &  _LC2_H33
         # !_LC1_A23 &  _LC2_A26 &  _LC5_H33
         # !_LC1_A23 &  _LC2_H33 &  _LC5_H33;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_A25', type is buried 
-- synthesized logic cell 
_LC2_A25 = LCELL( _EQ491);
  _EQ491 =  _LC4_A25 &  _LC5_B11
         #  _LC5_A25 & !_LC5_B11;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_A25', type is buried 
-- synthesized logic cell 
_LC1_A25 = LCELL( _EQ492);
  _EQ492 =  _LC5_B11 &  _LC6_A25
         # !_LC5_B11 &  _LC7_A25;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_A1', type is buried 
_LC1_A1  = LCELL( _EQ493);
  _EQ493 = !_LC2_A26
         #  _LC5_B11 &  _LC7_A1
         # !_LC5_B11 &  _LC8_A1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_A16', type is buried 
_LC1_A16 = LCELL( _EQ494);
  _EQ494 =  _LC2_A26
         #  _LC4_A16 &  _LC5_B11
         # !_LC5_B11 &  _LC6_A16;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC8_A16', type is buried 
_LC8_A16 = LCELL( _EQ495);
  _EQ495 =  _LC1_A1 &  _LC1_A16 &  _LC1_A23
         #  _LC8_A25;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:83|result_node~1' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC3_A16', type is buried 
-- synthesized logic cell 
_LC3_A16 = LCELL( _EQ496);
  _EQ496 =  _LC1_A1 &  _LC1_A16 &  _LC4_A23
         #  _LC8_A25;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC8_A25', type is buried 
_LC8_A25 = LCELL( _EQ497);
  _EQ497 = !_LC1_A23 &  _LC1_A25 & !_LC2_A26
         # !_LC1_A23 &  _LC2_A25 &  _LC2_A26
         # !_LC1_A23 &  _LC1_A25 &  _LC2_A25;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC6_H40', type is buried 
-- synthesized logic cell 
_LC6_H40 = LCELL( _EQ498);
  _EQ498 =  _LC4_B11 &  _LC4_H40
         #  _LC3_H40 & !_LC4_B11;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_H40', type is buried 
-- synthesized logic cell 
_LC5_H40 = LCELL( _EQ499);
  _EQ499 =  _LC5_B11 &  _LC7_H40
         # !_LC5_B11 &  _LC8_H40;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_H42', type is buried 
_LC2_H42 = LCELL( _EQ500);
  _EQ500 = !_LC2_A26
         #  _LC5_B11 &  _LC7_H42
         # !_LC5_B11 &  _LC8_H42;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_H47', type is buried 
_LC5_H47 = LCELL( _EQ501);
  _EQ501 =  _LC8_A26
         #  _LC5_B11 &  _LC6_H47
         # !_LC5_B11 &  _LC8_H47;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_H47', type is buried 
_LC1_H47 = LCELL( _EQ502);
  _EQ502 =  _LC1_A23 &  _LC2_H42 &  _LC5_H47
         #  _LC1_H40;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:83|result_node~1' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC7_H47', type is buried 
-- synthesized logic cell 
_LC7_H47 = LCELL( _EQ503);
  _EQ503 =  _LC2_H42 &  _LC4_A23 &  _LC5_H47
         #  _LC1_H40;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC1_H40', type is buried 
_LC1_H40 = LCELL( _EQ504);
  _EQ504 = !_LC1_A23 &  _LC5_H40 & !_LC8_A26
         # !_LC1_A23 &  _LC6_H40 &  _LC8_A26
         # !_LC1_A23 &  _LC5_H40 &  _LC6_H40;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_B28', type is buried 
-- synthesized logic cell 
_LC5_B28 = LCELL( _EQ505);
  _EQ505 =  _LC4_B11 &  _LC7_B28
         # !_LC4_B11 &  _LC8_B28;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_B41', type is buried 
-- synthesized logic cell 
_LC2_B41 = LCELL( _EQ506);
  _EQ506 =  _LC4_B11 &  _LC4_B41
         # !_LC4_B11 &  _LC6_B41;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_B44', type is buried 
_LC4_B44 = LCELL( _EQ507);
  _EQ507 = !_LC8_A26
         #  _LC4_B11 &  _LC6_H42
         # !_LC4_B11 &  _LC5_A16;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_B44', type is buried 
_LC5_B44 = LCELL( _EQ508);
  _EQ508 =  _LC8_A26
         #  _LC4_B11 &  _LC7_B44
         # !_LC4_B11 &  _LC8_B44;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_B44', type is buried 
_LC1_B44 = LCELL( _EQ509);
  _EQ509 =  _LC1_A23 &  _LC4_B44 &  _LC5_B44
         #  _LC6_B44;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:83|result_node~1' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC3_B44', type is buried 
-- synthesized logic cell 
_LC3_B44 = LCELL( _EQ510);
  _EQ510 =  _LC4_A23 &  _LC4_B44 &  _LC5_B44
         #  _LC6_B44;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC6_B44', type is buried 
_LC6_B44 = LCELL( _EQ511);
  _EQ511 = !_LC1_A23 &  _LC2_B41 & !_LC8_A26
         # !_LC1_A23 &  _LC5_B28 &  _LC8_A26
         # !_LC1_A23 &  _LC2_B41 &  _LC5_B28;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_B38', type is buried 
-- synthesized logic cell 
_LC5_B38 = LCELL( _EQ512);
  _EQ512 =  _LC4_B11 &  _LC7_B38
         # !_LC4_B11 &  _LC8_B38;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_B38', type is buried 
-- synthesized logic cell 
_LC4_B38 = LCELL( _EQ513);
  _EQ513 =  _LC3_B38 &  _LC4_B11
         # !_LC4_B11 &  _LC6_B38;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_B46', type is buried 
_LC2_B46 = LCELL( _EQ514);
  _EQ514 = !_LC8_A26
         #  _LC4_B11 &  _LC6_B46
         # !_LC4_B11 &  _LC7_B46;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_B30', type is buried 
_LC4_B30 = LCELL( _EQ515);
  _EQ515 =  _LC8_A26
         #  _LC4_B11 &  _LC7_B30
         # !_LC4_B11 &  _LC8_B30;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_B30', type is buried 
_LC1_B30 = LCELL( _EQ516);
  _EQ516 =  _LC1_A23 &  _LC2_B46 &  _LC4_B30
         #  _LC1_B38;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:83|result_node~1' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC6_B30', type is buried 
-- synthesized logic cell 
_LC6_B30 = LCELL( _EQ517);
  _EQ517 =  _LC2_B46 &  _LC4_A23 &  _LC4_B30
         #  _LC1_B38;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC1_B38', type is buried 
_LC1_B38 = LCELL( _EQ518);
  _EQ518 = !_LC1_A23 &  _LC4_B38 & !_LC8_A26
         # !_LC1_A23 &  _LC5_B38 &  _LC8_A26
         # !_LC1_A23 &  _LC4_B38 &  _LC5_B38;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_F26', type is buried 
-- synthesized logic cell 
_LC4_F26 = LCELL( _EQ519);
  _EQ519 =  _LC4_B11 &  _LC7_F26
         # !_LC4_B11 &  _LC6_F26;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_F26', type is buried 
-- synthesized logic cell 
_LC3_F26 = LCELL( _EQ520);
  _EQ520 =  _LC4_B11 &  _LC5_F26
         # !_LC4_B11 &  _LC8_F26;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_F12', type is buried 
_LC1_F12 = LCELL( _EQ521);
  _EQ521 = !_LC8_A26
         #  _LC4_B11 &  _LC7_F12
         # !_LC4_B11 &  _LC8_F12;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_F22', type is buried 
_LC2_F22 = LCELL( _EQ522);
  _EQ522 =  _LC8_A26
         #  _LC3_F22 &  _LC4_B11
         # !_LC4_B11 &  _LC4_F22;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_F22', type is buried 
_LC1_F22 = LCELL( _EQ523);
  _EQ523 =  _LC1_A23 &  _LC1_F12 &  _LC2_F22
         #  _LC2_F26;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:83|result_node~1' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC8_F22', type is buried 
-- synthesized logic cell 
_LC8_F22 = LCELL( _EQ524);
  _EQ524 =  _LC1_F12 &  _LC2_F22 &  _LC4_A23
         #  _LC2_F26;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC2_F26', type is buried 
_LC2_F26 = LCELL( _EQ525);
  _EQ525 = !_LC1_A23 &  _LC3_F26 & !_LC8_A26
         # !_LC1_A23 &  _LC4_F26 &  _LC8_A26
         # !_LC1_A23 &  _LC3_F26 &  _LC4_F26;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_B10', type is buried 
-- synthesized logic cell 
_LC4_B10 = LCELL( _EQ526);
  _EQ526 =  _LC4_B11 &  _LC5_B10
         #  _LC3_B10 & !_LC4_B11;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_B10', type is buried 
-- synthesized logic cell 
_LC1_B10 = LCELL( _EQ527);
  _EQ527 =  _LC4_B11 &  _LC6_B10
         # !_LC4_B11 &  _LC7_B10;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_B5', type is buried 
_LC3_B5  = LCELL( _EQ528);
  _EQ528 = !_LC8_A26
         #  _LC4_B11 &  _LC7_B5
         # !_LC4_B11 &  _LC8_B5;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_B18', type is buried 
_LC2_B18 = LCELL( _EQ529);
  _EQ529 =  _LC8_A26
         #  _LC4_B11 &  _LC6_B18
         # !_LC4_B11 &  _LC7_B18;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC4_B18', type is buried 
_LC4_B18 = LCELL( _EQ530);
  _EQ530 =  _LC2_B18 &  _LC3_B5 &  _LC4_A23
         #  _LC2_B10;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:83|result_node~1' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC8_B18', type is buried 
-- synthesized logic cell 
_LC8_B18 = LCELL( _EQ531);
  _EQ531 =  _LC2_B18 &  _LC3_B5 &  _LC4_A23
         #  _LC2_B10;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC2_B10', type is buried 
_LC2_B10 = LCELL( _EQ532);
  _EQ532 =  _LC1_B10 & !_LC4_A23 & !_LC8_A26
         # !_LC4_A23 &  _LC4_B10 &  _LC8_A26
         #  _LC1_B10 & !_LC4_A23 &  _LC4_B10;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_H1', type is buried 
-- synthesized logic cell 
_LC5_H1  = LCELL( _EQ533);
  _EQ533 =  _LC4_B11 &  _LC6_H1
         # !_LC4_B11 &  _LC7_H1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_H1', type is buried 
-- synthesized logic cell 
_LC3_H1  = LCELL( _EQ534);
  _EQ534 =  _LC4_B11 &  _LC8_H1
         # !_LC4_B11 &  _LC5_H15;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_H15', type is buried 
_LC2_H15 = LCELL( _EQ535);
  _EQ535 = !_LC8_A26
         #  _LC4_B11 &  _LC7_H15
         # !_LC4_B11 &  _LC8_H15;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_H11', type is buried 
_LC1_H11 = LCELL( _EQ536);
  _EQ536 =  _LC8_A26
         #  _LC2_H11 &  _LC4_B11
         # !_LC4_B11 &  _LC5_H11;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC4_H11', type is buried 
_LC4_H11 = LCELL( _EQ537);
  _EQ537 =  _LC1_H11 &  _LC2_H15 &  _LC4_A23
         #  _LC1_H1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:83|result_node~1' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC8_H11', type is buried 
-- synthesized logic cell 
_LC8_H11 = LCELL( _EQ538);
  _EQ538 =  _LC1_H11 &  _LC2_H15 &  _LC4_A23
         #  _LC1_H1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC1_H1', type is buried 
_LC1_H1  = LCELL( _EQ539);
  _EQ539 =  _LC3_H1 & !_LC4_A23 & !_LC8_A26
         # !_LC4_A23 &  _LC5_H1 &  _LC8_A26
         #  _LC3_H1 & !_LC4_A23 &  _LC5_H1;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_A5', type is buried 
-- synthesized logic cell 
_LC4_A5  = LCELL( _EQ540);
  _EQ540 =  _LC2_A3 &  _LC4_B11
         # !_LC4_B11 &  _LC5_A5;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_A5', type is buried 
-- synthesized logic cell 
_LC3_A5  = LCELL( _EQ541);
  _EQ541 =  _LC4_B11 &  _LC6_A5
         # !_LC4_B11 &  _LC7_A5;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_A17', type is buried 
_LC1_A17 = LCELL( _EQ542);
  _EQ542 = !_LC8_A26
         #  _LC4_A3 &  _LC4_B11
         # !_LC4_B11 &  _LC7_A17;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_A17', type is buried 
_LC2_A17 = LCELL( _EQ543);
  _EQ543 =  _LC8_A26
         #  _LC4_B11 &  _LC7_A3
         # !_LC4_B11 &  _LC8_A17;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_B2', type is buried 
_LC1_B2  = LCELL( _EQ544);
  _EQ544 =  _LC1_A17 &  _LC2_A17 &  _LC4_A23
         #  _LC1_A5;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:83|result_node~1' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC2_B2', type is buried 
-- synthesized logic cell 
_LC2_B2  = LCELL( _EQ545);
  _EQ545 =  _LC1_A17 &  _LC2_A17 &  _LC4_A23
         #  _LC1_A5;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC1_A5', type is buried 
_LC1_A5  = LCELL( _EQ546);
  _EQ546 =  _LC3_A5 & !_LC4_A23 & !_LC8_A26
         #  _LC4_A5 & !_LC4_A23 &  _LC8_A26
         #  _LC3_A5 &  _LC4_A5 & !_LC4_A23;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_B52', type is buried 
-- synthesized logic cell 
_LC2_B52 = LCELL( _EQ547);
  _EQ547 =  _LC4_B11 &  _LC5_B52
         # !_LC4_B11 &  _LC7_B52;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_B41', type is buried 
-- synthesized logic cell 
_LC3_B41 = LCELL( _EQ548);
  _EQ548 =  _LC4_B11 &  _LC7_B41
         # !_LC4_B11 &  _LC8_B41;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC8_B42', type is buried 
_LC8_B42 = LCELL( _EQ549);
  _EQ549 = !_LC8_A26
         #  _LC2_B42 &  _LC4_B11
         #  _LC3_B42 & !_LC4_B11;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_B42', type is buried 
_LC5_B42 = LCELL( _EQ550);
  _EQ550 =  _LC8_A26
         #  _LC4_B11 &  _LC6_B42
         # !_LC4_B11 &  _LC7_B42;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC8_B2', type is buried 
_LC8_B2  = LCELL( _EQ551);
  _EQ551 =  _LC4_A23 &  _LC5_B42 &  _LC8_B42
         #  _LC1_B52;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:83|result_node~1' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC7_B2', type is buried 
-- synthesized logic cell 
_LC7_B2  = LCELL( _EQ552);
  _EQ552 =  _LC4_A23 &  _LC5_B42 &  _LC8_B42
         #  _LC1_B52;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC1_B52', type is buried 
_LC1_B52 = LCELL( _EQ553);
  _EQ553 =  _LC3_B41 & !_LC4_A23 & !_LC8_A26
         #  _LC2_B52 & !_LC4_A23 &  _LC8_A26
         #  _LC2_B52 &  _LC3_B41 & !_LC4_A23;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC8_A23', type is buried 
-- synthesized logic cell 
_LC8_A23 = LCELL( _EQ554);
  _EQ554 =  _LC1_A4 &  _LC5_B11
         # !_LC5_B11 &  _LC8_A7;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_A23', type is buried 
-- synthesized logic cell 
_LC7_A23 = LCELL( _EQ555);
  _EQ555 =  _LC2_A4 &  _LC5_B11
         # !_LC5_B11 &  _LC7_A7;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC7_A26', type is buried 
_LC7_A26 = LCELL( _EQ556);
  _EQ556 = !_LC2_A26
         #  _LC4_A26 &  _LC5_B11
         # !_LC5_B11 &  _LC6_A26;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_A4', type is buried 
_LC4_A4  = LCELL( _EQ557);
  _EQ557 =  _LC2_A26
         #  _LC5_B11 &  _LC6_A4
         # !_LC5_B11 &  _LC7_A4;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC5_A4', type is buried 
_LC5_A4  = LCELL( _EQ558);
  _EQ558 =  _LC1_A23 &  _LC4_A4 &  _LC7_A26
         #  _LC2_A23;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:83|result_node~1' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC8_A4', type is buried 
-- synthesized logic cell 
_LC8_A4  = LCELL( _EQ559);
  _EQ559 =  _LC4_A4 &  _LC4_A23 &  _LC7_A26
         #  _LC2_A23;

-- Node name is '|idecode:id|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC2_A23', type is buried 
_LC2_A23 = LCELL( _EQ560);
  _EQ560 = !_LC1_A23 & !_LC2_A26 &  _LC7_A23
         # !_LC1_A23 &  _LC2_A26 &  _LC8_A23
         # !_LC1_A23 &  _LC7_A23 &  _LC8_A23;

-- Node name is '|ifetch:ife|LPM_ADD_SUB:440|addcore:adder|:79' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_D24', type is buried 
_LC4_D24 = LCELL( _EQ561);
  _EQ561 =  _LC1_F16 &  _LC2_D14 &  _LC4_F16;

-- Node name is '|ifetch:ife|LPM_ADD_SUB:440|addcore:adder|:87' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_D24', type is buried 
_LC3_D24 = LCELL( _EQ562);
  _EQ562 =  _LC1_D24 &  _LC1_H9 &  _LC4_D24;

-- Node name is '|ifetch:ife|LPM_ADD_SUB:440|addcore:adder|:107' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC7_F16', type is buried 
_LC7_F16 = LCELL( _EQ563);
  _EQ563 = !_LC1_F16 &  _LC4_F16
         #  _LC1_F16 & !_LC4_F16;

-- Node name is '|ifetch:ife|LPM_ADD_SUB:440|addcore:adder|:108' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC4_D14', type is buried 
_LC4_D14 = LCELL( _EQ564);
  _EQ564 =  _LC2_D14 & !_LC4_F16
         # !_LC1_F16 &  _LC2_D14
         #  _LC1_F16 & !_LC2_D14 &  _LC4_F16;

-- Node name is '|ifetch:ife|LPM_ADD_SUB:440|addcore:adder|:109' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC7_D14', type is buried 
_LC7_D14 = LCELL( _EQ565);
  _EQ565 =  _LC1_H9 & !_LC2_D14
         #  _LC1_H9 & !_LC4_F16
         # !_LC1_F16 &  _LC1_H9
         #  _LC1_F16 & !_LC1_H9 &  _LC2_D14 &  _LC4_F16;

-- Node name is '|ifetch:ife|LPM_ADD_SUB:440|addcore:adder|:110' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC5_D24', type is buried 
_LC5_D24 = LCELL( _EQ566);
  _EQ566 =  _LC1_D24 & !_LC1_H9
         #  _LC1_D24 & !_LC4_D24
         # !_LC1_D24 &  _LC1_H9 &  _LC4_D24;

-- Node name is '|ifetch:ife|LPM_ADD_SUB:440|addcore:adder|:111' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC2_D11', type is buried 
_LC2_D11 = LCELL( _EQ567);
  _EQ567 = !_LC3_D24 &  _LC8_D24
         #  _LC3_D24 & !_LC8_D24;

-- Node name is '|ifetch:ife|LPM_ADD_SUB:440|addcore:adder|:112' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC8_D11', type is buried 
_LC8_D11 = LCELL( _EQ568);
  _EQ568 =  _LC4_D11 & !_LC8_D24
         # !_LC3_D24 &  _LC4_D11
         #  _LC3_D24 & !_LC4_D11 &  _LC8_D24;

-- Node name is '|ifetch:ife|LPM_ADD_SUB:440|addcore:adder|:113' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC6_D11', type is buried 
_LC6_D11 = LCELL( _EQ569);
  _EQ569 =  _LC1_D11 & !_LC4_D11
         #  _LC1_D11 & !_LC8_D24
         #  _LC1_D11 & !_LC3_D24
         # !_LC1_D11 &  _LC3_D24 &  _LC4_D11 &  _LC8_D24;

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_16~fit~out1' from file "altrom.tdf" line 92, column 11
-- Equation name is '_LC4_B11', type is buried 
-- synthesized logic cell 
_LC4_B11 = LCELL( _EC6_G);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_16~fit~out2' from file "altrom.tdf" line 92, column 11
-- Equation name is '_LC5_B11', type is buried 
-- synthesized logic cell 
_LC5_B11 = LCELL( _EC6_G);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_17~fit~out1' from file "altrom.tdf" line 92, column 11
-- Equation name is '_LC8_A26', type is buried 
-- synthesized logic cell 
_LC8_A26 = LCELL( _EC2_C);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_17~fit~out2' from file "altrom.tdf" line 92, column 11
-- Equation name is '_LC2_A26', type is buried 
-- synthesized logic cell 
_LC2_A26 = LCELL( _EC2_C);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_18~fit~out1' from file "altrom.tdf" line 92, column 11
-- Equation name is '_LC4_A23', type is buried 
-- synthesized logic cell 
_LC4_A23 = LCELL( _EC3_C);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_18~fit~out2' from file "altrom.tdf" line 92, column 11
-- Equation name is '_LC1_A23', type is buried 
-- synthesized logic cell 
_LC1_A23 = LCELL( _EC3_C);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_21~fit~out1' from file "altrom.tdf" line 92, column 11
-- Equation name is '_LC3_B20', type is buried 
-- synthesized logic cell 
_LC3_B20 = LCELL( _EC4_C);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_21~fit~out2' from file "altrom.tdf" line 92, column 11
-- Equation name is '_LC4_B20', type is buried 
-- synthesized logic cell 
_LC4_B20 = LCELL( _EC4_C);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_22~fit~out1' from file "altrom.tdf" line 92, column 11
-- Equation name is '_LC5_H7', type is buried 
-- synthesized logic cell 
_LC5_H7  = LCELL( _EC7_C);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_22~fit~out2' from file "altrom.tdf" line 92, column 11
-- Equation name is '_LC2_H7', type is buried 
-- synthesized logic cell 
_LC2_H7  = LCELL( _EC7_C);

-- Node name is '|ifetch:ife|:71' = '|ifetch:ife|pc0' 
-- Equation name is '_LC5_H9', type is buried 
_LC5_H9  = DFFE( _EQ570, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ570 =  _LC5_H9 & !reset;

-- Node name is '|ifetch:ife|:70' = '|ifetch:ife|pc1' 
-- Equation name is '_LC7_H9', type is buried 
_LC7_H9  = DFFE( _EQ571, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ571 =  _LC7_H9 & !reset;

-- Node name is '|ifetch:ife|:69' = '|ifetch:ife|pc2' 
-- Equation name is '_LC1_F16', type is buried 
_LC1_F16 = DFFE( _EQ572, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ572 = !_EC8_D & !_LC1_F16 & !reset
         #  _EC8_D &  _LC1_F16 &  _LC5_F9 & !reset
         # !_LC1_F16 & !_LC5_F9 & !reset;

-- Node name is '|ifetch:ife|:68' = '|ifetch:ife|pc3' 
-- Equation name is '_LC4_F16', type is buried 
_LC4_F16 = DFFE( _EQ573, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ573 =  _LC5_F9 &  _LC6_F16 & !reset
         # !_LC5_F9 &  _LC7_F16 & !reset;

-- Node name is '|ifetch:ife|:67' = '|ifetch:ife|pc4' 
-- Equation name is '_LC2_D14', type is buried 
_LC2_D14 = DFFE( _EQ574, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ574 =  _LC8_D14 & !reset;

-- Node name is '|ifetch:ife|:66' = '|ifetch:ife|pc5' 
-- Equation name is '_LC1_H9', type is buried 
_LC1_H9  = DFFE( _EQ575, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ575 =  _LC1_D14 & !reset;

-- Node name is '|ifetch:ife|:65' = '|ifetch:ife|pc6' 
-- Equation name is '_LC1_D24', type is buried 
_LC1_D24 = DFFE( _EQ576, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ576 =  _LC6_D24 & !reset;

-- Node name is '|ifetch:ife|:64' = '|ifetch:ife|pc7' 
-- Equation name is '_LC8_D24', type is buried 
_LC8_D24 = DFFE( _EQ577, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ577 =  _LC7_D24 & !reset;

-- Node name is '|ifetch:ife|:63' = '|ifetch:ife|pc8' 
-- Equation name is '_LC4_D11', type is buried 
_LC4_D11 = DFFE( _EQ578, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ578 =  _LC5_F9 &  _LC7_D11 & !reset
         # !_LC5_F9 &  _LC8_D11 & !reset;

-- Node name is '|ifetch:ife|:62' = '|ifetch:ife|pc9' 
-- Equation name is '_LC1_D11', type is buried 
_LC1_D11 = DFFE( _EQ579, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ579 =  _LC5_D11 &  _LC5_F9 & !reset
         # !_LC5_F9 &  _LC6_D11 & !reset;

-- Node name is '|ifetch:ife|:492' 
-- Equation name is '_LC5_F9', type is buried 
!_LC5_F9 = _LC5_F9~NOT;
_LC5_F9~NOT = LCELL( _EQ580);
  _EQ580 = !_EC8_F
         #  _LC1_F9
         # !_EC2_F & !_LC2_B7
         #  _EC2_F &  _LC2_B7;

-- Node name is '|ifetch:ife|:530' 
-- Equation name is '_LC7_D24', type is buried 
_LC7_D24 = LCELL( _EQ581);
  _EQ581 =  _LC2_D11 & !_LC5_F9
         #  _EC1_D & !_LC2_D11 & !_LC2_D24 &  _LC5_F9
         # !_EC1_D &  _LC2_D11 & !_LC2_D24
         #  _EC1_D &  _LC2_D11 &  _LC2_D24
         # !_EC1_D & !_LC2_D11 &  _LC2_D24 &  _LC5_F9;

-- Node name is '|ifetch:ife|:536' 
-- Equation name is '_LC6_D24', type is buried 
_LC6_D24 = LCELL( _EQ582);
  _EQ582 =  _EC4_D & !_LC3_D14 & !_LC5_D24 &  _LC5_F9
         # !_EC4_D & !_LC3_D14 &  _LC5_D24
         #  _EC4_D &  _LC3_D14 &  _LC5_D24
         # !_EC4_D &  _LC3_D14 & !_LC5_D24 &  _LC5_F9
         #  _LC5_D24 & !_LC5_F9;

-- Node name is '|ifetch:ife|:542' 
-- Equation name is '_LC1_D14', type is buried 
_LC1_D14 = LCELL( _EQ583);
  _EQ583 =  _EC2_D &  _LC5_F9 & !_LC6_D14 & !_LC7_D14
         # !_EC2_D & !_LC6_D14 &  _LC7_D14
         #  _EC2_D &  _LC6_D14 &  _LC7_D14
         # !_EC2_D &  _LC5_F9 &  _LC6_D14 & !_LC7_D14
         # !_LC5_F9 &  _LC7_D14;

-- Node name is '|ifetch:ife|:548' 
-- Equation name is '_LC8_D14', type is buried 
_LC8_D14 = LCELL( _EQ584);
  _EQ584 =  _LC4_D14 & !_LC5_F9
         #  _EC3_D & !_LC4_D14 & !_LC5_D14 &  _LC5_F9
         # !_EC3_D &  _LC4_D14 & !_LC5_D14
         #  _EC3_D &  _LC4_D14 &  _LC5_D14
         # !_EC3_D & !_LC4_D14 &  _LC5_D14 &  _LC5_F9;

-- Node name is ':421' 
-- Equation name is '_LC5_A26', type is buried 
_LC5_A26 = LCELL( _EQ585);
  _EQ585 =  _LC6_A7 & !_LC8_F1
         #  _EC6_A &  _LC8_F1;

-- Node name is ':427' 
-- Equation name is '_LC8_B52', type is buried 
_LC8_B52 = LCELL( _EQ586);
  _EQ586 =  _LC7_B47 & !_LC8_F1
         #  _EC7_A &  _LC8_F1;

-- Node name is ':433' 
-- Equation name is '_LC5_A3', type is buried 
_LC5_A3  = LCELL( _EQ587);
  _EQ587 =  _LC3_B7 & !_LC8_F1
         #  _EC4_A &  _LC8_F1;

-- Node name is ':439' 
-- Equation name is '_LC6_H15', type is buried 
_LC6_H15 = LCELL( _EQ588);
  _EQ588 =  _LC6_H11 & !_LC8_F1
         #  _EC8_H &  _LC8_F1;

-- Node name is ':445' 
-- Equation name is '_LC6_B5', type is buried 
_LC6_B5  = LCELL( _EQ589);
  _EQ589 =  _LC1_A3 & !_LC8_F1
         #  _EC1_H &  _LC8_F1;

-- Node name is ':451' 
-- Equation name is '_LC5_F22', type is buried 
_LC5_F22 = LCELL( _EQ590);
  _EQ590 =  _LC5_F12 & !_LC8_F1
         #  _EC2_H &  _LC8_F1;

-- Node name is ':457' 
-- Equation name is '_LC5_B30', type is buried 
_LC5_B30 = LCELL( _EQ591);
  _EQ591 =  _LC2_B30 & !_LC8_F1
         #  _EC6_H &  _LC8_F1;

-- Node name is ':463' 
-- Equation name is '_LC6_B28', type is buried 
_LC6_B28 = LCELL( _EQ592);
  _EQ592 =  _LC7_H11 & !_LC8_F1
         #  _EC3_A &  _LC8_F1;

-- Node name is ':469' 
-- Equation name is '_LC5_E7', type is buried 
_LC5_E7  = LCELL( _EQ593);
  _EQ593 =  _LC5_B7 & !_LC8_F1
         #  _EC8_A &  _LC8_F1;

-- Node name is ':475' 
-- Equation name is '_LC4_A1', type is buried 
_LC4_A1  = LCELL( _EQ594);
  _EQ594 =  _EC5_A &  _LC8_F1
         #  _LC4_D19 & !_LC8_F1;

-- Node name is ':481' 
-- Equation name is '_LC6_H45', type is buried 
_LC6_H45 = LCELL( _EQ595);
  _EQ595 =  _EC5_H &  _LC8_F1
         #  _LC2_D19 & !_LC8_F1;

-- Node name is ':487' 
-- Equation name is '_LC4_H44', type is buried 
_LC4_H44 = LCELL( _EQ596);
  _EQ596 =  _EC3_H &  _LC8_F1
         #  _LC8_D19 & !_LC8_F1;

-- Node name is ':493' 
-- Equation name is '_LC8_H44', type is buried 
_LC8_H44 = LCELL( _EQ597);
  _EQ597 =  _EC4_H &  _LC8_F1
         #  _LC3_D22 & !_LC8_F1;

-- Node name is ':499' 
-- Equation name is '_LC1_B6', type is buried 
_LC1_B6  = LCELL( _EQ598);
  _EQ598 =  _EC1_A &  _LC8_F1
         #  _LC8_D22 & !_LC8_F1;

-- Node name is ':505' 
-- Equation name is '_LC1_H10', type is buried 
_LC1_H10 = LCELL( _EQ599);
  _EQ599 =  _EC7_H &  _LC8_F1
         #  _LC1_D22 & !_LC8_F1;

-- Node name is ':511' 
-- Equation name is '_LC6_I1', type is buried 
_LC6_I1  = LCELL( _EQ600);
  _EQ600 =  _LC1_A7 & !_LC8_F1
         #  _EC2_A &  _LC8_F1;

-- Node name is '|dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_0' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC2_A', type is memory 
_EC2_A   = MEMORY_SEGMENT( _LC6_I20, GLOBAL( clock), VCC, _LC7_F1, VCC, _LC1_A7, _LC1_D22, _LC8_D22, _LC3_D22, _LC8_D19, _LC2_D19, _LC4_D19, _LC5_B7, VCC, VCC, VCC,);

-- Node name is '|dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_1' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC7_H', type is memory 
_EC7_H   = MEMORY_SEGMENT( _LC1_H13, GLOBAL( clock), VCC, _LC7_F1, VCC, _LC1_A7, _LC1_D22, _LC8_D22, _LC3_D22, _LC8_D19, _LC2_D19, _LC4_D19, _LC5_B7, VCC, VCC, VCC,);

-- Node name is '|dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_2' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC1_A', type is memory 
_EC1_A   = MEMORY_SEGMENT( _LC1_B17, GLOBAL( clock), VCC, _LC7_F1, VCC, _LC1_A7, _LC1_D22, _LC8_D22, _LC3_D22, _LC8_D19, _LC2_D19, _LC4_D19, _LC5_B7, VCC, VCC, VCC,);

-- Node name is '|dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_3' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC4_H', type is memory 
_EC4_H   = MEMORY_SEGMENT( _LC1_H23, GLOBAL( clock), VCC, _LC7_F1, VCC, _LC1_A7, _LC1_D22, _LC8_D22, _LC3_D22, _LC8_D19, _LC2_D19, _LC4_D19, _LC5_B7, VCC, VCC, VCC,);

-- Node name is '|dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_4' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC3_H', type is memory 
_EC3_H   = MEMORY_SEGMENT( _LC5_H50, GLOBAL( clock), VCC, _LC7_F1, VCC, _LC1_A7, _LC1_D22, _LC8_D22, _LC3_D22, _LC8_D19, _LC2_D19, _LC4_D19, _LC5_B7, VCC, VCC, VCC,);

-- Node name is '|dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_5' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC5_H', type is memory 
_EC5_H   = MEMORY_SEGMENT( _LC1_H5, GLOBAL( clock), VCC, _LC7_F1, VCC, _LC1_A7, _LC1_D22, _LC8_D22, _LC3_D22, _LC8_D19, _LC2_D19, _LC4_D19, _LC5_B7, VCC, VCC, VCC,);

-- Node name is '|dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_6' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC5_A', type is memory 
_EC5_A   = MEMORY_SEGMENT( _LC8_A16, GLOBAL( clock), VCC, _LC7_F1, VCC, _LC1_A7, _LC1_D22, _LC8_D22, _LC3_D22, _LC8_D19, _LC2_D19, _LC4_D19, _LC5_B7, VCC, VCC, VCC,);

-- Node name is '|dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_7' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC8_A', type is memory 
_EC8_A   = MEMORY_SEGMENT( _LC1_H47, GLOBAL( clock), VCC, _LC7_F1, VCC, _LC1_A7, _LC1_D22, _LC8_D22, _LC3_D22, _LC8_D19, _LC2_D19, _LC4_D19, _LC5_B7, VCC, VCC, VCC,);

-- Node name is '|dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_8' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC3_A', type is memory 
_EC3_A   = MEMORY_SEGMENT( _LC1_B44, GLOBAL( clock), VCC, _LC7_F1, VCC, _LC1_A7, _LC1_D22, _LC8_D22, _LC3_D22, _LC8_D19, _LC2_D19, _LC4_D19, _LC5_B7, VCC, VCC, VCC,);

-- Node name is '|dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_9' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC6_H', type is memory 
_EC6_H   = MEMORY_SEGMENT( _LC1_B30, GLOBAL( clock), VCC, _LC7_F1, VCC, _LC1_A7, _LC1_D22, _LC8_D22, _LC3_D22, _LC8_D19, _LC2_D19, _LC4_D19, _LC5_B7, VCC, VCC, VCC,);

-- Node name is '|dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_10' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC2_H', type is memory 
_EC2_H   = MEMORY_SEGMENT( _LC1_F22, GLOBAL( clock), VCC, _LC7_F1, VCC, _LC1_A7, _LC1_D22, _LC8_D22, _LC3_D22, _LC8_D19, _LC2_D19, _LC4_D19, _LC5_B7, VCC, VCC, VCC,);

-- Node name is '|dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_11' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC1_H', type is memory 
_EC1_H   = MEMORY_SEGMENT( _LC4_B18, GLOBAL( clock), VCC, _LC7_F1, VCC, _LC1_A7, _LC1_D22, _LC8_D22, _LC3_D22, _LC8_D19, _LC2_D19, _LC4_D19, _LC5_B7, VCC, VCC, VCC,);

-- Node name is '|dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_12' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC8_H', type is memory 
_EC8_H   = MEMORY_SEGMENT( _LC4_H11, GLOBAL( clock), VCC, _LC7_F1, VCC, _LC1_A7, _LC1_D22, _LC8_D22, _LC3_D22, _LC8_D19, _LC2_D19, _LC4_D19, _LC5_B7, VCC, VCC, VCC,);

-- Node name is '|dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_13' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC4_A', type is memory 
_EC4_A   = MEMORY_SEGMENT( _LC1_B2, GLOBAL( clock), VCC, _LC7_F1, VCC, _LC1_A7, _LC1_D22, _LC8_D22, _LC3_D22, _LC8_D19, _LC2_D19, _LC4_D19, _LC5_B7, VCC, VCC, VCC,);

-- Node name is '|dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_14' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC7_A', type is memory 
_EC7_A   = MEMORY_SEGMENT( _LC8_B2, GLOBAL( clock), VCC, _LC7_F1, VCC, _LC1_A7, _LC1_D22, _LC8_D22, _LC3_D22, _LC8_D19, _LC2_D19, _LC4_D19, _LC5_B7, VCC, VCC, VCC,);

-- Node name is '|dmemory:mem|LPM_RAM_DQ:data_memory|altram:sram|segment0_15' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC6_A', type is memory 
_EC6_A   = MEMORY_SEGMENT( _LC5_A4, GLOBAL( clock), VCC, _LC7_F1, VCC, _LC1_A7, _LC1_D22, _LC8_D22, _LC3_D22, _LC8_D19, _LC2_D19, _LC4_D19, _LC5_B7, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_0' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC8_D', type is memory 
_EC8_D   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_1' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC5_D', type is memory 
_EC5_D   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_2' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC3_D', type is memory 
_EC3_D   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_3' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC2_D', type is memory 
_EC2_D   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_4' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC4_D', type is memory 
_EC4_D   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_5' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC1_D', type is memory 
_EC1_D   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_6' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC6_D', type is memory 
_EC6_D   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_7' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC7_D', type is memory 
_EC7_D   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_8' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC1_C', type is memory 
_EC1_C   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_9' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC1_G', type is memory 
_EC1_G   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_10' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC7_G', type is memory 
_EC7_G   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_11' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC3_G', type is memory 
_EC3_G   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_12' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC4_G', type is memory 
_EC4_G   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_13' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC8_G', type is memory 
_EC8_G   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_14' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC2_G', type is memory 
_EC2_G   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_15' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC5_G', type is memory 
_EC5_G   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_16' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC6_G', type is memory 
_EC6_G   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_17' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC2_C', type is memory 
_EC2_C   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_18' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC3_C', type is memory 
_EC3_C   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_19' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC8_C', type is memory 
_EC8_C   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_20' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC5_C', type is memory 
_EC5_C   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_21' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC4_C', type is memory 
_EC4_C   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_22' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC7_C', type is memory 
_EC7_C   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_23' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC7_F', type is memory 
_EC7_F   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_24' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC6_C', type is memory 
_EC6_C   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_25' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC4_F', type is memory 
_EC4_F   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_26' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC2_F', type is memory 
_EC2_F   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_27' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC3_F', type is memory 
_EC3_F   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_28' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC8_F', type is memory 
_EC8_F   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_29' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC6_F', type is memory 
_EC6_F   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_30' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC5_F', type is memory 
_EC5_F   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);

-- Node name is '|ifetch:ife|LPM_ROM:inst_memory|altrom:srom|segment0_31' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC1_F', type is memory 
_EC1_F   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, _LC1_F16, _LC4_F16, _LC2_D14, _LC1_H9, _LC1_D24, _LC8_D24, _LC4_D11, _LC1_D11, VCC, VCC, VCC,);



Project Information                e:\vhdldesigns\ee231\15mips-16\top_mips.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:02
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:07
   Partitioner                            00:00:01
   Fitter                                 00:00:33
   Timing SNF Extractor                   00:00:03
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:49


Memory Allocated
-----------------

Peak memory allocated during compilation  = 38,484K
