{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1695920621570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695920621571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 13:03:41 2023 " "Processing started: Thu Sep 28 13:03:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695920621571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1695920621571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off async_JKFF -c async_JKFF " "Command: quartus_map --read_settings_files=on --write_settings_files=off async_JKFF -c async_JKFF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1695920621572 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1695920622018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_jkff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file async_jkff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 async_JKFF " "Found entity 1: async_JKFF" {  } { { "async_JKFF.bdf" "" { Schematic "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/async_JKFF/async_JKFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695920622082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695920622082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyncjkff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asyncjkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asyncJKFF-arch " "Found design unit 1: asyncJKFF-arch" {  } { { "asyncJKFF.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/async_JKFF/asyncJKFF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695920622559 ""} { "Info" "ISGN_ENTITY_NAME" "1 asyncJKFF " "Found entity 1: asyncJKFF" {  } { { "asyncJKFF.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/async_JKFF/asyncJKFF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695920622559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695920622559 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "async_JKFF " "Elaborating entity \"async_JKFF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1695920622639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asyncJKFF asyncJKFF:inst " "Elaborating entity \"asyncJKFF\" for hierarchy \"asyncJKFF:inst\"" {  } { { "async_jkff.bdf" "inst" { Schematic "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/async_JKFF/async_jkff.bdf" { { 248 688 856 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695920622694 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "asyncJKFF:inst\|Qinternal\[1\] asyncJKFF:inst\|Qinternal\[1\]~_emulated asyncJKFF:inst\|Qinternal\[1\]~1 " "Register \"asyncJKFF:inst\|Qinternal\[1\]\" is converted into an equivalent circuit using register \"asyncJKFF:inst\|Qinternal\[1\]~_emulated\" and latch \"asyncJKFF:inst\|Qinternal\[1\]~1\"" {  } { { "asyncJKFF.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/async_JKFF/asyncJKFF.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1695920623224 "|async_JKFF|asyncJKFF:inst|Qinternal[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "asyncJKFF:inst\|Qinternal\[0\] asyncJKFF:inst\|Qinternal\[0\]~_emulated asyncJKFF:inst\|Qinternal\[0\]~5 " "Register \"asyncJKFF:inst\|Qinternal\[0\]\" is converted into an equivalent circuit using register \"asyncJKFF:inst\|Qinternal\[0\]~_emulated\" and latch \"asyncJKFF:inst\|Qinternal\[0\]~5\"" {  } { { "asyncJKFF.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/async_JKFF/asyncJKFF.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1695920623224 "|async_JKFF|asyncJKFF:inst|Qinternal[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1695920623224 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1695920623585 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695920623585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1695920623946 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1695920623946 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1695920623946 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1695920623946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695920623982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 13:03:43 2023 " "Processing ended: Thu Sep 28 13:03:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695920623982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695920623982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695920623982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695920623982 ""}
