
gt64010.h,8855
#define __GT64010_H__96,3308
#define PAD 104,3405
typedef struct gt64010_regs_t_ gt64010_regs_t_106,3432
} gt64010_regs_t;gt64010_regs_t615,14371
typedef struct gt64010_pci_regs_t_ gt64010_pci_regs_t_620,14441
} gt64010_pci_regs_t;gt64010_pci_regs_t679,15505
#define KSEG1_GT64010 686,15605
#define GT64010_REGS	687,15682
#define KSEG1_GT64010_ADDR(KSEG1_GT64010_ADDR691,15767
#define KSEG1_GT64010_CPU_INTERFACE_CONF 700,15926
#define KSEG1_GT64010_RAS10_LOW 701,16021
#define KSEG1_GT64010_RAS10_HIGH 702,16123
#define KSEG1_GT64010_RAS32_LOW 703,16226
#define KSEG1_GT64010_RAS32_HIGH 704,16328
#define KSEG1_GT64010_CS20_LOW 705,16431
#define KSEG1_GT64010_CS20_HIGH 706,16532
#define KSEG1_GT64010_CS3_BOOT_LOW 707,16634
#define KSEG1_GT64010_CS3_BOOT_HIGH 708,16731
#define KSEG1_GT64010_PCI_IO_LOW 709,16829
#define KSEG1_GT64010_PCI_IO_HIGH 710,16930
#define KSEG1_GT64010_PCI_MEM_LOW 711,17032
#define KSEG1_GT64010_PCI_MEM_HIGH 712,17136
#define KSEG1_GT64010_INTERNAL_SPC_DECODE 713,17241
#define KSEG1_GT64010_BUS_ERR_LOW 714,17337
#define KSEG1_GT64010_BUS_ERR_HIGH 715,17433
#define KSEG1_GT64010_RAS0_LOW 720,17568
#define KSEG1_GT64010_RAS0_HIGH 721,17666
#define KSEG1_GT64010_RAS1_LOW 722,17765
#define KSEG1_GT64010_RAS1_HIGH 723,17863
#define KSEG1_GT64010_RAS2_LOW 724,17962
#define KSEG1_GT64010_RAS2_HIGH 725,18060
#define KSEG1_GT64010_RAS3_LOW 726,18159
#define KSEG1_GT64010_RAS3_HIGH 727,18257
#define KSEG1_GT64010_CS0_LOW 728,18356
#define KSEG1_GT64010_CS0_HIGH 729,18453
#define KSEG1_GT64010_CS1_LOW 730,18551
#define KSEG1_GT64010_CS1_HIGH 731,18648
#define KSEG1_GT64010_CS2_LOW 732,18746
#define KSEG1_GT64010_CS2_HIGH 733,18843
#define KSEG1_GT64010_CS3_LOW 734,18941
#define KSEG1_GT64010_CS3_HIGH 735,19038
#define KSEG1_GT64010_BOOT_CS_LOW 736,19136
#define KSEG1_GT64010_BOOT_CS_HIGH 737,19237
#define KSEG1_GT64010_DRAM_CONFIG 738,19339
#define KSEG1_GT64010_DRAM_BANK0_PARAM 739,19441
#define KSEG1_GT64010_DRAM_BANK1_PARAM 740,19537
#define KSEG1_GT64010_DRAM_BANK2_PARAM 741,19633
#define KSEG1_GT64010_DRAM_BANK3_PARAM 742,19729
#define KSEG1_GT64010_DEVICE_BANK0_PARAM 743,19825
#define KSEG1_GT64010_DEVICE_BANK1_PARAM 744,19923
#define KSEG1_GT64010_DEVICE_BANK2_PARAM 745,20021
#define KSEG1_GT64010_DEVICE_BANK3_PARAM 746,20119
#define KSEG1_GT64010_BOOT_BANK_PARAM 747,20217
#define KSEG1_GT64010_CH0_COUNT 753,20344
#define KSEG1_GT64010_CH1_COUNT 754,20444
#define KSEG1_GT64010_CH2_COUNT 755,20544
#define KSEG1_GT64010_CH3_COUNT 756,20644
#define KSEG1_GT64010_CH0_SRC 757,20744
#define KSEG1_GT64010_CH1_SRC 758,20845
#define KSEG1_GT64010_CH2_SRC 759,20946
#define KSEG1_GT64010_CH3_SRC 760,21047
#define KSEG1_GT64010_CH0_DST 761,21148
#define KSEG1_GT64010_CH1_DST 762,21247
#define KSEG1_GT64010_CH2_DST 763,21346
#define KSEG1_GT64010_CH3_DST 764,21445
#define KSEG1_GT64010_CH0_NEXT_PTR 765,21544
#define KSEG1_GT64010_CH1_NEXT_PTR 766,21646
#define KSEG1_GT64010_CH2_NEXT_PTR 767,21748
#define KSEG1_GT64010_CH3_NEXT_PTR 768,21850
#define KSEG1_GT64010_CH0_CTRL 769,21952
#define KSEG1_GT64010_CH1_CTRL 770,22049
#define KSEG1_GT64010_CH2_CTRL 771,22146
#define KSEG1_GT64010_CH3_CTRL 772,22243
#define KSEG1_GT64010_CT0 773,22340
#define KSEG1_GT64010_CT1 774,22431
#define KSEG1_GT64010_CT2 775,22522
#define KSEG1_GT64010_CT3 776,22613
#define KSEG1_GT64010_ARBITER_CTRL 777,22704
#define KSEG1_GT64010_COUNTER_CTRL 778,22795
#define KSEG1_GT64010_DMA_ERR_ADDR 779,22892
#define KSEG1_GT64010_PCI_CMD 784,23019
#define KSEG1_GT64010_PCI_TIMEOUT 785,23106
#define KSEG1_GT64010_RAS10_SIZE 786,23194
#define KSEG1_GT64010_RAS32_SIZE 787,23287
#define KSEG1_GT64010_CS10_SIZE 788,23380
#define KSEG1_GT64010_CS32_SIZE 789,23472
#define KSEG1_GT64010_INT_CAUSE 790,23564
#define KSEG1_GT64010_CPU_MASK 791,23659
#define KSEG1_GT64010_PCI_MASK 792,23747
#define KSEG1_GT64010_SERR_MASK 793,23835
#define KSEG1_GT64010_INT_ACK 794,23924
#define KSEG1_GT64010_CONF_ADDR 795,24025
#define KSEG1_GT64010_CONF_DATA 796,24126
#define CPU_CONFIG_SCACHE	803,24304
#define CPU_CONFIG_BLOCK_MODE	804,24339
#define CPU_CONFIG_R4K_MODE	805,24378
#define CPU_CONFIG_LITTLE_ENDIAN	806,24415
#define DRAM_CONFIG_NON_STGRF	811,24501
#define DRAM_CONFIG_ADS_ONLY	812,24538
#define DRAM_CONFIG_EXTERN_LATCH	813,24574
#define DRAM_BANK_CASW_2CYCLE	818,24658
#define DRAM_BANK_RAS2CASW_3CYCLE	819,24699
#define DRAM_BANK_CASR_2CYCLE	820,24743
#define DRAM_BANK_RAS2CASR_3CYCLE	821,24784
#define DRAM_BANK_XKRF_HALFK	822,24828
#define DRAM_BANK_XKRF_1K	823,24862
#define DRAM_BANK_XKRF_2K	824,24900
#define DRAM_BANK_XKRF_4K	825,24938
#define DRAM_BANK_BANKWDTH_64BIT	826,24976
#define DRAM_BANK_LOC_ODD	827,25020
#define DRAM_BANK_PARITY	828,25058
#define DEVICE_BANK_DEV_8BIT	833,25142
#define DEVICE_BANK_DEV_16BIT	834,25176
#define DEVICE_BANK_DEV_32BIT	835,25214
#define DEVICE_BANK_DEV_64BIT	836,25252
#define DEVICE_BANK_ODD_BANK	837,25290
#define DEVICE_BANK_PARITY_SUPPORT	838,25327
#define INT_SUMMARY 843,25419
#define INT_DRAM_OUT_OF_RANGE 844,25470
#define INT_DMA_OUT_OF_RANGE 845,25521
#define INT_CPU_OUT_OF_RANGE 846,25572
#define INT_DMA0_COMP 847,25623
#define INT_DMA1_COMP 848,25674
#define INT_DMA2_COMP 849,25725
#define INT_DMA3_COMP 850,25776
#define INT_T0_EXP 851,25827
#define INT_T1_EXP 852,25878
#define INT_T2_EXP 853,25929
#define INT_T3_EXP 854,25980
#define INT_MASTER_READ_PAR 855,26031
#define INT_SLAVE_WRITE_PAR 856,26082
#define INT_MASTER_WRITE_PAR 857,26133
#define INT_SLAVE_READ_PAR 858,26184
#define INT_ADDRESS_PARITY 859,26235
#define INT_DRAM_ERROR 860,26286
#define INT_MASTER_ABORT 861,26337
#define INT_TARGET_ABORT 862,26388
#define INT_RETRY_CNT_EXP 863,26439
#define CPU_INT_PART1 864,26490
#define CPU_INT_PART2 865,26541
#define PCI_INT 866,26592
#define CPU_INT_SUMMARY 867,26643
#define CPU_PCI_SUMMARY 868,26694
#define INT_SUMMARY_MASK 873,26790
#define INT_DRAM_OUT_OF_RANGE_MASK 874,26839
#define INT_DMA_OUT_OF_RANGE_MASK 875,26890
#define INT_CPU_OUT_OF_RANGE_MASK 876,26939
#define INT_DMA0_COMP_MASK 877,26990
#define INT_DMA1_COMP_MASK 878,27040
#define INT_DMA2_COMP_MASK 879,27089
#define INT_DMA3_COMP_MASK 880,27138
#define INT_T0_EXP_MASK 881,27187
#define INT_T1_EXP_MASK 882,27238
#define INT_T2_EXP_MASK 883,27289
#define INT_T3_EXP_MASK 884,27338
#define INT_MASTER_READ_PAR_MASK 885,27387
#define INT_SLAVE_WRITE_PAR_MASK 886,27436
#define INT_MASTER_WRITE_PAR_MASK 887,27486
#define INT_SLAVE_READ_PAR_MASK 888,27535
#define INT_ADDRESS_PARITY_MASK 889,27584
#define INT_DRAM_ERROR_MASK 890,27633
#define INT_MASTER_ABORT_MASK 891,27682
#define INT_TARGET_ABORT_MASK 892,27731
#define INT_RETRY_CNT_EXP_MASK 893,27780
#define CPU_INT_PART1_MASK 894,27829
#define CPU_INT_PART2_MASK 895,27878
#define PCI_INT_MASK 896,27925
#define CPU_INT_SUMMARY_MASK 897,27976
#define CPU_PCI_SUMMARY_MASK 898,28024
#define GT64010_ERR_INTR_MASK	903,28116
#define GT64010_CPU_INTR_MASK	920,28592
#define GT64010_DMA_MASK	933,28875
#define GT64010_TIMER_MASK	942,29031
#define SERR_ADDRESS_PAR_MASK 951,29197
#define SERR_MASTER_WRITE_PAR_MASK 952,29246
#define SERR_MASTER_READ_PAR_MASK 953,29295
#define SERR_DRAM_ERR_MASK 954,29344
#define SERR_MASTER_ABORT_MASK 955,29393
#define SERR_TARGET_ABORT_MASK 956,29442
#define GT64010_VENDOR_ID	961,29527
#define GT64010_DEVICE_ID	962,29561
#define REVISION_ID 967,29651
#define BASE_CLASS 968,29700
#define SUB_CLASS 969,29749
#define REVISION_ID_SHIFT 970,29798
#define SUB_CLASS_SHIFT 971,29839
#define GT64010_REV1	973,29880
#define GT64010_REV2	974,29910
#define GT64010_VENDOR_REG_OFFSET	979,30006
#define GT64010_STAT_CMD_REG_OFFSET	980,30046
#define GT64010_CLASS_REV_REG_OFFSET	981,30088
#define GT64010_LATENCY_REG_OFFSET	982,30131
#define GT64010_RAS10_BASE_REG_OFFSET	983,30172
#define GT64010_RAS32_BASE_REG_OFFSET	984,30216
#define GT64010_CS20_BASE_REG_OFFSET	985,30260
#define GT64010_CS3_BASE_REG_OFFSET	986,30303
#define GT64010_MEMMAPBASE_REG_OFFSET	987,30345
#define GT64010_IOMAPBASE_REG_OFFSET	988,30389
#define GT64010_INTPIN_LINE_REG_OFFSET	989,30432
#define GT64010_REGNUM_SHIFT	994,30535
#define GT64010_FUNC_SHIFT	995,30568
#define GT64010_DEVNUM_SHIFT	996,30599
#define GT64010_BUSNO_SHIFT	997,30632
#define GT64010_CONFIG_ENABLE	998,30663
#define GT64010_TIMER_0	1003,30730
#define GT64010_TIMER_1	1004,30758
#define GT64010_TIMER_2	1005,30786
#define GT64010_TIMER_3	1006,30814
#define GT64010_MAX_TIMERS	1008,30843
#define GT64010_USEC(GT64010_USEC1014,31001
typedef void (*gt64010_timer_vector_t)gt64010_timer_vector_t1021,31105
typedef struct gt64010_timer_cntl_t_ gt64010_timer_cntl_t_1026,31181
} gt64010_timer_cntl_t;gt64010_timer_cntl_t1031,31336
