#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Apr 18 03:12:47 2024
# Process ID: 2215481
# Current directory: /home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1
# Command line: vivado -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: /home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/system_wrapper.vds
# Journal file: /home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/vivado.jou
# Running On: brutus, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 8, Host memory: 33486 MB
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pferreira/HwSw/Vivado/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mpv/tools/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1318.602 ; gain = 43.945 ; free physical = 16105 ; free virtual = 19003
Command: read_checkpoint -auto_incremental -incremental /home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/utils_1/imports/synth_1/system_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/utils_1/imports/synth_1/system_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top system_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2215600
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/mpv/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2635.285 ; gain = 247.832 ; free physical = 14680 ; free virtual = 17578
Synthesis current peak Physical Memory [PSS] (MB): peak = 2167.433; parent = 1932.002; children = 235.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3641.055; parent = 2641.227; children = 999.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/sources_1/imports/system_wrapper.vhd:17]
INFO: [Synth 8-3491] module 'system' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:1694' bound to instance 'system_i' of component 'system' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/sources_1/imports/system_wrapper.vhd:21]
INFO: [Synth 8-638] synthesizing module 'system' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:1701]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:1829]
INFO: [Synth 8-3491] module 'system_axi_dma_0_0' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/.Xil/Vivado-2215481-brutus/realtime/system_axi_dma_0_0_stub.vhdl:5' bound to instance 'axi_dma_w2' of component 'system_axi_dma_0_0' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:2466]
INFO: [Synth 8-638] synthesizing module 'system_axi_dma_0_0' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/.Xil/Vivado-2215481-brutus/realtime/system_axi_dma_0_0_stub.vhdl:75]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:1896]
INFO: [Synth 8-3491] module 'system_axi_dma_w2_0' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/.Xil/Vivado-2215481-brutus/realtime/system_axi_dma_w2_0_stub.vhdl:5' bound to instance 'axi_dma_w4' of component 'system_axi_dma_w2_0' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:2532]
INFO: [Synth 8-638] synthesizing module 'system_axi_dma_w2_0' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/.Xil/Vivado-2215481-brutus/realtime/system_axi_dma_w2_0_stub.vhdl:75]
INFO: [Synth 8-3491] module 'system_conv_0_1' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/.Xil/Vivado-2215481-brutus/realtime/system_conv_0_1_stub.vhdl:5' bound to instance 'conv_0' of component 'system_conv_0_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:2598]
INFO: [Synth 8-638] synthesizing module 'system_conv_0_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/.Xil/Vivado-2215481-brutus/realtime/system_conv_0_1_stub.vhdl:43]
INFO: [Synth 8-3491] module 'system_conv_w2_0_0' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/.Xil/Vivado-2215481-brutus/realtime/system_conv_w2_0_0_stub.vhdl:5' bound to instance 'conv_w2' of component 'system_conv_w2_0_0' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:2633]
INFO: [Synth 8-638] synthesizing module 'system_conv_w2_0_0' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/.Xil/Vivado-2215481-brutus/realtime/system_conv_w2_0_0_stub.vhdl:43]
INFO: [Synth 8-638] synthesizing module 'system_ps8_0_axi_periph_0' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:1029]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_N6CHY9' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_N6CHY9' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:55]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1YGIC8G' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1YGIC8G' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:151]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1MV52F6' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1MV52F6' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:249]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_XXQL8Z' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:350]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_XXQL8Z' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:350]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_RR89KG' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:473]
INFO: [Synth 8-3491] module 'system_auto_ds_0' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/.Xil/Vivado-2215481-brutus/realtime/system_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'system_auto_ds_0' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:766]
INFO: [Synth 8-638] synthesizing module 'system_auto_ds_0' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/.Xil/Vivado-2215481-brutus/realtime/system_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'system_auto_pc_0' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/.Xil/Vivado-2215481-brutus/realtime/system_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'system_auto_pc_0' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:845]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/.Xil/Vivado-2215481-brutus/realtime/system_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_RR89KG' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:473]
INFO: [Synth 8-3491] module 'system_xbar_0' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/.Xil/Vivado-2215481-brutus/realtime/system_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'system_xbar_0' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:1596]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/.Xil/Vivado-2215481-brutus/realtime/system_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'system_ps8_0_axi_periph_0' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:1029]
INFO: [Synth 8-3491] module 'system_rst_ps8_0_100M_0' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/.Xil/Vivado-2215481-brutus/realtime/system_rst_ps8_0_100M_0_stub.vhdl:5' bound to instance 'rst_ps8_0_100M' of component 'system_rst_ps8_0_100M_0' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:2786]
INFO: [Synth 8-638] synthesizing module 'system_rst_ps8_0_100M_0' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/.Xil/Vivado-2215481-brutus/realtime/system_rst_ps8_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'system_smartconnect_0_0' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/.Xil/Vivado-2215481-brutus/realtime/system_smartconnect_0_0_stub.vhdl:5' bound to instance 'smartconnect_w2' of component 'system_smartconnect_0_0' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:2799]
INFO: [Synth 8-638] synthesizing module 'system_smartconnect_0_0' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/.Xil/Vivado-2215481-brutus/realtime/system_smartconnect_0_0_stub.vhdl:79]
INFO: [Synth 8-3491] module 'system_smartconnect_0_1' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/.Xil/Vivado-2215481-brutus/realtime/system_smartconnect_0_1_stub.vhdl:5' bound to instance 'smartconnect_w4' of component 'system_smartconnect_0_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:2870]
INFO: [Synth 8-638] synthesizing module 'system_smartconnect_0_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/.Xil/Vivado-2215481-brutus/realtime/system_smartconnect_0_1_stub.vhdl:79]
INFO: [Synth 8-3491] module 'system_zynq_ultra_ps_e_0_0' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/.Xil/Vivado-2215481-brutus/realtime/system_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'system_zynq_ultra_ps_e_0_0' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:2941]
INFO: [Synth 8-638] synthesizing module 'system_zynq_ultra_ps_e_0_0' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/.Xil/Vivado-2215481-brutus/realtime/system_zynq_ultra_ps_e_0_0_stub.vhdl:134]
INFO: [Synth 8-256] done synthesizing module 'system' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/synth/system.vhd:1701]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/sources_1/imports/system_wrapper.vhd:17]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_RR89KG is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_RR89KG is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m03_couplers_imp_XXQL8Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m03_couplers_imp_XXQL8Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m03_couplers_imp_XXQL8Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m03_couplers_imp_XXQL8Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_1MV52F6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_1MV52F6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m02_couplers_imp_1MV52F6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m02_couplers_imp_1MV52F6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_N6CHY9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_N6CHY9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_N6CHY9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_N6CHY9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module system_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2717.191 ; gain = 329.738 ; free physical = 14757 ; free virtual = 17656
Synthesis current peak Physical Memory [PSS] (MB): peak = 2167.433; parent = 1932.002; children = 235.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3717.023; parent = 2717.195; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2735.004 ; gain = 347.551 ; free physical = 14756 ; free virtual = 17655
Synthesis current peak Physical Memory [PSS] (MB): peak = 2167.433; parent = 1932.002; children = 235.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3734.836; parent = 2735.008; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2735.004 ; gain = 347.551 ; free physical = 14755 ; free virtual = 17654
Synthesis current peak Physical Memory [PSS] (MB): peak = 2167.433; parent = 1932.002; children = 235.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3734.836; parent = 2735.008; children = 999.828
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2735.004 ; gain = 0.000 ; free physical = 14750 ; free virtual = 17649
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'system_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'system_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0/system_axi_dma_0_0_in_context.xdc] for cell 'system_i/axi_dma_w2'
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0/system_axi_dma_0_0_in_context.xdc] for cell 'system_i/axi_dma_w2'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_axi_dma_w2_0/system_axi_dma_w2_0/system_axi_dma_0_0_in_context.xdc] for cell 'system_i/axi_dma_w4'
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_axi_dma_w2_0/system_axi_dma_w2_0/system_axi_dma_0_0_in_context.xdc] for cell 'system_i/axi_dma_w4'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_smartconnect_0_0/system_smartconnect_0_0/system_smartconnect_0_0_in_context.xdc] for cell 'system_i/smartconnect_w2'
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_smartconnect_0_0/system_smartconnect_0_0/system_smartconnect_0_0_in_context.xdc] for cell 'system_i/smartconnect_w2'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_smartconnect_0_1/system_smartconnect_0_1/system_smartconnect_0_1_in_context.xdc] for cell 'system_i/smartconnect_w4'
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_smartconnect_0_1/system_smartconnect_0_1/system_smartconnect_0_1_in_context.xdc] for cell 'system_i/smartconnect_w4'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_rst_ps8_0_100M_0/system_rst_ps8_0_100M_0/system_rst_ps8_0_100M_0_in_context.xdc] for cell 'system_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_rst_ps8_0_100M_0/system_rst_ps8_0_100M_0/system_rst_ps8_0_100M_0_in_context.xdc] for cell 'system_i/rst_ps8_0_100M'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0/system_auto_ds_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0/system_auto_ds_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_conv_0_1/system_conv_0_1/system_conv_0_1_in_context.xdc] for cell 'system_i/conv_0'
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_conv_0_1/system_conv_0_1/system_conv_0_1_in_context.xdc] for cell 'system_i/conv_0'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_conv_w2_0_0/system_conv_w2_0_0/system_conv_w2_0_0_in_context.xdc] for cell 'system_i/conv_w2'
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_conv_w2_0_0/system_conv_w2_0_0/system_conv_w2_0_0_in_context.xdc] for cell 'system_i/conv_w2'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc]
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.879 ; gain = 0.000 ; free physical = 14658 ; free virtual = 17558
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2814.879 ; gain = 0.000 ; free physical = 14658 ; free virtual = 17558
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/mpv/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2814.879 ; gain = 427.426 ; free physical = 14750 ; free virtual = 17650
Synthesis current peak Physical Memory [PSS] (MB): peak = 2169.830; parent = 1935.026; children = 235.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3782.695; parent = 2782.867; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2814.879 ; gain = 427.426 ; free physical = 14750 ; free virtual = 17650
Synthesis current peak Physical Memory [PSS] (MB): peak = 2169.830; parent = 1935.026; children = 235.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3782.695; parent = 2782.867; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_dma_w2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_dma_w4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/smartconnect_w2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/smartconnect_w4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/conv_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/conv_w2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2814.879 ; gain = 427.426 ; free physical = 14750 ; free virtual = 17650
Synthesis current peak Physical Memory [PSS] (MB): peak = 2169.830; parent = 1935.026; children = 235.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3782.695; parent = 2782.867; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2814.879 ; gain = 427.426 ; free physical = 14751 ; free virtual = 17652
Synthesis current peak Physical Memory [PSS] (MB): peak = 2169.830; parent = 1935.026; children = 235.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3782.695; parent = 2782.867; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module system_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2814.879 ; gain = 427.426 ; free physical = 14746 ; free virtual = 17652
Synthesis current peak Physical Memory [PSS] (MB): peak = 2169.830; parent = 1935.026; children = 235.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3782.695; parent = 2782.867; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3264.355 ; gain = 876.902 ; free physical = 14172 ; free virtual = 17078
Synthesis current peak Physical Memory [PSS] (MB): peak = 2731.091; parent = 2496.331; children = 235.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4264.188; parent = 3264.359; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3264.355 ; gain = 876.902 ; free physical = 14171 ; free virtual = 17077
Synthesis current peak Physical Memory [PSS] (MB): peak = 2731.184; parent = 2496.434; children = 235.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4264.188; parent = 3264.359; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3285.402 ; gain = 897.949 ; free physical = 14152 ; free virtual = 17058
Synthesis current peak Physical Memory [PSS] (MB): peak = 2733.070; parent = 2498.320; children = 235.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4285.234; parent = 3285.406; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3291.340 ; gain = 903.887 ; free physical = 14153 ; free virtual = 17059
Synthesis current peak Physical Memory [PSS] (MB): peak = 2733.381; parent = 2498.631; children = 235.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4291.172; parent = 3291.344; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3291.340 ; gain = 903.887 ; free physical = 14153 ; free virtual = 17059
Synthesis current peak Physical Memory [PSS] (MB): peak = 2733.404; parent = 2498.654; children = 235.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4291.172; parent = 3291.344; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3291.340 ; gain = 903.887 ; free physical = 14153 ; free virtual = 17059
Synthesis current peak Physical Memory [PSS] (MB): peak = 2733.592; parent = 2498.842; children = 235.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4291.172; parent = 3291.344; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3291.340 ; gain = 903.887 ; free physical = 14153 ; free virtual = 17059
Synthesis current peak Physical Memory [PSS] (MB): peak = 2733.592; parent = 2498.842; children = 235.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4291.172; parent = 3291.344; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3291.340 ; gain = 903.887 ; free physical = 14153 ; free virtual = 17059
Synthesis current peak Physical Memory [PSS] (MB): peak = 2733.592; parent = 2498.842; children = 235.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4291.172; parent = 3291.344; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3291.340 ; gain = 903.887 ; free physical = 14153 ; free virtual = 17059
Synthesis current peak Physical Memory [PSS] (MB): peak = 2733.623; parent = 2498.873; children = 235.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4291.172; parent = 3291.344; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |system_xbar_0              |         1|
|2     |system_auto_ds_0           |         1|
|3     |system_auto_pc_0           |         1|
|4     |system_axi_dma_0_0         |         1|
|5     |system_axi_dma_w2_0        |         1|
|6     |system_conv_0_1            |         1|
|7     |system_conv_w2_0_0         |         1|
|8     |system_rst_ps8_0_100M_0    |         1|
|9     |system_smartconnect_0_0    |         1|
|10    |system_smartconnect_0_1    |         1|
|11    |system_zynq_ultra_ps_e_0_0 |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |system_auto_ds_0_bbox           |     1|
|2     |system_auto_pc_0_bbox           |     1|
|3     |system_axi_dma_0_0_bbox         |     1|
|4     |system_axi_dma_w2_0_bbox        |     1|
|5     |system_conv_0_1_bbox            |     1|
|6     |system_conv_w2_0_0_bbox         |     1|
|7     |system_rst_ps8_0_100M_0_bbox    |     1|
|8     |system_smartconnect_0_0_bbox    |     1|
|9     |system_smartconnect_0_1_bbox    |     1|
|10    |system_xbar_0_bbox              |     1|
|11    |system_zynq_ultra_ps_e_0_0_bbox |     1|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3291.340 ; gain = 903.887 ; free physical = 14153 ; free virtual = 17059
Synthesis current peak Physical Memory [PSS] (MB): peak = 2733.654; parent = 2498.904; children = 235.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4291.172; parent = 3291.344; children = 999.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3291.340 ; gain = 824.012 ; free physical = 14194 ; free virtual = 17100
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3291.348 ; gain = 903.887 ; free physical = 14194 ; free virtual = 17100
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3291.348 ; gain = 0.000 ; free physical = 14309 ; free virtual = 17215
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.996 ; gain = 0.000 ; free physical = 14232 ; free virtual = 17138
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 66c37175
INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3345.934 ; gain = 2019.395 ; free physical = 14432 ; free virtual = 17338
INFO: [Common 17-1381] The checkpoint '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 03:13:33 2024...
