{"vcs1":{"timestamp_begin":1684264967.221001159, "rt":1.27, "ut":0.36, "st":0.21}}
{"vcselab":{"timestamp_begin":1684264968.580695147, "rt":1.22, "ut":0.46, "st":0.17}}
{"link":{"timestamp_begin":1684264969.868438896, "rt":0.45, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684264966.566245161}
{"VCS_COMP_START_TIME": 1684264966.566245161}
{"VCS_COMP_END_TIME": 1684264971.910810580}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330372}}
{"stitch_vcselab": {"peak_mem": 211968}}
