{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1582862837199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1582862837200 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fast_serial 10CL025YU256C8G " "Selected device 10CL025YU256C8G for design \"fast_serial\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1582862837206 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1582862837283 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1582862837283 ""}
{ "Critical Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_CRITICAL_WARNINGS" "PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type, but with critical warnings" { { "Critical Warning" "WCUT_CUT_YGR_PLL_OUTSIDE_LOCK_RANGE" "PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|pll1 26.01 MHz 12.0 MHz " "Input frequency of PLL \"PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|pll1\" must be in the frequency range of 12.0 MHz to 26.01 MHz for locking" {  } { { "db/PLL12_altpll.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/db/PLL12_altpll.v" 44 -1 0 } } { "" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15556 "Input frequency of PLL \"%1!s!\" must be in the frequency range of %3!s! to %2!s! for locking" 0 0 "Design Software" 0 -1 1582862837336 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|wire_pll1_clk\[0\] 25 6 0 0 " "Implementing clock multiplication of 25, clock division of 6, and phase shift of 0 degrees (0 ps) for PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL12_altpll.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/db/PLL12_altpll.v" 44 -1 0 } } { "" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1582862837336 ""}  } { { "db/PLL12_altpll.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/db/PLL12_altpll.v" 44 -1 0 } } { "" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15537 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with critical warnings" 0 0 "Fitter" 0 -1 1582862837336 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1582862837453 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1582862837464 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582862837548 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582862837548 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256C8G " "Device 10CL016YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582862837548 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1582862837548 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 1036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582862837552 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 1038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582862837552 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 1040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582862837552 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 1042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582862837552 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 1044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582862837552 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1582862837552 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1582862837553 ""}
{ "Info" "ISTA_SDC_FOUND" "fast_serial.sdc " "Reading SDC File: 'fast_serial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1582862838105 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_fast_serial/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avalon_fast_serial/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1582862838109 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1582862838116 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582862838116 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582862838116 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.333       CLK12M " "  83.333       CLK12M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582862838116 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  19.999 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  19.999 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582862838116 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1582862838116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1582862838183 ""}  } { { "db/PLL12_altpll.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/db/PLL12_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582862838183 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avalon_fast_serial:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node avalon_fast_serial:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1582862838183 ""}  } { { "avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582862838183 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_reg  " "Automatically promoted node reset_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1582862838183 ""}  } { { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582862838183 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1582862838387 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1582862838388 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1582862838389 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1582862838390 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1582862838391 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1582862838393 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1582862838393 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1582862838393 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1582862838414 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1582862838414 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1582862838414 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADBUS4 " "Node \"ADBUS4\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADBUS4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADBUS7 " "Node \"ADBUS7\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADBUS7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN0 " "Node \"AIN0\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN1 " "Node \"AIN1\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN2 " "Node \"AIN2\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN3 " "Node \"AIN3\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN4 " "Node \"AIN4\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN5 " "Node \"AIN5\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN6 " "Node \"AIN6\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN7 " "Node \"AIN7\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN8 " "Node \"AIN8\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[0\] " "Node \"A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[10\] " "Node \"A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[11\] " "Node \"A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[12\] " "Node \"A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[13\] " "Node \"A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[1\] " "Node \"A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[2\] " "Node \"A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[3\] " "Node \"A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[4\] " "Node \"A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[5\] " "Node \"A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[6\] " "Node \"A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[7\] " "Node \"A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[8\] " "Node \"A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[9\] " "Node \"A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BA\[0\] " "Node \"BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BA\[1\] " "Node \"BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BDBUS5 " "Node \"BDBUS5\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CAS " "Node \"CAS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CKE " "Node \"CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_X " "Node \"CLK_X\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK_X" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CS " "Node \"CS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D0 " "Node \"D0\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D1 " "Node \"D1\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D10 " "Node \"D10\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D11 " "Node \"D11\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D11_R " "Node \"D11_R\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D11_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D12 " "Node \"D12\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D12_R " "Node \"D12_R\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D12_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D13 " "Node \"D13\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D14 " "Node \"D14\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D2 " "Node \"D2\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D3 " "Node \"D3\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D6 " "Node \"D6\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D7 " "Node \"D7\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8 " "Node \"D8\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D9 " "Node \"D9\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQM\[0\] " "Node \"DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQM\[1\] " "Node \"DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[0\] " "Node \"DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[10\] " "Node \"DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[11\] " "Node \"DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[12\] " "Node \"DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[13\] " "Node \"DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[14\] " "Node \"DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[15\] " "Node \"DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[1\] " "Node \"DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[2\] " "Node \"DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[3\] " "Node \"DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[4\] " "Node \"DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[5\] " "Node \"DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[6\] " "Node \"DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[7\] " "Node \"DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[8\] " "Node \"DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[9\] " "Node \"DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MEM_CLK " "Node \"MEM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MEM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO0 " "Node \"PIO0\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO1 " "Node \"PIO1\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO2 " "Node \"PIO2\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO3 " "Node \"PIO3\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO4 " "Node \"PIO4\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO5 " "Node \"PIO5\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO6 " "Node \"PIO6\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO7 " "Node \"PIO7\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAS " "Node \"RAS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_CS " "Node \"SEN_CS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_INT1 " "Node \"SEN_INT1\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_INT2 " "Node \"SEN_INT2\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_INT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_SDI " "Node \"SEN_SDI\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_SDO " "Node \"SEN_SDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_SPC " "Node \"SEN_SPC\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_SPC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WE " "Node \"WE\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582862838455 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1582862838455 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582862838459 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1582862838463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1582862839034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582862839131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1582862839148 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1582862839364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582862839364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1582862839584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1582862840419 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1582862840419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1582862840495 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1582862840495 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1582862840495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582862840496 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1582862840608 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1582862840616 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1582862840806 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1582862840807 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1582862841024 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582862841414 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1582862841677 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 Cyclone 10 LP " "4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USER_BTN 3.3-V LVTTL N6 " "Pin USER_BTN uses I/O standard 3.3-V LVTTL at N6" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { USER_BTN } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USER_BTN" } } } } { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582862841679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS2 3.3-V LVTTL R6 " "Pin BDBUS2 uses I/O standard 3.3-V LVTTL at R6" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { BDBUS2 } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS2" } } } } { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582862841679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS3 3.3-V LVTTL T6 " "Pin BDBUS3 uses I/O standard 3.3-V LVTTL at T6" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { BDBUS3 } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS3" } } } } { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582862841679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK12M 3.3-V LVCMOS M2 " "Pin CLK12M uses I/O standard 3.3-V LVCMOS at M2" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CLK12M } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK12M" } } } } { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582862841679 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1582862841679 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/output_files/fast_serial.fit.smsg " "Generated suppressed messages file /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/output_files/fast_serial.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1582862841726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1459 " "Peak virtual memory: 1459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582862842017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 22:07:22 2020 " "Processing ended: Thu Feb 27 22:07:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582862842017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582862842017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582862842017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1582862842017 ""}
