Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Fri Nov 13 16:46:47 2020
| Host             : NoorWindows running 64-bit major release  (build 9200)
| Command          : report_power -file lab5_top_power_routed.rpt -pb lab5_top_power_summary_routed.pb -rpx lab5_top_power_routed.rpx
| Design           : lab5_top
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.487        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.375        |
| Device Static (W)        | 0.112        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 79.4         |
| Junction Temperature (C) | 30.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.005 |       16 |       --- |             --- |
| Slice Logic             |    <0.001 |     1376 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      648 |     53200 |            1.22 |
|   CARRY4                |    <0.001 |       30 |     13300 |            0.23 |
|   Register              |    <0.001 |      419 |    106400 |            0.39 |
|   F7/F8 Muxes           |    <0.001 |        6 |     53200 |            0.01 |
|   LUT as Shift Register |    <0.001 |       16 |     17400 |            0.09 |
|   Others                |     0.000 |       84 |       --- |             --- |
| Signals                 |    <0.001 |     1083 |       --- |             --- |
| Block RAM               |     0.004 |      2.5 |       140 |            1.79 |
| MMCM                    |     0.227 |        2 |         4 |           50.00 |
| I/O                     |     0.136 |       30 |       125 |           24.00 |
| Static Power            |     0.112 |          |           |                 |
| Total                   |     0.487 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.021 |       0.012 |      0.009 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.137 |       0.126 |      0.011 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.042 |       0.041 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.019 |       0.000 |      0.019 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------+-----------------------------------------+-----------------+
| Clock                | Domain                                  | Constraint (ns) |
+----------------------+-----------------------------------------+-----------------+
| clk_out1_clk_wiz_0   | U2/inst/clk_out1_clk_wiz_0              |            10.0 |
| clk_out1_clk_wiz_0_1 | U2/inst/clk_out1_clk_wiz_0              |            10.0 |
| clk_out2_clk_wiz_0   | U2/inst/clk_out2_clk_wiz_0              |            40.0 |
| clk_out2_clk_wiz_0_1 | U2/inst/clk_out2_clk_wiz_0              |            40.0 |
| clk_out3_clk_wiz_0   | U2/inst/clk_out3_clk_wiz_0              |             8.0 |
| clk_out3_clk_wiz_0_1 | U2/inst/clk_out3_clk_wiz_0              |             8.0 |
| clkfbout             | adau1761_codec/codec_clock_gen/clkfbout |            50.0 |
| clkfbout_1           | adau1761_codec/codec_clock_gen/clkfbout |            50.0 |
| clkfbout_clk_wiz_0   | U2/inst/clkfbout_clk_wiz_0              |             8.0 |
| clkfbout_clk_wiz_0_1 | U2/inst/clkfbout_clk_wiz_0              |             8.0 |
| clkout0              | adau1761_codec/codec_clock_gen/clkout0  |            20.8 |
| clkout0_1            | adau1761_codec/codec_clock_gen/clkout0  |            20.8 |
| sys_clk_pin          | sysclk                                  |             8.0 |
| sysclk               | sysclk                                  |             8.0 |
+----------------------+-----------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| lab5_top            |     0.375 |
|   U2                |     0.108 |
|     inst            |     0.108 |
|   U3                |     0.133 |
|     inst            |     0.133 |
|   adau1761_codec    |     0.122 |
|     codec_clock_gen |     0.121 |
|     i2c_interface   |     0.001 |
|       Inst_i2c      |     0.001 |
|   music_player      |     0.003 |
|     note_player     |     0.002 |
|       sine_read     |     0.001 |
|     song_reader     |     0.001 |
|   wd_top            |     0.003 |
|     sample_ram      |     0.002 |
+---------------------+-----------+


