// (C) 2001-2022 Intel Corporation. All rights reserved.
// This simulation model contains highly confidential and
// proprietary information of Intel and is being provided
// in accordance with and subject to the protections of the
// applicable Intel Program License Subscription Agreement
// which governs its use and disclosure. Your use of Intel
// Corporation's design tools, logic functions and other
// software and tools, and its AMPP partner logic functions,
// and any output files from any of the foregoing (including device
// programming or simulation files), and any associated
// documentation or information are expressly subject to the
// terms and conditions of the Intel Program License Subscription
// Agreement, Intel FPGA IP License Agreement, or other
// applicable license agreement, including, without limitation,
// that your use is for the sole purpose of simulating designs
// for use exclusively in logic devices manufactured by Intel and sold
// by Intel or its authorized distributors. Please refer to the
// applicable agreement for further details. Intel products and
// services are protected under numerous U.S. and foreign patents,
// maskwork rights, copyrights and other intellectual property laws.
// Intel assumes no responsibility or liability arising out of the
// application or use of this simulation model.
//pragma protect begin_protected
//pragma protect key_keyowner=Cadence Design Systems.
//pragma protect key_keyname=CDS_KEY
//pragma protect key_method=RC5
//pragma protect key_block
3T45GmbYx8lg13g4zcydbbcftbCmv2fETo3OYOTjt9r21ez+04ZlD94DQr7BqyCz
GH7Bhya/fGQNf9IpsMCNkhzDpcQvp+SbY0WpAwZ58uYSTHvgPMGinmeYpSWDn/f9
eVii20Lc3Gde8Yu8gp4cFUN7rvSuRA5+ZB8F8mL6hkcJKcHpF3Y4Nw==
//pragma protect end_key_block
//pragma protect digest_block
NFIyz9uaLntMlJzzBhygNrOF0Cc=
//pragma protect end_digest_block
//pragma protect data_block
PElSMglNQRXRMaX/xcar/2698Gcij8qGSlVRWaa6CzdBhU1MGDg7q26RvPDuTMrr
tcC4075VIqrCP60rX7ZAg2ES48ke+mBdZEXtkBTwj7hU46Ahky6ySpbiv8ivkp0V
aHknX2xFGoeNrY3xweYyuAPMVyaBfbnDGapX+9qN7q7hKnYP+tfnuti/ARI7E0xz
Dri0X97jduWi6JWUxpM0ttD+ccq//+okB6HHDbIiUGx8RtwRLM2heDNYeiFJv0lw
7BAhAk/UZkRlIPxal+oGFv8YhcTmMkSX9CQmRSwWYNCYHIzN8ZbaDXmVmRvfUNUA
GTCT0jCwXe2GLxNikImzJlFWM7xIqPT/aPpQXjUqEh/phBFPv1jOulGJd6PI7y9J
8w9mxP0poLY4c+EmtGD6vzmqVSjG5boYVebpfbDuIBdOQkTyy7p0H037SJk8CFkS
fBvYwUngXg3o1G8Cnt2cGl7JnZlOKjSNZvd0tJaAYBR9fyd87kckLbosGowmEGgm
g9jPi9xwU3aLrxAJerDCOrSj8jtRppFf3FilNkI8rF0vHm9PqPxk9uGqoFuGteWt
GNGts2Tt+t0JzCpZ+/AXAtjRF6fhKWqgYPaEOX+x4uC4nnK8wEUANX+YhBm/7hXe
jjhd4VV0xcn5H2olK2t31lU6vcUFa8Rnj91F+5v1F0ukIt5Cmkpmk6800PLI82EW
/NJbPwb1hnELfHoxGlzJKON90Di+NBCEyav0kJIZdsdLV0Nz/aHXeZmjgqNGj2Vc
BU7lO5Z1f/CpJxZRef/OkPFtURKknbGbLl80fBC7dqtugfolRdAw4Wn+qwRJm/ur
3O71xrKo1WtNykmifEPqCnKxEyO3F1dl+6ic6V/A73Jr74TLUV/s+tiNpDdstqwL
7OwBt5inAOH1xoeQ0suoHq0Utl2ScHKUXxfUN9F7c6HdsI1csQYxSzseVoZvLtzo
Jeo7DkbAnJghS8SAynB2OcHwbcKR2PHZNdXwsdOiNg+Oq3NqJW108VNO9Fds6YjJ
XIJa80ZhNHo1L4AMqk6xmXGKhS7ybRbzLjnDsQqbvErjdK3KUT9MCl8XlzV5fVvo
Te4bLyCu9uTqoABhz9VoFtgqJmNvcK7CaQ4crLdyL9/B08XZVsC2UE3QbbhDafnp
X/QNK03R8EFc2XU2it4Ga+aDiwzeNB8Oul1Xb5rN+d27k38tKMVVhXeenGmwC68Q
Q76tV6Epsw1J0UizId+S639NFnMJLetwmIfc9aCfmiSERQZ4mOubRb1hn/4U5h6n
31UQngYNsXzR1mdS2Wav0lrFU6vOm6udVikjwTfaPEnvlkhHUD5W+giIHvwe8d8U
m4zcFEhFBjhU5DCOPJel3ecRfNmfrrlu3alGol/djmEXpL/YsZ4gCegI1NV9gsar
E08U28eQ2OkXSz2KCXxsrcKzajmiuElkKWz6Pjq4+0sQsHQDC+cga2ySsdKKJM94
9ogkxTR3R0uOW+jYv9aj4Z1AByhJdmYk8WP+K9PrsOHL92o9QTGARyiHHWwFCTKP
weMLbUo1A9l4lXZv3/D3pCNtWlMdO+4UuAzlnd0zI3G/WgrGn+bv2CDF3v0eABa0
iqn1uuBcvSNP7SFZwvdHjLzY5SRzQ90HxhLjZ3J6pmN0rnwBvveAYHQ1kPEZ1H/a
QoQ2Z3WmzzBf6h4/Z8y5xsspPAFAo60JKK8SqO6KsqQ1balg9IjdqQcvWVmCBomC
Y+ZLezZaEPUhf+NxyQCNHI/gFNU5pkKB05X27E+CmowCHrvPpL9TnS95J9/BWGYZ
a2Drt4z8FNNQ+NpFompBEOKdCj9V/CWkQ+KHF2xX0cxAMbDPRmDrqMUVcc0D9ImF
2uZ8UMkciby/awo7SSD8a+uVfxk4KrVP91mi6WlbZ0GY0xB/G6pMOkoNsH/8PNn9
WdlJXU1A3oEL66m+XiLWe90UzRCf3VncqOX1Y1tt+CZsFx6jBqrHuBq/0hzTmJV7
CUe6FsxH9gM7YKis2TO7aaIsMu585+sqvBKyoOUY3k3CzodQhdh+7+A34R8DHe6d
OHZ7q+ll0PpAyF3aDzHXcQ==
//pragma protect end_data_block
//pragma protect digest_block
LUTu6v600y1mFSMnpFw4vL8dGnI=
//pragma protect end_digest_block
//pragma protect end_protected
