/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [13:0] celloutsig_0_16z;
  wire [25:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [14:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [11:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire [17:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  reg [2:0] celloutsig_0_32z;
  reg [8:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [5:0] celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  reg [37:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [11:0] celloutsig_0_49z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [19:0] celloutsig_0_52z;
  wire [36:0] celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_65z;
  wire [18:0] celloutsig_0_66z;
  wire [11:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_86z;
  wire [6:0] celloutsig_0_88z;
  wire [5:0] celloutsig_0_89z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_95z;
  wire [8:0] celloutsig_0_96z;
  wire [7:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [52:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = ~((celloutsig_0_37z[3] | celloutsig_0_7z) & celloutsig_0_39z[3]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z[1] | 1'h0) & 1'h0);
  assign celloutsig_1_10z = ~((celloutsig_1_2z | celloutsig_1_5z[0]) & celloutsig_1_8z[11]);
  assign celloutsig_0_47z = ~((celloutsig_0_22z | celloutsig_0_16z[4]) & (celloutsig_0_22z | celloutsig_0_22z));
  assign celloutsig_1_7z = ~((celloutsig_1_0z[0] | in_data[142]) & (in_data[173] | celloutsig_1_5z[3]));
  assign celloutsig_0_44z = celloutsig_0_15z[3] | ~(celloutsig_0_39z[1]);
  assign celloutsig_0_95z = celloutsig_0_89z[2] | ~(celloutsig_0_66z[17]);
  assign celloutsig_0_13z = celloutsig_0_3z[3] ^ celloutsig_0_11z;
  assign celloutsig_0_62z = ~(celloutsig_0_53z[36] ^ celloutsig_0_55z);
  assign celloutsig_0_86z = ~(celloutsig_0_49z[0] ^ celloutsig_0_4z[4]);
  assign celloutsig_1_18z = ~(celloutsig_1_12z ^ celloutsig_1_7z);
  assign celloutsig_0_14z = ~(celloutsig_0_1z[9] ^ celloutsig_0_0z[1]);
  assign celloutsig_0_21z = ~(celloutsig_0_3z[1] ^ celloutsig_0_3z[4]);
  assign celloutsig_0_22z = ~(celloutsig_0_18z[3] ^ celloutsig_0_2z[7]);
  assign celloutsig_0_3z = in_data[36:32] / { 1'h1, in_data[35:33], in_data[0] };
  assign celloutsig_0_8z = celloutsig_0_6z[5:2] / { 1'h1, celloutsig_0_1z[4:3], celloutsig_0_5z };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_0z } / { 1'h1, celloutsig_1_3z };
  assign celloutsig_0_19z = celloutsig_0_18z[2:0] / { 1'h1, celloutsig_0_17z[8:7] };
  assign celloutsig_0_2z = in_data[50:33] / { 1'h1, celloutsig_0_1z[7:3], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_45z = celloutsig_0_25z[10:2] && { celloutsig_0_2z[11:6], celloutsig_0_0z };
  assign celloutsig_0_46z = celloutsig_0_25z[9:3] && { celloutsig_0_18z, celloutsig_0_31z };
  assign celloutsig_0_55z = celloutsig_0_43z[32:25] && { celloutsig_0_4z[8:4], celloutsig_0_27z };
  assign celloutsig_0_57z = celloutsig_0_52z[11:3] && { celloutsig_0_35z[6:2], celloutsig_0_32z, celloutsig_0_36z };
  assign celloutsig_0_10z = { celloutsig_0_4z[7:6], celloutsig_0_3z } && { celloutsig_0_0z[2:1], celloutsig_0_3z };
  assign celloutsig_0_11z = celloutsig_0_8z && { celloutsig_0_4z[7], celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_21z } && { celloutsig_0_1z[6], celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_19z };
  assign celloutsig_0_7z = celloutsig_0_4z[8:2] || { celloutsig_0_6z[10:9], celloutsig_0_3z };
  assign celloutsig_0_20z = { celloutsig_0_15z[3:2], celloutsig_0_13z } || celloutsig_0_15z[2:0];
  assign celloutsig_0_36z = celloutsig_0_6z[9:4] < { celloutsig_0_18z[5:1], celloutsig_0_24z };
  assign celloutsig_0_65z = { celloutsig_0_43z[18:13], celloutsig_0_21z } < celloutsig_0_25z[10:4];
  assign celloutsig_0_38z = celloutsig_0_27z[0] & ~(celloutsig_0_31z);
  assign celloutsig_0_48z = celloutsig_0_38z & ~(celloutsig_0_27z[1]);
  assign celloutsig_0_51z = celloutsig_0_45z & ~(celloutsig_0_50z);
  assign celloutsig_0_5z = celloutsig_0_4z[2] & ~(celloutsig_0_3z[3]);
  assign celloutsig_0_26z = celloutsig_0_9z[0] & ~(celloutsig_0_2z[7]);
  assign celloutsig_0_31z = celloutsig_0_4z[0] & ~(in_data[39]);
  assign celloutsig_1_4z = in_data[145:129] % { 1'h1, in_data[138:123] };
  assign celloutsig_0_16z = { in_data[46:35], celloutsig_0_7z, celloutsig_0_13z } % { 1'h1, in_data[41:33], celloutsig_0_15z };
  assign celloutsig_0_17z = { celloutsig_0_1z[7:0], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_7z } % { 1'h1, in_data[15:8], celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_18z = { celloutsig_0_9z[6], celloutsig_0_8z, celloutsig_0_14z } % { 1'h1, celloutsig_0_6z[8:5], celloutsig_0_12z };
  assign celloutsig_0_27z = celloutsig_0_2z[14:12] % { 1'h1, celloutsig_0_15z[1:0] };
  assign celloutsig_0_30z = { celloutsig_0_4z[8:1], celloutsig_0_26z, celloutsig_0_7z, celloutsig_0_7z } % { 1'h1, celloutsig_0_1z[6:4], celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_37z = { celloutsig_0_27z, celloutsig_0_11z } % { 1'h1, celloutsig_0_2z[6], celloutsig_0_22z, celloutsig_0_26z };
  assign celloutsig_0_53z = { celloutsig_0_16z[3:2], celloutsig_0_49z, celloutsig_0_16z, celloutsig_0_28z, celloutsig_0_46z, celloutsig_0_3z } % { 1'h1, in_data[72:37] };
  assign celloutsig_0_89z = { celloutsig_0_79z[2:1], celloutsig_0_62z, celloutsig_0_86z, celloutsig_0_31z, celloutsig_0_26z } % { 1'h1, celloutsig_0_17z[18:16], celloutsig_0_65z, celloutsig_0_24z };
  assign celloutsig_0_29z = celloutsig_0_16z[12:10] * celloutsig_0_6z[3:1];
  assign celloutsig_0_66z = - celloutsig_0_53z[30:12];
  assign celloutsig_1_6z = - celloutsig_1_0z[3:1];
  assign celloutsig_1_12z = celloutsig_1_4z[13:2] !== { celloutsig_1_4z[3:1], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_12z = in_data[75:73] !== celloutsig_0_0z;
  assign celloutsig_1_19z = ~ celloutsig_1_8z[13:11];
  assign celloutsig_0_49z = { celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_29z, celloutsig_0_19z, celloutsig_0_32z, celloutsig_0_48z } | { celloutsig_0_43z[7:2], celloutsig_0_39z };
  assign celloutsig_0_52z = { celloutsig_0_2z[12], celloutsig_0_0z, celloutsig_0_51z, celloutsig_0_45z, celloutsig_0_31z, celloutsig_0_44z, celloutsig_0_14z, celloutsig_0_35z, celloutsig_0_48z, celloutsig_0_47z } | { celloutsig_0_28z[1:0], celloutsig_0_3z, celloutsig_0_40z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_0_28z = { celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_23z } | celloutsig_0_19z;
  assign celloutsig_0_50z = ~^ { celloutsig_0_43z[19:16], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_23z = ~^ { celloutsig_0_2z[15:11], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_1_3z = { in_data[146:145], 2'h0 } << { celloutsig_1_0z[3:1], 1'h0 };
  assign celloutsig_0_39z = { celloutsig_0_0z[2:1], celloutsig_0_37z } >>> { celloutsig_0_20z, celloutsig_0_37z, celloutsig_0_11z };
  assign celloutsig_0_4z = in_data[68:60] >>> in_data[93:85];
  assign celloutsig_0_6z = in_data[87:76] >>> { celloutsig_0_4z[8:2], celloutsig_0_3z };
  assign celloutsig_0_88z = { celloutsig_0_6z[7:4], celloutsig_0_29z } >>> { celloutsig_0_57z, celloutsig_0_39z };
  assign celloutsig_0_96z = { celloutsig_0_5z, celloutsig_0_88z, celloutsig_0_40z } >>> celloutsig_0_66z[9:1];
  assign celloutsig_1_0z = in_data[121:118] >>> in_data[157:154];
  assign celloutsig_1_8z = { celloutsig_1_4z[11], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, 1'h0, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z } - { in_data[129:119], 1'h0, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, 2'h0, celloutsig_1_6z, celloutsig_1_2z, 2'h0, celloutsig_1_5z, 1'h0, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[23:9] - { in_data[18:13], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_79z = { celloutsig_0_30z[6:3], celloutsig_0_47z, celloutsig_0_15z } ^ celloutsig_0_53z[33:25];
  assign celloutsig_0_9z = celloutsig_0_2z[11:4] ^ celloutsig_0_1z[12:5];
  assign celloutsig_0_15z = { celloutsig_0_1z[7:5], celloutsig_0_10z } ^ celloutsig_0_6z[3:0];
  always_latch
    if (!clkin_data[32]) celloutsig_0_0z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_0z = in_data[82:80];
  always_latch
    if (!clkin_data[32]) celloutsig_0_35z = 9'h000;
    else if (celloutsig_1_18z) celloutsig_0_35z = { celloutsig_0_1z[10:5], celloutsig_0_27z };
  always_latch
    if (clkin_data[32]) celloutsig_0_43z = 38'h0000000000;
    else if (!celloutsig_1_18z) celloutsig_0_43z = { celloutsig_0_16z[13:3], celloutsig_0_1z, celloutsig_0_30z, celloutsig_0_22z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_25z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_25z = { celloutsig_0_19z[1:0], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_12z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_32z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_32z = { celloutsig_0_16z[6], celloutsig_0_22z, celloutsig_0_20z };
  assign { out_data[128], out_data[98:96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z, celloutsig_0_96z };
endmodule
