#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x181ede0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1837400 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x1823080 .functor NOT 1, L_0x1868ae0, C4<0>, C4<0>, C4<0>;
L_0x1868890 .functor XOR 2, L_0x1868750, L_0x18687f0, C4<00>, C4<00>;
L_0x18689d0 .functor XOR 2, L_0x1868890, L_0x1868900, C4<00>, C4<00>;
v0x18668f0_0 .net *"_ivl_10", 1 0, L_0x1868900;  1 drivers
v0x18669f0_0 .net *"_ivl_12", 1 0, L_0x18689d0;  1 drivers
v0x1866ad0_0 .net *"_ivl_2", 1 0, L_0x18686b0;  1 drivers
v0x1866b90_0 .net *"_ivl_4", 1 0, L_0x1868750;  1 drivers
v0x1866c70_0 .net *"_ivl_6", 1 0, L_0x18687f0;  1 drivers
v0x1866da0_0 .net *"_ivl_8", 1 0, L_0x1868890;  1 drivers
v0x1866e80_0 .net "a", 0 0, v0x18654f0_0;  1 drivers
v0x1866f20_0 .net "b", 0 0, v0x1865590_0;  1 drivers
v0x1866fc0_0 .net "cin", 0 0, v0x1865630_0;  1 drivers
v0x18670f0_0 .var "clk", 0 0;
v0x1867190_0 .net "cout_dut", 0 0, L_0x1868500;  1 drivers
v0x1867230_0 .net "cout_ref", 0 0, L_0x18678c0;  1 drivers
v0x18672d0_0 .var/2u "stats1", 223 0;
v0x1867370_0 .var/2u "strobe", 0 0;
v0x1867410_0 .net "sum_dut", 0 0, L_0x1823720;  1 drivers
v0x18674b0_0 .net "sum_ref", 0 0, L_0x1867960;  1 drivers
v0x1867580_0 .net "tb_match", 0 0, L_0x1868ae0;  1 drivers
v0x1867620_0 .net "tb_mismatch", 0 0, L_0x1823080;  1 drivers
v0x18676c0_0 .net "wavedrom_enable", 0 0, v0x1865770_0;  1 drivers
v0x1867790_0 .net "wavedrom_title", 511 0, v0x1865860_0;  1 drivers
L_0x18686b0 .concat [ 1 1 0 0], L_0x1867960, L_0x18678c0;
L_0x1868750 .concat [ 1 1 0 0], L_0x1867960, L_0x18678c0;
L_0x18687f0 .concat [ 1 1 0 0], L_0x1823720, L_0x1868500;
L_0x1868900 .concat [ 1 1 0 0], L_0x1867960, L_0x18678c0;
L_0x1868ae0 .cmp/eeq 2, L_0x18686b0, L_0x18689d0;
S_0x1837590 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x1837400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fde4972a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x182cf80_0 .net *"_ivl_10", 0 0, L_0x7fde4972a060;  1 drivers
v0x1822e30_0 .net *"_ivl_11", 1 0, L_0x1867cd0;  1 drivers
v0x1823150_0 .net *"_ivl_13", 1 0, L_0x1867e10;  1 drivers
L_0x7fde4972a0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18234a0_0 .net *"_ivl_16", 0 0, L_0x7fde4972a0a8;  1 drivers
v0x1823830_0 .net *"_ivl_17", 1 0, L_0x1867f80;  1 drivers
v0x1823bc0_0 .net *"_ivl_3", 1 0, L_0x1867aa0;  1 drivers
L_0x7fde4972a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1823f50_0 .net *"_ivl_6", 0 0, L_0x7fde4972a018;  1 drivers
v0x18647d0_0 .net *"_ivl_7", 1 0, L_0x1867b40;  1 drivers
v0x18648b0_0 .net "a", 0 0, v0x18654f0_0;  alias, 1 drivers
v0x1864970_0 .net "b", 0 0, v0x1865590_0;  alias, 1 drivers
v0x1864a30_0 .net "cin", 0 0, v0x1865630_0;  alias, 1 drivers
v0x1864af0_0 .net "cout", 0 0, L_0x18678c0;  alias, 1 drivers
v0x1864bb0_0 .net "sum", 0 0, L_0x1867960;  alias, 1 drivers
L_0x18678c0 .part L_0x1867f80, 1, 1;
L_0x1867960 .part L_0x1867f80, 0, 1;
L_0x1867aa0 .concat [ 1 1 0 0], v0x18654f0_0, L_0x7fde4972a018;
L_0x1867b40 .concat [ 1 1 0 0], v0x1865590_0, L_0x7fde4972a060;
L_0x1867cd0 .arith/sum 2, L_0x1867aa0, L_0x1867b40;
L_0x1867e10 .concat [ 1 1 0 0], v0x1865630_0, L_0x7fde4972a0a8;
L_0x1867f80 .arith/sum 2, L_0x1867cd0, L_0x1867e10;
S_0x1864d10 .scope module, "stim1" "stimulus_gen" 3 97, 3 17 0, S_0x1837400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cin";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x18654f0_0 .var "a", 0 0;
v0x1865590_0 .var "b", 0 0;
v0x1865630_0 .var "cin", 0 0;
v0x18656d0_0 .net "clk", 0 0, v0x18670f0_0;  1 drivers
v0x1865770_0 .var "wavedrom_enable", 0 0;
v0x1865860_0 .var "wavedrom_title", 511 0;
E_0x1831680/0 .event negedge, v0x18656d0_0;
E_0x1831680/1 .event posedge, v0x18656d0_0;
E_0x1831680 .event/or E_0x1831680/0, E_0x1831680/1;
E_0x18318d0 .event negedge, v0x18656d0_0;
E_0x181b9f0 .event posedge, v0x18656d0_0;
S_0x1864ff0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1864d10;
 .timescale -12 -12;
v0x18651f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18652f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1864d10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18659c0 .scope module, "top_module1" "top_module" 3 110, 4 1 0, S_0x1837400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x18233d0 .functor XOR 1, v0x18654f0_0, v0x1865590_0, C4<0>, C4<0>;
L_0x1823720 .functor XOR 1, L_0x18233d0, v0x1865630_0, C4<0>, C4<0>;
L_0x1823ab0 .functor XOR 1, v0x18654f0_0, v0x1865590_0, C4<0>, C4<0>;
L_0x1823e40 .functor AND 1, v0x18654f0_0, v0x1865590_0, C4<1>, C4<1>;
L_0x1838100 .functor AND 1, v0x1865590_0, v0x1865630_0, C4<1>, C4<1>;
L_0x182ebc0 .functor AND 1, v0x18654f0_0, v0x1865630_0, C4<1>, C4<1>;
L_0x18683f0 .functor OR 1, L_0x1823e40, L_0x1838100, C4<0>, C4<0>;
L_0x1868500 .functor OR 1, L_0x18683f0, L_0x182ebc0, C4<0>, C4<0>;
v0x1865c80_0 .net *"_ivl_0", 0 0, L_0x18233d0;  1 drivers
v0x1865d60_0 .net *"_ivl_12", 0 0, L_0x18683f0;  1 drivers
v0x1865e40_0 .net "a", 0 0, v0x18654f0_0;  alias, 1 drivers
v0x1865f60_0 .net "a_and_b", 0 0, L_0x1823e40;  1 drivers
v0x1866000_0 .net "a_and_cin", 0 0, L_0x182ebc0;  1 drivers
v0x1866110_0 .net "a_xor_b", 0 0, L_0x1823ab0;  1 drivers
v0x18661d0_0 .net "b", 0 0, v0x1865590_0;  alias, 1 drivers
v0x18662c0_0 .net "b_and_cin", 0 0, L_0x1838100;  1 drivers
v0x1866380_0 .net "cin", 0 0, v0x1865630_0;  alias, 1 drivers
v0x18664b0_0 .net "cout", 0 0, L_0x1868500;  alias, 1 drivers
v0x1866570_0 .net "sum", 0 0, L_0x1823720;  alias, 1 drivers
S_0x18666d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1837400;
 .timescale -12 -12;
E_0x1831420 .event anyedge, v0x1867370_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1867370_0;
    %nor/r;
    %assign/vec4 v0x1867370_0, 0;
    %wait E_0x1831420;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1864d10;
T_3 ;
    %wait E_0x181b9f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1865630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1865590_0, 0;
    %assign/vec4 v0x18654f0_0, 0;
    %wait E_0x181b9f0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1865630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1865590_0, 0;
    %assign/vec4 v0x18654f0_0, 0;
    %wait E_0x181b9f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1865630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1865590_0, 0;
    %assign/vec4 v0x18654f0_0, 0;
    %wait E_0x181b9f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1865630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1865590_0, 0;
    %assign/vec4 v0x18654f0_0, 0;
    %wait E_0x181b9f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1865630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1865590_0, 0;
    %assign/vec4 v0x18654f0_0, 0;
    %wait E_0x181b9f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1865630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1865590_0, 0;
    %assign/vec4 v0x18654f0_0, 0;
    %wait E_0x181b9f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1865630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1865590_0, 0;
    %assign/vec4 v0x18654f0_0, 0;
    %wait E_0x18318d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18652f0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1831680;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1865630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1865590_0, 0;
    %assign/vec4 v0x18654f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1837400;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18670f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1867370_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1837400;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18670f0_0;
    %inv;
    %store/vec4 v0x18670f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1837400;
T_6 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18656d0_0, v0x1867620_0, v0x1866e80_0, v0x1866f20_0, v0x1866fc0_0, v0x1867230_0, v0x1867190_0, v0x18674b0_0, v0x1867410_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1837400;
T_7 ;
    %load/vec4 v0x18672d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18672d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18672d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18672d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x18672d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18672d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_7.3 ;
    %load/vec4 v0x18672d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18672d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18672d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18672d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1837400;
T_8 ;
    %wait E_0x1831680;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18672d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18672d0_0, 4, 32;
    %load/vec4 v0x1867580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18672d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18672d0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18672d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18672d0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1867230_0;
    %load/vec4 v0x1867230_0;
    %load/vec4 v0x1867190_0;
    %xor;
    %load/vec4 v0x1867230_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18672d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18672d0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18672d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18672d0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x18674b0_0;
    %load/vec4 v0x18674b0_0;
    %load/vec4 v0x1867410_0;
    %xor;
    %load/vec4 v0x18674b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x18672d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18672d0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x18672d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18672d0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fadd/fadd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/fadd/iter0/response49/top_module.sv";
