/*
 * =======================================================================================
 *
 *      Filename:  perfmon_broadwellEP_counters.h
 *
 *      Description:  Counter Header File of perfmon module for Broadwell EP/EN/EX.
 *
 *      Version:   <VERSION>
 *      Released:  <DATE>
 *
 *      Author:   Thomas Gruber (tr), thomas.roehl@googlemail.com
 *      Project:  likwid
 *
 *      Copyright (C) 2015 RRZE, University Erlangen-Nuremberg
 *
 *      This program is free software: you can redistribute it and/or modify it under
 *      the terms of the GNU General Public License as published by the Free Software
 *      Foundation, either version 3 of the License, or (at your option) any later
 *      version.
 *
 *      This program is distributed in the hope that it will be useful, but WITHOUT ANY
 *      WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A
 *      PARTICULAR PURPOSE.  See the GNU General Public License for more details.
 *
 *      You should have received a copy of the GNU General Public License along with
 *      this program.  If not, see <http://www.gnu.org/licenses/>.
 *
 * =======================================================================================
 */
#ifndef PERFMON_BROADWELLEP_COUNTERS_H
#define PERFMON_BROADWELLEP_COUNTERS_H

#define NUM_COUNTERS_BROADWELLEP 221
#define NUM_COUNTERS_CORE_BROADWELLEP 13
#define NUM_COUNTERS_UNCORE_BROADWELLEP 85

#define BDW_EP_VALID_OPTIONS_FIXED EVENT_OPTION_ANYTHREAD_MASK | EVENT_OPTION_COUNT_KERNEL_MASK
#define BDW_EP_VALID_OPTIONS_PMC                                                                                                                                                   \
    EVENT_OPTION_EDGE_MASK | EVENT_OPTION_COUNT_KERNEL_MASK | EVENT_OPTION_INVERT_MASK | EVENT_OPTION_ANYTHREAD_MASK | EVENT_OPTION_IN_TRANS_MASK | EVENT_OPTION_THRESHOLD_MASK
#define BDW_EP_VALID_OPTIONS_UBOX EVENT_OPTION_EDGE_MASK | EVENT_OPTION_THRESHOLD_MASK | EVENT_OPTION_INVERT_MASK
#define BDW_EP_VALID_OPTIONS_CBOX                                                                                                                                                  \
    EVENT_OPTION_EDGE_MASK | EVENT_OPTION_INVERT_MASK | EVENT_OPTION_THRESHOLD_MASK | EVENT_OPTION_TID_MASK | EVENT_OPTION_NID_MASK | EVENT_OPTION_OPCODE_MASK |                   \
        EVENT_OPTION_STATE_MASK | EVENT_OPTION_MATCH0_MASK
#define BDW_EP_VALID_OPTIONS_WBOX                                                                                                                                                  \
    EVENT_OPTION_EDGE_MASK | EVENT_OPTION_INVERT_MASK | EVENT_OPTION_THRESHOLD_MASK | EVENT_OPTION_OCCUPANCY_MASK | EVENT_OPTION_OCCUPANCY_FILTER_MASK |                           \
        EVENT_OPTION_OCCUPANCY_EDGE_MASK | EVENT_OPTION_OCCUPANCY_INVERT_MASK
#define BDW_EP_VALID_OPTIONS_BBOX EVENT_OPTION_EDGE_MASK | EVENT_OPTION_INVERT_MASK | EVENT_OPTION_THRESHOLD_MASK
#define BDW_EP_VALID_OPTIONS_MBOX EVENT_OPTION_EDGE_MASK | EVENT_OPTION_INVERT_MASK | EVENT_OPTION_THRESHOLD_MASK
#define BDW_EP_VALID_OPTIONS_IBOX EVENT_OPTION_EDGE_MASK | EVENT_OPTION_INVERT_MASK | EVENT_OPTION_THRESHOLD_MASK
#define BDW_EP_VALID_OPTIONS_PBOX EVENT_OPTION_EDGE_MASK | EVENT_OPTION_INVERT_MASK | EVENT_OPTION_THRESHOLD_MASK
#define BDW_EP_VALID_OPTIONS_RBOX EVENT_OPTION_EDGE_MASK | EVENT_OPTION_INVERT_MASK | EVENT_OPTION_THRESHOLD_MASK
#define BDW_EP_VALID_OPTIONS_SBOX EVENT_OPTION_EDGE_MASK | EVENT_OPTION_INVERT_MASK | EVENT_OPTION_THRESHOLD_MASK | EVENT_OPTION_TID_MASK
#define BDW_EP_VALID_OPTIONS_QBOX EVENT_OPTION_EDGE_MASK | EVENT_OPTION_INVERT_MASK | EVENT_OPTION_THRESHOLD_MASK

static RegisterMap broadwellEP_counter_map[NUM_COUNTERS_BROADWELLEP] = {
    /* Fixed Counters: instructions retired, cycles unhalted core */
    { "FIXC0",     PMC0,   FIXED,    MSR_PERF_FIXED_CTR_CTRL,     MSR_PERF_FIXED_CTR0,         0,                           0,                          BDW_EP_VALID_OPTIONS_FIXED                                  },
    { "FIXC1",     PMC1,   FIXED,    MSR_PERF_FIXED_CTR_CTRL,     MSR_PERF_FIXED_CTR1,         0,                           0,                          BDW_EP_VALID_OPTIONS_FIXED                                  },
    { "FIXC2",     PMC2,   FIXED,    MSR_PERF_FIXED_CTR_CTRL,     MSR_PERF_FIXED_CTR2,         0,                           0,                          BDW_EP_VALID_OPTIONS_FIXED                                  },
    /* PMC Counters: 4 48bit wide */
    { "PMC0",      PMC3,   PMC,      MSR_PERFEVTSEL0,             MSR_PMC0,                    0,                           0,                          BDW_EP_VALID_OPTIONS_PMC                                    },
    { "PMC1",      PMC4,   PMC,      MSR_PERFEVTSEL1,             MSR_PMC1,                    0,                           0,                          BDW_EP_VALID_OPTIONS_PMC                                    },
    { "PMC2",      PMC5,   PMC,      MSR_PERFEVTSEL2,             MSR_PMC2,                    0,                           0,                          BDW_EP_VALID_OPTIONS_PMC | EVENT_OPTION_IN_TRANS_ABORT_MASK },
    { "PMC3",      PMC6,   PMC,      MSR_PERFEVTSEL3,             MSR_PMC3,                    0,                           0,                          BDW_EP_VALID_OPTIONS_PMC                                    },
    /* Additional PMC Counters: 4 48bit wide if HyperThreading is disabled*/
    { "PMC4",      PMC7,   PMC,      MSR_PERFEVTSEL4,             MSR_PMC4,                    0,                           0,                          BDW_EP_VALID_OPTIONS_PMC                                    },
    { "PMC5",      PMC8,   PMC,      MSR_PERFEVTSEL5,             MSR_PMC5,                    0,                           0,                          BDW_EP_VALID_OPTIONS_PMC                                    },
    { "PMC6",      PMC9,   PMC,      MSR_PERFEVTSEL6,             MSR_PMC6,                    0,                           0,                          BDW_EP_VALID_OPTIONS_PMC | EVENT_OPTION_IN_TRANS_ABORT_MASK },
    { "PMC7",      PMC10,  PMC,      MSR_PERFEVTSEL7,             MSR_PMC7,                    0,                           0,                          BDW_EP_VALID_OPTIONS_PMC                                    },
    /* Temperature Sensor*/
    { "TMP0",      PMC11,  THERMAL,  0,                           IA32_THERM_STATUS,           0,                           0,                          EVENT_OPTION_NONE_MASK                                      },
    /* Vcore Status*/
    { "VTG0",      PMC12,  VOLTAGE,  0,                           MSR_PERF_STATUS,             0,                           0,                          EVENT_OPTION_NONE_MASK                                      },
    /* RAPL counters */
    { "PWR0",      PMC13,  POWER,    0,                           MSR_PKG_ENERGY_STATUS,       0,                           0,                          EVENT_OPTION_NONE_MASK                                      },
    { "PWR1",      PMC14,  POWER,    0,                           MSR_PP0_ENERGY_STATUS,       0,                           0,                          EVENT_OPTION_NONE_MASK                                      },
    { "PWR2",      PMC15,  POWER,    0,                           MSR_PP1_ENERGY_STATUS,       0,                           0,                          EVENT_OPTION_NONE_MASK                                      },
    { "PWR3",      PMC16,  POWER,    0,                           MSR_DRAM_ENERGY_STATUS,      0,                           0,                          EVENT_OPTION_NONE_MASK                                      },
    { "UBOX0",     PMC17,  UBOX,     MSR_UNC_V3_U_PMON_CTL0,      MSR_UNC_V3_U_PMON_CTR0,      0,                           0,                          BDW_EP_VALID_OPTIONS_UBOX                                   },
    { "UBOX1",     PMC18,  UBOX,     MSR_UNC_V3_U_PMON_CTL1,      MSR_UNC_V3_U_PMON_CTR1,      0,                           0,                          BDW_EP_VALID_OPTIONS_UBOX                                   },
    { "UBOXFIX",   PMC19,  UBOXFIX,  MSR_UNC_V3_U_UCLK_FIXED_CTL, MSR_UNC_V3_U_UCLK_FIXED_CTR, 0,                           0,                          EVENT_OPTION_NONE_MASK                                      },
    { "CBOX0C0",   PMC20,  CBOX0,    MSR_UNC_V3_C0_PMON_CTL0,     MSR_UNC_V3_C0_PMON_CTR0,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX0C1",   PMC21,  CBOX0,    MSR_UNC_V3_C0_PMON_CTL1,     MSR_UNC_V3_C0_PMON_CTR1,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX0C2",   PMC22,  CBOX0,    MSR_UNC_V3_C0_PMON_CTL2,     MSR_UNC_V3_C0_PMON_CTR2,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX0C3",   PMC23,  CBOX0,    MSR_UNC_V3_C0_PMON_CTL3,     MSR_UNC_V3_C0_PMON_CTR3,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX1C0",   PMC24,  CBOX1,    MSR_UNC_V3_C1_PMON_CTL0,     MSR_UNC_V3_C1_PMON_CTR0,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX1C1",   PMC25,  CBOX1,    MSR_UNC_V3_C1_PMON_CTL1,     MSR_UNC_V3_C1_PMON_CTR1,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX1C2",   PMC26,  CBOX1,    MSR_UNC_V3_C1_PMON_CTL2,     MSR_UNC_V3_C1_PMON_CTR2,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX1C3",   PMC27,  CBOX1,    MSR_UNC_V3_C1_PMON_CTL3,     MSR_UNC_V3_C1_PMON_CTR3,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX2C0",   PMC28,  CBOX2,    MSR_UNC_V3_C2_PMON_CTL0,     MSR_UNC_V3_C2_PMON_CTR0,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX2C1",   PMC29,  CBOX2,    MSR_UNC_V3_C2_PMON_CTL1,     MSR_UNC_V3_C2_PMON_CTR1,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX2C2",   PMC30,  CBOX2,    MSR_UNC_V3_C2_PMON_CTL2,     MSR_UNC_V3_C2_PMON_CTR2,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX2C3",   PMC31,  CBOX2,    MSR_UNC_V3_C2_PMON_CTL3,     MSR_UNC_V3_C2_PMON_CTR3,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX3C0",   PMC32,  CBOX3,    MSR_UNC_V3_C3_PMON_CTL0,     MSR_UNC_V3_C3_PMON_CTR0,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX3C1",   PMC33,  CBOX3,    MSR_UNC_V3_C3_PMON_CTL1,     MSR_UNC_V3_C3_PMON_CTR1,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX3C2",   PMC34,  CBOX3,    MSR_UNC_V3_C3_PMON_CTL2,     MSR_UNC_V3_C3_PMON_CTR2,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX3C3",   PMC35,  CBOX3,    MSR_UNC_V3_C3_PMON_CTL3,     MSR_UNC_V3_C3_PMON_CTR3,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX4C0",   PMC36,  CBOX4,    MSR_UNC_V3_C4_PMON_CTL0,     MSR_UNC_V3_C4_PMON_CTR0,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX4C1",   PMC37,  CBOX4,    MSR_UNC_V3_C4_PMON_CTL1,     MSR_UNC_V3_C4_PMON_CTR1,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX4C2",   PMC38,  CBOX4,    MSR_UNC_V3_C4_PMON_CTL2,     MSR_UNC_V3_C4_PMON_CTR2,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX4C3",   PMC39,  CBOX4,    MSR_UNC_V3_C4_PMON_CTL3,     MSR_UNC_V3_C4_PMON_CTR3,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX5C0",   PMC40,  CBOX5,    MSR_UNC_V3_C5_PMON_CTL0,     MSR_UNC_V3_C5_PMON_CTR0,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX5C1",   PMC41,  CBOX5,    MSR_UNC_V3_C5_PMON_CTL1,     MSR_UNC_V3_C5_PMON_CTR1,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX5C2",   PMC42,  CBOX5,    MSR_UNC_V3_C5_PMON_CTL2,     MSR_UNC_V3_C5_PMON_CTR2,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX5C3",   PMC43,  CBOX5,    MSR_UNC_V3_C5_PMON_CTL3,     MSR_UNC_V3_C5_PMON_CTR3,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX6C0",   PMC44,  CBOX6,    MSR_UNC_V3_C6_PMON_CTL0,     MSR_UNC_V3_C6_PMON_CTR0,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX6C1",   PMC45,  CBOX6,    MSR_UNC_V3_C6_PMON_CTL1,     MSR_UNC_V3_C6_PMON_CTR1,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX6C2",   PMC46,  CBOX6,    MSR_UNC_V3_C6_PMON_CTL2,     MSR_UNC_V3_C6_PMON_CTR2,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX6C3",   PMC47,  CBOX6,    MSR_UNC_V3_C6_PMON_CTL3,     MSR_UNC_V3_C6_PMON_CTR3,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX7C0",   PMC48,  CBOX7,    MSR_UNC_V3_C7_PMON_CTL0,     MSR_UNC_V3_C7_PMON_CTR0,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX7C1",   PMC49,  CBOX7,    MSR_UNC_V3_C7_PMON_CTL1,     MSR_UNC_V3_C7_PMON_CTR1,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX7C2",   PMC50,  CBOX7,    MSR_UNC_V3_C7_PMON_CTL2,     MSR_UNC_V3_C7_PMON_CTR2,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX7C3",   PMC51,  CBOX7,    MSR_UNC_V3_C7_PMON_CTL3,     MSR_UNC_V3_C7_PMON_CTR3,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX8C0",   PMC52,  CBOX8,    MSR_UNC_V3_C8_PMON_CTL0,     MSR_UNC_V3_C8_PMON_CTR0,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX8C1",   PMC53,  CBOX8,    MSR_UNC_V3_C8_PMON_CTL1,     MSR_UNC_V3_C8_PMON_CTR1,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX8C2",   PMC54,  CBOX8,    MSR_UNC_V3_C8_PMON_CTL2,     MSR_UNC_V3_C8_PMON_CTR2,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX8C3",   PMC55,  CBOX8,    MSR_UNC_V3_C8_PMON_CTL3,     MSR_UNC_V3_C8_PMON_CTR3,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX9C0",   PMC56,  CBOX9,    MSR_UNC_V3_C9_PMON_CTL0,     MSR_UNC_V3_C9_PMON_CTR0,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX9C1",   PMC57,  CBOX9,    MSR_UNC_V3_C9_PMON_CTL1,     MSR_UNC_V3_C9_PMON_CTR1,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX9C2",   PMC58,  CBOX9,    MSR_UNC_V3_C9_PMON_CTL2,     MSR_UNC_V3_C9_PMON_CTR2,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX9C3",   PMC59,  CBOX9,    MSR_UNC_V3_C9_PMON_CTL3,     MSR_UNC_V3_C9_PMON_CTR3,     0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX10C0",  PMC60,  CBOX10,   MSR_UNC_V3_C10_PMON_CTL0,    MSR_UNC_V3_C10_PMON_CTR0,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX10C1",  PMC61,  CBOX10,   MSR_UNC_V3_C10_PMON_CTL1,    MSR_UNC_V3_C10_PMON_CTR1,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX10C2",  PMC62,  CBOX10,   MSR_UNC_V3_C10_PMON_CTL2,    MSR_UNC_V3_C10_PMON_CTR2,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX10C3",  PMC63,  CBOX10,   MSR_UNC_V3_C10_PMON_CTL3,    MSR_UNC_V3_C10_PMON_CTR3,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX11C0",  PMC64,  CBOX11,   MSR_UNC_V3_C11_PMON_CTL0,    MSR_UNC_V3_C11_PMON_CTR0,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX11C1",  PMC65,  CBOX11,   MSR_UNC_V3_C11_PMON_CTL1,    MSR_UNC_V3_C11_PMON_CTR1,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX11C2",  PMC66,  CBOX11,   MSR_UNC_V3_C11_PMON_CTL2,    MSR_UNC_V3_C11_PMON_CTR2,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX11C3",  PMC67,  CBOX11,   MSR_UNC_V3_C11_PMON_CTL3,    MSR_UNC_V3_C11_PMON_CTR3,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX12C0",  PMC68,  CBOX12,   MSR_UNC_V3_C12_PMON_CTL0,    MSR_UNC_V3_C12_PMON_CTR0,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX12C1",  PMC69,  CBOX12,   MSR_UNC_V3_C12_PMON_CTL1,    MSR_UNC_V3_C12_PMON_CTR1,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX12C2",  PMC70,  CBOX12,   MSR_UNC_V3_C12_PMON_CTL2,    MSR_UNC_V3_C12_PMON_CTR2,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX12C3",  PMC71,  CBOX12,   MSR_UNC_V3_C12_PMON_CTL3,    MSR_UNC_V3_C12_PMON_CTR3,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX13C0",  PMC72,  CBOX13,   MSR_UNC_V3_C13_PMON_CTL0,    MSR_UNC_V3_C13_PMON_CTR0,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX13C1",  PMC73,  CBOX13,   MSR_UNC_V3_C13_PMON_CTL1,    MSR_UNC_V3_C13_PMON_CTR1,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX13C2",  PMC74,  CBOX13,   MSR_UNC_V3_C13_PMON_CTL2,    MSR_UNC_V3_C13_PMON_CTR2,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX13C3",  PMC75,  CBOX13,   MSR_UNC_V3_C13_PMON_CTL3,    MSR_UNC_V3_C13_PMON_CTR3,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX14C0",  PMC76,  CBOX14,   MSR_UNC_V3_C14_PMON_CTL0,    MSR_UNC_V3_C14_PMON_CTR0,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX14C1",  PMC77,  CBOX14,   MSR_UNC_V3_C14_PMON_CTL1,    MSR_UNC_V3_C14_PMON_CTR1,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX14C2",  PMC78,  CBOX14,   MSR_UNC_V3_C14_PMON_CTL2,    MSR_UNC_V3_C14_PMON_CTR2,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX14C3",  PMC79,  CBOX14,   MSR_UNC_V3_C14_PMON_CTL3,    MSR_UNC_V3_C14_PMON_CTR3,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX15C0",  PMC80,  CBOX15,   MSR_UNC_V3_C15_PMON_CTL0,    MSR_UNC_V3_C15_PMON_CTR0,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX15C1",  PMC81,  CBOX15,   MSR_UNC_V3_C15_PMON_CTL1,    MSR_UNC_V3_C15_PMON_CTR1,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX15C2",  PMC82,  CBOX15,   MSR_UNC_V3_C15_PMON_CTL2,    MSR_UNC_V3_C15_PMON_CTR2,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX15C3",  PMC83,  CBOX15,   MSR_UNC_V3_C15_PMON_CTL3,    MSR_UNC_V3_C15_PMON_CTR3,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX16C0",  PMC84,  CBOX16,   MSR_UNC_V3_C16_PMON_CTL0,    MSR_UNC_V3_C16_PMON_CTR0,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX16C1",  PMC85,  CBOX16,   MSR_UNC_V3_C16_PMON_CTL1,    MSR_UNC_V3_C16_PMON_CTR1,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX16C2",  PMC86,  CBOX16,   MSR_UNC_V3_C16_PMON_CTL2,    MSR_UNC_V3_C16_PMON_CTR2,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX16C3",  PMC87,  CBOX16,   MSR_UNC_V3_C16_PMON_CTL3,    MSR_UNC_V3_C16_PMON_CTR3,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX17C0",  PMC88,  CBOX17,   MSR_UNC_V3_C17_PMON_CTL0,    MSR_UNC_V3_C17_PMON_CTR0,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX17C1",  PMC89,  CBOX17,   MSR_UNC_V3_C17_PMON_CTL1,    MSR_UNC_V3_C17_PMON_CTR1,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX17C2",  PMC90,  CBOX17,   MSR_UNC_V3_C17_PMON_CTL2,    MSR_UNC_V3_C17_PMON_CTR2,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX17C3",  PMC91,  CBOX17,   MSR_UNC_V3_C17_PMON_CTL3,    MSR_UNC_V3_C17_PMON_CTR3,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX18C0",  PMC92,  CBOX18,   MSR_UNC_V3_C18_PMON_CTL0,    MSR_UNC_V3_C18_PMON_CTR0,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX18C1",  PMC93,  CBOX18,   MSR_UNC_V3_C18_PMON_CTL1,    MSR_UNC_V3_C18_PMON_CTR1,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX18C2",  PMC94,  CBOX18,   MSR_UNC_V3_C18_PMON_CTL2,    MSR_UNC_V3_C18_PMON_CTR2,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX18C3",  PMC95,  CBOX18,   MSR_UNC_V3_C18_PMON_CTL3,    MSR_UNC_V3_C18_PMON_CTR3,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX19C0",  PMC96,  CBOX19,   MSR_UNC_V3_C19_PMON_CTL0,    MSR_UNC_V3_C19_PMON_CTR0,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX19C1",  PMC97,  CBOX19,   MSR_UNC_V3_C19_PMON_CTL1,    MSR_UNC_V3_C19_PMON_CTR1,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX19C2",  PMC98,  CBOX19,   MSR_UNC_V3_C19_PMON_CTL2,    MSR_UNC_V3_C19_PMON_CTR2,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX19C3",  PMC99,  CBOX19,   MSR_UNC_V3_C19_PMON_CTL3,    MSR_UNC_V3_C19_PMON_CTR3,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX20C0",  PMC100, CBOX20,   MSR_UNC_V3_C20_PMON_CTL0,    MSR_UNC_V3_C20_PMON_CTR0,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX20C1",  PMC101, CBOX20,   MSR_UNC_V3_C20_PMON_CTL1,    MSR_UNC_V3_C20_PMON_CTR1,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX20C2",  PMC102, CBOX20,   MSR_UNC_V3_C20_PMON_CTL2,    MSR_UNC_V3_C20_PMON_CTR2,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX20C3",  PMC103, CBOX20,   MSR_UNC_V3_C20_PMON_CTL3,    MSR_UNC_V3_C20_PMON_CTR3,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX21C0",  PMC104, CBOX21,   MSR_UNC_V3_C21_PMON_CTL0,    MSR_UNC_V3_C21_PMON_CTR0,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX21C1",  PMC105, CBOX21,   MSR_UNC_V3_C21_PMON_CTL1,    MSR_UNC_V3_C21_PMON_CTR1,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX21C2",  PMC106, CBOX21,   MSR_UNC_V3_C21_PMON_CTL2,    MSR_UNC_V3_C21_PMON_CTR2,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX21C3",  PMC107, CBOX21,   MSR_UNC_V3_C21_PMON_CTL3,    MSR_UNC_V3_C21_PMON_CTR3,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX22C0",  PMC108, CBOX22,   MSR_UNC_V3_C22_PMON_CTL0,    MSR_UNC_V3_C22_PMON_CTR0,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX22C1",  PMC109, CBOX22,   MSR_UNC_V3_C22_PMON_CTL1,    MSR_UNC_V3_C22_PMON_CTR1,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX22C2",  PMC110, CBOX22,   MSR_UNC_V3_C22_PMON_CTL2,    MSR_UNC_V3_C22_PMON_CTR2,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX22C3",  PMC111, CBOX22,   MSR_UNC_V3_C22_PMON_CTL3,    MSR_UNC_V3_C22_PMON_CTR3,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX23C0",  PMC112, CBOX23,   MSR_UNC_V3_C23_PMON_CTL0,    MSR_UNC_V3_C23_PMON_CTR0,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX23C1",  PMC113, CBOX23,   MSR_UNC_V3_C23_PMON_CTL1,    MSR_UNC_V3_C23_PMON_CTR1,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX23C2",  PMC114, CBOX23,   MSR_UNC_V3_C23_PMON_CTL2,    MSR_UNC_V3_C23_PMON_CTR2,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "CBOX23C3",  PMC115, CBOX23,   MSR_UNC_V3_C23_PMON_CTL3,    MSR_UNC_V3_C23_PMON_CTR3,    0,                           0,                          BDW_EP_VALID_OPTIONS_CBOX                                   },
    { "WBOX0",     PMC116, WBOX,     MSR_UNC_V3_PCU_PMON_CTL0,    MSR_UNC_V3_PCU_PMON_CTR0,    0,                           0,                          BDW_EP_VALID_OPTIONS_WBOX                                   },
    { "WBOX1",     PMC117, WBOX,     MSR_UNC_V3_PCU_PMON_CTL1,    MSR_UNC_V3_PCU_PMON_CTR1,    0,                           0,                          BDW_EP_VALID_OPTIONS_WBOX                                   },
    { "WBOX2",     PMC118, WBOX,     MSR_UNC_V3_PCU_PMON_CTL2,    MSR_UNC_V3_PCU_PMON_CTR2,    0,                           0,                          BDW_EP_VALID_OPTIONS_WBOX                                   },
    { "WBOX3",     PMC119, WBOX,     MSR_UNC_V3_PCU_PMON_CTL3,    MSR_UNC_V3_PCU_PMON_CTR3,    0,                           0,                          BDW_EP_VALID_OPTIONS_WBOX                                   },
    { "WBOX0FIX",  PMC120, WBOX0FIX, 0,                           MSR_UNC_V3_PCU_CC3_CTR,      0,                           0,                          EVENT_OPTION_NONE_MASK                                      },
    { "WBOX1FIX",  PMC121, WBOX0FIX, 0,                           MSR_UNC_V3_PCU_CC6_CTR,      0,                           0,                          EVENT_OPTION_NONE_MASK                                      },
    { "BBOX0C0",   PMC122, BBOX0,    PCI_UNC_HA_PMON_CTL_0,       PCI_UNC_HA_PMON_CTR_0_A,     PCI_UNC_HA_PMON_CTR_0_B,     PCI_HA_DEVICE_0,            BDW_EP_VALID_OPTIONS_BBOX                                   },
    { "BBOX0C1",   PMC123, BBOX0,    PCI_UNC_HA_PMON_CTL_1,       PCI_UNC_HA_PMON_CTR_1_A,     PCI_UNC_HA_PMON_CTR_1_B,     PCI_HA_DEVICE_0,            BDW_EP_VALID_OPTIONS_BBOX                                   },
    { "BBOX0C2",   PMC124, BBOX0,    PCI_UNC_HA_PMON_CTL_2,       PCI_UNC_HA_PMON_CTR_2_A,     PCI_UNC_HA_PMON_CTR_2_B,     PCI_HA_DEVICE_0,            BDW_EP_VALID_OPTIONS_BBOX                                   },
    { "BBOX0C3",   PMC125, BBOX0,    PCI_UNC_HA_PMON_CTL_3,       PCI_UNC_HA_PMON_CTR_3_A,     PCI_UNC_HA_PMON_CTR_3_B,     PCI_HA_DEVICE_0,            BDW_EP_VALID_OPTIONS_BBOX                                   },
    { "BBOX1C0",   PMC126, BBOX1,    PCI_UNC_HA_PMON_CTL_0,       PCI_UNC_HA_PMON_CTR_0_A,     PCI_UNC_HA_PMON_CTR_0_B,     PCI_HA_DEVICE_1,            BDW_EP_VALID_OPTIONS_BBOX                                   },
    { "BBOX1C1",   PMC127, BBOX1,    PCI_UNC_HA_PMON_CTL_1,       PCI_UNC_HA_PMON_CTR_1_A,     PCI_UNC_HA_PMON_CTR_1_B,     PCI_HA_DEVICE_1,            BDW_EP_VALID_OPTIONS_BBOX                                   },
    { "BBOX1C2",   PMC128, BBOX1,    PCI_UNC_HA_PMON_CTL_2,       PCI_UNC_HA_PMON_CTR_2_A,     PCI_UNC_HA_PMON_CTR_2_B,     PCI_HA_DEVICE_1,            BDW_EP_VALID_OPTIONS_BBOX                                   },
    { "BBOX1C3",   PMC129, BBOX1,    PCI_UNC_HA_PMON_CTL_3,       PCI_UNC_HA_PMON_CTR_3_A,     PCI_UNC_HA_PMON_CTR_3_B,     PCI_HA_DEVICE_1,            BDW_EP_VALID_OPTIONS_BBOX                                   },
    { "MBOX0C0",   PMC130, MBOX0,    PCI_UNC_MC_PMON_CTL_0,       PCI_UNC_MC_PMON_CTR_0_A,     PCI_UNC_MC_PMON_CTR_0_B,     PCI_IMC_DEVICE_0_CH_0,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX0C1",   PMC131, MBOX0,    PCI_UNC_MC_PMON_CTL_1,       PCI_UNC_MC_PMON_CTR_1_A,     PCI_UNC_MC_PMON_CTR_1_B,     PCI_IMC_DEVICE_0_CH_0,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX0C2",   PMC132, MBOX0,    PCI_UNC_MC_PMON_CTL_2,       PCI_UNC_MC_PMON_CTR_2_A,     PCI_UNC_MC_PMON_CTR_2_B,     PCI_IMC_DEVICE_0_CH_0,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX0FIX",  PMC133, MBOX0FIX, PCI_UNC_MC_PMON_FIXED_CTL,   PCI_UNC_MC_PMON_FIXED_CTR_A, PCI_UNC_MC_PMON_FIXED_CTR_B, PCI_IMC_DEVICE_0_CH_0,      EVENT_OPTION_INVERT_MASK                                    },
    { "MBOX0C3",   PMC134, MBOX0,    PCI_UNC_MC_PMON_CTL_3,       PCI_UNC_MC_PMON_CTR_3_A,     PCI_UNC_MC_PMON_CTR_3_B,     PCI_IMC_DEVICE_0_CH_0,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX1C0",   PMC135, MBOX1,    PCI_UNC_MC_PMON_CTL_0,       PCI_UNC_MC_PMON_CTR_0_A,     PCI_UNC_MC_PMON_CTR_0_B,     PCI_IMC_DEVICE_0_CH_1,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX1C1",   PMC136, MBOX1,    PCI_UNC_MC_PMON_CTL_1,       PCI_UNC_MC_PMON_CTR_1_A,     PCI_UNC_MC_PMON_CTR_1_B,     PCI_IMC_DEVICE_0_CH_1,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX1C2",   PMC137, MBOX1,    PCI_UNC_MC_PMON_CTL_2,       PCI_UNC_MC_PMON_CTR_2_A,     PCI_UNC_MC_PMON_CTR_2_B,     PCI_IMC_DEVICE_0_CH_1,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX1C3",   PMC138, MBOX1,    PCI_UNC_MC_PMON_CTL_3,       PCI_UNC_MC_PMON_CTR_3_A,     PCI_UNC_MC_PMON_CTR_3_B,     PCI_IMC_DEVICE_0_CH_1,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX1FIX",  PMC139, MBOX1FIX, PCI_UNC_MC_PMON_FIXED_CTL,   PCI_UNC_MC_PMON_FIXED_CTR_A, PCI_UNC_MC_PMON_FIXED_CTR_B, PCI_IMC_DEVICE_0_CH_1,      EVENT_OPTION_INVERT_MASK                                    },
    { "MBOX2C0",   PMC140, MBOX2,    PCI_UNC_MC_PMON_CTL_0,       PCI_UNC_MC_PMON_CTR_0_A,     PCI_UNC_MC_PMON_CTR_0_B,     PCI_IMC_DEVICE_0_CH_2,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX2C1",   PMC141, MBOX2,    PCI_UNC_MC_PMON_CTL_1,       PCI_UNC_MC_PMON_CTR_1_A,     PCI_UNC_MC_PMON_CTR_1_B,     PCI_IMC_DEVICE_0_CH_2,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX2C2",   PMC142, MBOX2,    PCI_UNC_MC_PMON_CTL_2,       PCI_UNC_MC_PMON_CTR_2_A,     PCI_UNC_MC_PMON_CTR_2_B,     PCI_IMC_DEVICE_0_CH_2,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX2C3",   PMC143, MBOX2,    PCI_UNC_MC_PMON_CTL_3,       PCI_UNC_MC_PMON_CTR_3_A,     PCI_UNC_MC_PMON_CTR_3_B,     PCI_IMC_DEVICE_0_CH_2,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX2FIX",  PMC144, MBOX2FIX, PCI_UNC_MC_PMON_FIXED_CTL,   PCI_UNC_MC_PMON_FIXED_CTR_A, PCI_UNC_MC_PMON_FIXED_CTR_B, PCI_IMC_DEVICE_0_CH_2,      EVENT_OPTION_INVERT_MASK                                    },
    { "MBOX3C0",   PMC145, MBOX3,    PCI_UNC_MC_PMON_CTL_0,       PCI_UNC_MC_PMON_CTR_0_A,     PCI_UNC_MC_PMON_CTR_0_B,     PCI_IMC_DEVICE_0_CH_3,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX3C1",   PMC146, MBOX3,    PCI_UNC_MC_PMON_CTL_1,       PCI_UNC_MC_PMON_CTR_1_A,     PCI_UNC_MC_PMON_CTR_1_B,     PCI_IMC_DEVICE_0_CH_3,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX3C2",   PMC147, MBOX3,    PCI_UNC_MC_PMON_CTL_2,       PCI_UNC_MC_PMON_CTR_2_A,     PCI_UNC_MC_PMON_CTR_2_B,     PCI_IMC_DEVICE_0_CH_3,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX3C3",   PMC148, MBOX3,    PCI_UNC_MC_PMON_CTL_3,       PCI_UNC_MC_PMON_CTR_3_A,     PCI_UNC_MC_PMON_CTR_3_B,     PCI_IMC_DEVICE_0_CH_3,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX3FIX",  PMC149, MBOX3FIX, PCI_UNC_MC_PMON_FIXED_CTL,   PCI_UNC_MC_PMON_FIXED_CTR_A, PCI_UNC_MC_PMON_FIXED_CTR_B, PCI_IMC_DEVICE_0_CH_3,      EVENT_OPTION_INVERT_MASK                                    },
    { "MBOX4C0",   PMC150, MBOX4,    PCI_UNC_MC_PMON_CTL_0,       PCI_UNC_MC_PMON_CTR_0_A,     PCI_UNC_MC_PMON_CTR_0_B,     PCI_IMC_DEVICE_1_CH_0,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX4C1",   PMC151, MBOX4,    PCI_UNC_MC_PMON_CTL_1,       PCI_UNC_MC_PMON_CTR_1_A,     PCI_UNC_MC_PMON_CTR_1_B,     PCI_IMC_DEVICE_1_CH_0,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX4C2",   PMC152, MBOX4,    PCI_UNC_MC_PMON_CTL_2,       PCI_UNC_MC_PMON_CTR_2_A,     PCI_UNC_MC_PMON_CTR_2_B,     PCI_IMC_DEVICE_1_CH_0,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX4C3",   PMC153, MBOX4,    PCI_UNC_MC_PMON_CTL_3,       PCI_UNC_MC_PMON_CTR_3_A,     PCI_UNC_MC_PMON_CTR_3_B,     PCI_IMC_DEVICE_1_CH_0,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX4FIX",  PMC154, MBOX4FIX, PCI_UNC_MC_PMON_FIXED_CTL,   PCI_UNC_MC_PMON_FIXED_CTR_A, PCI_UNC_MC_PMON_FIXED_CTR_B, PCI_IMC_DEVICE_1_CH_0,      EVENT_OPTION_INVERT_MASK                                    },
    { "MBOX5C0",   PMC155, MBOX5,    PCI_UNC_MC_PMON_CTL_0,       PCI_UNC_MC_PMON_CTR_0_A,     PCI_UNC_MC_PMON_CTR_0_B,     PCI_IMC_DEVICE_1_CH_1,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX5C1",   PMC156, MBOX5,    PCI_UNC_MC_PMON_CTL_1,       PCI_UNC_MC_PMON_CTR_1_A,     PCI_UNC_MC_PMON_CTR_1_B,     PCI_IMC_DEVICE_1_CH_1,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX5C2",   PMC157, MBOX5,    PCI_UNC_MC_PMON_CTL_2,       PCI_UNC_MC_PMON_CTR_2_A,     PCI_UNC_MC_PMON_CTR_2_B,     PCI_IMC_DEVICE_1_CH_1,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX5C3",   PMC158, MBOX5,    PCI_UNC_MC_PMON_CTL_3,       PCI_UNC_MC_PMON_CTR_3_A,     PCI_UNC_MC_PMON_CTR_3_B,     PCI_IMC_DEVICE_1_CH_1,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX5FIX",  PMC159, MBOX5FIX, PCI_UNC_MC_PMON_FIXED_CTL,   PCI_UNC_MC_PMON_FIXED_CTR_A, PCI_UNC_MC_PMON_FIXED_CTR_B, PCI_IMC_DEVICE_1_CH_1,      EVENT_OPTION_INVERT_MASK                                    },
    { "MBOX6C0",   PMC160, MBOX6,    PCI_UNC_MC_PMON_CTL_0,       PCI_UNC_MC_PMON_CTR_0_A,     PCI_UNC_MC_PMON_CTR_0_B,     PCI_IMC_DEVICE_1_CH_2,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX6C1",   PMC161, MBOX6,    PCI_UNC_MC_PMON_CTL_1,       PCI_UNC_MC_PMON_CTR_1_A,     PCI_UNC_MC_PMON_CTR_1_B,     PCI_IMC_DEVICE_1_CH_2,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX6C2",   PMC162, MBOX6,    PCI_UNC_MC_PMON_CTL_2,       PCI_UNC_MC_PMON_CTR_2_A,     PCI_UNC_MC_PMON_CTR_2_B,     PCI_IMC_DEVICE_1_CH_2,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX6C3",   PMC163, MBOX6,    PCI_UNC_MC_PMON_CTL_3,       PCI_UNC_MC_PMON_CTR_3_A,     PCI_UNC_MC_PMON_CTR_3_B,     PCI_IMC_DEVICE_1_CH_2,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX6FIX",  PMC164, MBOX6FIX, PCI_UNC_MC_PMON_FIXED_CTL,   PCI_UNC_MC_PMON_FIXED_CTR_A, PCI_UNC_MC_PMON_FIXED_CTR_B, PCI_IMC_DEVICE_1_CH_2,      EVENT_OPTION_INVERT_MASK                                    },
    { "MBOX7C0",   PMC165, MBOX7,    PCI_UNC_MC_PMON_CTL_0,       PCI_UNC_MC_PMON_CTR_0_A,     PCI_UNC_MC_PMON_CTR_0_B,     PCI_IMC_DEVICE_1_CH_3,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX7C1",   PMC166, MBOX7,    PCI_UNC_MC_PMON_CTL_1,       PCI_UNC_MC_PMON_CTR_1_A,     PCI_UNC_MC_PMON_CTR_1_B,     PCI_IMC_DEVICE_1_CH_3,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX7C2",   PMC167, MBOX7,    PCI_UNC_MC_PMON_CTL_2,       PCI_UNC_MC_PMON_CTR_2_A,     PCI_UNC_MC_PMON_CTR_2_B,     PCI_IMC_DEVICE_1_CH_3,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX7C3",   PMC168, MBOX7,    PCI_UNC_MC_PMON_CTL_3,       PCI_UNC_MC_PMON_CTR_3_A,     PCI_UNC_MC_PMON_CTR_3_B,     PCI_IMC_DEVICE_1_CH_3,      BDW_EP_VALID_OPTIONS_MBOX                                   },
    { "MBOX7FIX",  PMC169, MBOX7FIX, PCI_UNC_MC_PMON_FIXED_CTL,   PCI_UNC_MC_PMON_FIXED_CTR_A, PCI_UNC_MC_PMON_FIXED_CTR_B, PCI_IMC_DEVICE_1_CH_3,      EVENT_OPTION_INVERT_MASK                                    },
    { "IBOX0C0",   PMC170, IBOX0,    PCI_UNC_IRP0_PMON_CTL_0,     PCI_UNC_IRP0_PMON_CTR_0,     0,                           PCI_IRP_DEVICE,             BDW_EP_VALID_OPTIONS_IBOX                                   },
    { "IBOX0C1",   PMC171, IBOX0,    PCI_UNC_IRP0_PMON_CTL_1,     PCI_UNC_IRP0_PMON_CTR_1,     0,                           PCI_IRP_DEVICE,             BDW_EP_VALID_OPTIONS_IBOX                                   },
    { "IBOX1C0",   PMC172, IBOX1,    PCI_UNC_IRP1_PMON_CTL_0,     PCI_UNC_IRP1_PMON_CTR_0,     0,                           PCI_IRP_DEVICE,             BDW_EP_VALID_OPTIONS_IBOX                                   },
    { "IBOX1C1",   PMC173, IBOX1,    PCI_UNC_IRP1_PMON_CTL_1,     PCI_UNC_IRP1_PMON_CTR_1,     0,                           PCI_IRP_DEVICE,             BDW_EP_VALID_OPTIONS_IBOX                                   },
    { "PBOX0",     PMC174, PBOX,     PCI_UNC_R2PCIE_PMON_CTL_0,   PCI_UNC_R2PCIE_PMON_CTR_0_A, PCI_UNC_R2PCIE_PMON_CTR_0_B, PCI_R2PCIE_DEVICE,          BDW_EP_VALID_OPTIONS_PBOX                                   },
    { "PBOX1",     PMC175, PBOX,     PCI_UNC_R2PCIE_PMON_CTL_1,   PCI_UNC_R2PCIE_PMON_CTR_1_A, PCI_UNC_R2PCIE_PMON_CTR_1_B, PCI_R2PCIE_DEVICE,          BDW_EP_VALID_OPTIONS_PBOX                                   },
    { "PBOX2",     PMC176, PBOX,     PCI_UNC_R2PCIE_PMON_CTL_2,   PCI_UNC_R2PCIE_PMON_CTR_2_A, PCI_UNC_R2PCIE_PMON_CTR_2_B, PCI_R2PCIE_DEVICE,          BDW_EP_VALID_OPTIONS_PBOX                                   },
    { "PBOX3",     PMC177, PBOX,     PCI_UNC_R2PCIE_PMON_CTL_3,   PCI_UNC_R2PCIE_PMON_CTR_3_A, PCI_UNC_R2PCIE_PMON_CTR_3_B, PCI_R2PCIE_DEVICE,          BDW_EP_VALID_OPTIONS_PBOX                                   },
    { "RBOX0C0",   PMC178, RBOX0,    PCI_UNC_R3QPI_PMON_CTL_0,    PCI_UNC_R3QPI_PMON_CTR_0_A,  PCI_UNC_R3QPI_PMON_CTR_0_B,  PCI_R3QPI_DEVICE_LINK_0,    BDW_EP_VALID_OPTIONS_RBOX                                   },
    { "RBOX0C1",   PMC179, RBOX0,    PCI_UNC_R3QPI_PMON_CTL_1,    PCI_UNC_R3QPI_PMON_CTR_1_A,  PCI_UNC_R3QPI_PMON_CTR_1_B,  PCI_R3QPI_DEVICE_LINK_0,    BDW_EP_VALID_OPTIONS_RBOX                                   },
    { "RBOX0C2",   PMC180, RBOX0,    PCI_UNC_R3QPI_PMON_CTL_2,    PCI_UNC_R3QPI_PMON_CTR_2_A,  PCI_UNC_R3QPI_PMON_CTR_2_B,  PCI_R3QPI_DEVICE_LINK_0,    BDW_EP_VALID_OPTIONS_RBOX                                   },
    { "RBOX1C0",   PMC181, RBOX1,    PCI_UNC_R3QPI_PMON_CTL_0,    PCI_UNC_R3QPI_PMON_CTR_0_A,  PCI_UNC_R3QPI_PMON_CTR_0_B,  PCI_R3QPI_DEVICE_LINK_1,    BDW_EP_VALID_OPTIONS_RBOX                                   },
    { "RBOX1C1",   PMC182, RBOX1,    PCI_UNC_R3QPI_PMON_CTL_1,    PCI_UNC_R3QPI_PMON_CTR_1_A,  PCI_UNC_R3QPI_PMON_CTR_1_B,  PCI_R3QPI_DEVICE_LINK_1,    BDW_EP_VALID_OPTIONS_RBOX                                   },
    { "RBOX1C2",   PMC183, RBOX1,    PCI_UNC_R3QPI_PMON_CTL_2,    PCI_UNC_R3QPI_PMON_CTR_2_A,  PCI_UNC_R3QPI_PMON_CTR_2_B,  PCI_R3QPI_DEVICE_LINK_1,    BDW_EP_VALID_OPTIONS_RBOX                                   },
    { "SBOX0C0",   PMC184, SBOX0,    MSR_UNC_V3_S0_PMON_CTL_0,    MSR_UNC_V3_S0_PMON_CTR_0,    0,                           0,                          BDW_EP_VALID_OPTIONS_SBOX                                   },
    { "SBOX0C1",   PMC185, SBOX0,    MSR_UNC_V3_S0_PMON_CTL_1,    MSR_UNC_V3_S0_PMON_CTR_1,    0,                           0,                          BDW_EP_VALID_OPTIONS_SBOX                                   },
    { "SBOX0C2",   PMC186, SBOX0,    MSR_UNC_V3_S0_PMON_CTL_2,    MSR_UNC_V3_S0_PMON_CTR_2,    0,                           0,                          BDW_EP_VALID_OPTIONS_SBOX                                   },
    { "SBOX0C3",   PMC187, SBOX0,    MSR_UNC_V3_S0_PMON_CTL_3,    MSR_UNC_V3_S0_PMON_CTR_3,    0,                           0,                          BDW_EP_VALID_OPTIONS_SBOX                                   },
    { "SBOX1C0",   PMC188, SBOX1,    MSR_UNC_V3_S1_PMON_CTL_0,    MSR_UNC_V3_S1_PMON_CTR_0,    0,                           0,                          BDW_EP_VALID_OPTIONS_SBOX                                   },
    { "SBOX1C1",   PMC189, SBOX1,    MSR_UNC_V3_S1_PMON_CTL_1,    MSR_UNC_V3_S1_PMON_CTR_1,    0,                           0,                          BDW_EP_VALID_OPTIONS_SBOX                                   },
    { "SBOX1C2",   PMC190, SBOX1,    MSR_UNC_V3_S1_PMON_CTL_2,    MSR_UNC_V3_S1_PMON_CTR_2,    0,                           0,                          BDW_EP_VALID_OPTIONS_SBOX                                   },
    { "SBOX1C3",   PMC191, SBOX1,    MSR_UNC_V3_S1_PMON_CTL_3,    MSR_UNC_V3_S1_PMON_CTR_3,    0,                           0,                          BDW_EP_VALID_OPTIONS_SBOX                                   },
    { "SBOX2C0",   PMC192, SBOX2,    MSR_UNC_V3_S2_PMON_CTL_0,    MSR_UNC_V3_S2_PMON_CTR_0,    0,                           0,                          BDW_EP_VALID_OPTIONS_SBOX                                   },
    { "SBOX2C1",   PMC193, SBOX2,    MSR_UNC_V3_S2_PMON_CTL_1,    MSR_UNC_V3_S2_PMON_CTR_1,    0,                           0,                          BDW_EP_VALID_OPTIONS_SBOX                                   },
    { "SBOX2C2",   PMC194, SBOX2,    MSR_UNC_V3_S2_PMON_CTL_2,    MSR_UNC_V3_S2_PMON_CTR_2,    0,                           0,                          BDW_EP_VALID_OPTIONS_SBOX                                   },
    { "SBOX2C3",   PMC195, SBOX2,    MSR_UNC_V3_S2_PMON_CTL_3,    MSR_UNC_V3_S2_PMON_CTR_3,    0,                           0,                          BDW_EP_VALID_OPTIONS_SBOX                                   },
    { "SBOX3C0",   PMC196, SBOX3,    MSR_UNC_V3_S3_PMON_CTL_0,    MSR_UNC_V3_S3_PMON_CTR_0,    0,                           0,                          BDW_EP_VALID_OPTIONS_SBOX                                   },
    { "SBOX3C1",   PMC197, SBOX3,    MSR_UNC_V3_S3_PMON_CTL_1,    MSR_UNC_V3_S3_PMON_CTR_1,    0,                           0,                          BDW_EP_VALID_OPTIONS_SBOX                                   },
    { "SBOX3C2",   PMC198, SBOX3,    MSR_UNC_V3_S3_PMON_CTL_2,    MSR_UNC_V3_S3_PMON_CTR_2,    0,                           0,                          BDW_EP_VALID_OPTIONS_SBOX                                   },
    { "SBOX3C3",   PMC199, SBOX3,    MSR_UNC_V3_S3_PMON_CTL_3,    MSR_UNC_V3_S3_PMON_CTR_3,    0,                           0,                          BDW_EP_VALID_OPTIONS_SBOX                                   },
    { "QBOX0C0",   PMC200, QBOX0,    PCI_UNC_V3_QPI_PMON_CTL_0,   PCI_UNC_V3_QPI_PMON_CTR_0_A, PCI_UNC_V3_QPI_PMON_CTR_0_B, PCI_QPI_DEVICE_PORT_0,      BDW_EP_VALID_OPTIONS_QBOX                                   },
    { "QBOX0C1",   PMC201, QBOX0,    PCI_UNC_V3_QPI_PMON_CTL_1,   PCI_UNC_V3_QPI_PMON_CTR_1_A, PCI_UNC_V3_QPI_PMON_CTR_1_B, PCI_QPI_DEVICE_PORT_0,      BDW_EP_VALID_OPTIONS_QBOX                                   },
    { "QBOX0C2",   PMC202, QBOX0,    PCI_UNC_V3_QPI_PMON_CTL_2,   PCI_UNC_V3_QPI_PMON_CTR_2_A, PCI_UNC_V3_QPI_PMON_CTR_2_B, PCI_QPI_DEVICE_PORT_0,      BDW_EP_VALID_OPTIONS_QBOX                                   },
    { "QBOX0C3",   PMC203, QBOX0,    PCI_UNC_V3_QPI_PMON_CTL_3,   PCI_UNC_V3_QPI_PMON_CTR_3_A, PCI_UNC_V3_QPI_PMON_CTR_3_B, PCI_QPI_DEVICE_PORT_0,      BDW_EP_VALID_OPTIONS_QBOX                                   },
    { "QBOX1C0",   PMC204, QBOX1,    PCI_UNC_V3_QPI_PMON_CTL_0,   PCI_UNC_V3_QPI_PMON_CTR_0_A, PCI_UNC_V3_QPI_PMON_CTR_0_B, PCI_QPI_DEVICE_PORT_1,      BDW_EP_VALID_OPTIONS_QBOX                                   },
    { "QBOX1C1",   PMC205, QBOX1,    PCI_UNC_V3_QPI_PMON_CTL_1,   PCI_UNC_V3_QPI_PMON_CTR_1_A, PCI_UNC_V3_QPI_PMON_CTR_1_B, PCI_QPI_DEVICE_PORT_1,      BDW_EP_VALID_OPTIONS_QBOX                                   },
    { "QBOX1C2",   PMC206, QBOX1,    PCI_UNC_V3_QPI_PMON_CTL_2,   PCI_UNC_V3_QPI_PMON_CTR_2_A, PCI_UNC_V3_QPI_PMON_CTR_2_B, PCI_QPI_DEVICE_PORT_1,      BDW_EP_VALID_OPTIONS_QBOX                                   },
    { "QBOX1C3",   PMC207, QBOX1,    PCI_UNC_V3_QPI_PMON_CTL_3,   PCI_UNC_V3_QPI_PMON_CTR_3_A, PCI_UNC_V3_QPI_PMON_CTR_3_B, PCI_QPI_DEVICE_PORT_1,      BDW_EP_VALID_OPTIONS_QBOX                                   },
    { "QBOX2C0",   PMC208, QBOX2,    PCI_UNC_V3_QPI_PMON_CTL_0,   PCI_UNC_V3_QPI_PMON_CTR_0_A, PCI_UNC_V3_QPI_PMON_CTR_0_B, PCI_QPI_DEVICE_PORT_2,      BDW_EP_VALID_OPTIONS_QBOX                                   },
    { "QBOX2C1",   PMC209, QBOX2,    PCI_UNC_V3_QPI_PMON_CTL_1,   PCI_UNC_V3_QPI_PMON_CTR_1_A, PCI_UNC_V3_QPI_PMON_CTR_1_B, PCI_QPI_DEVICE_PORT_2,      BDW_EP_VALID_OPTIONS_QBOX                                   },
    { "QBOX2C2",   PMC210, QBOX2,    PCI_UNC_V3_QPI_PMON_CTL_2,   PCI_UNC_V3_QPI_PMON_CTR_2_A, PCI_UNC_V3_QPI_PMON_CTR_2_B, PCI_QPI_DEVICE_PORT_2,      BDW_EP_VALID_OPTIONS_QBOX                                   },
    { "QBOX2C3",   PMC211, QBOX2,    PCI_UNC_V3_QPI_PMON_CTL_3,   PCI_UNC_V3_QPI_PMON_CTR_3_A, PCI_UNC_V3_QPI_PMON_CTR_3_B, PCI_QPI_DEVICE_PORT_2,      BDW_EP_VALID_OPTIONS_QBOX                                   },
    { "QBOX0FIX0", PMC212, QBOX0FIX, 0x0,                         PCI_UNC_V3_QPI_RATE_STATUS,  0x0,                         PCI_QPI_MISC_DEVICE_PORT_0, EVENT_OPTION_NONE_MASK                                      },
    { "QBOX0FIX1", PMC213, QBOX0FIX, 0x0,                         PCI_UNC_V3_QPI_LINK_IDLE,    0x0,                         PCI_QPI_MISC_DEVICE_PORT_0, EVENT_OPTION_NONE_MASK                                      },
    { "QBOX0FIX2", PMC214, QBOX0FIX, 0x0,                         PCI_UNC_V3_QPI_LINK_LLR,     0x0,                         PCI_QPI_MISC_DEVICE_PORT_0, EVENT_OPTION_NONE_MASK                                      },
    { "QBOX1FIX0", PMC215, QBOX1FIX, 0x0,                         PCI_UNC_V3_QPI_RATE_STATUS,  0x0,                         PCI_QPI_MISC_DEVICE_PORT_1, EVENT_OPTION_NONE_MASK                                      },
    { "QBOX1FIX1", PMC216, QBOX1FIX, 0x0,                         PCI_UNC_V3_QPI_LINK_IDLE,    0x0,                         PCI_QPI_MISC_DEVICE_PORT_1, EVENT_OPTION_NONE_MASK                                      },
    { "QBOX1FIX2", PMC217, QBOX1FIX, 0x0,                         PCI_UNC_V3_QPI_LINK_LLR,     0x0,                         PCI_QPI_MISC_DEVICE_PORT_1, EVENT_OPTION_NONE_MASK                                      },
    { "QBOX2FIX0", PMC218, QBOX2FIX, 0x0,                         PCI_UNC_V3_QPI_RATE_STATUS,  0x0,                         PCI_QPI_MISC_DEVICE_PORT_2, EVENT_OPTION_NONE_MASK                                      },
    { "QBOX2FIX1", PMC219, QBOX2FIX, 0x0,                         PCI_UNC_V3_QPI_LINK_IDLE,    0x0,                         PCI_QPI_MISC_DEVICE_PORT_2, EVENT_OPTION_NONE_MASK                                      },
    { "QBOX2FIX2", PMC220, QBOX2FIX, 0x0,                         PCI_UNC_V3_QPI_LINK_LLR,     0x0,                         PCI_QPI_MISC_DEVICE_PORT_2, EVENT_OPTION_NONE_MASK                                      },
};

static BoxMap broadwellEP_box_map[NUM_UNITS] = {
    [PMC]      = { MSR_PERF_GLOBAL_CTRL,        MSR_PERF_GLOBAL_STATUS,         MSR_PERF_GLOBAL_OVF_CTRL,       0,  0, 0,                          48, 0,                               0 },
    [THERMAL]  = { 0,                           0,                              0,                              0,  0, 0,                          8,  0,                               0 },
    [VOLTAGE]  = { 0,                           0,                              0,                              0,  0, 0,                          16, 0,                               0 },
    [FIXED]    = { MSR_PERF_GLOBAL_CTRL,        MSR_PERF_GLOBAL_STATUS,         MSR_PERF_GLOBAL_OVF_CTRL,       0,  0, 0,                          48, 0,                               0 },
    [POWER]    = { 0,                           0,                              0,                              0,  0, 0,                          32, 0,                               0 },
    [UBOX]     = { 0,                           MSR_UNC_V3_U_PMON_BOX_STATUS,   MSR_UNC_V3_U_PMON_BOX_STATUS,   1,  0, 0,                          48, 0,                               0 },
    [UBOXFIX]  = { 0,                           MSR_UNC_V3_U_PMON_BOX_STATUS,   MSR_UNC_V3_U_PMON_BOX_STATUS,   0,  0, 0,                          48, 0,                               0 },
    [CBOX0]    = { MSR_UNC_V3_C0_PMON_BOX_CTL,
                  MSR_UNC_V3_C0_PMON_BOX_STATUS,                                MSR_UNC_V3_C0_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C0_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C0_PMON_BOX_FILTER1                                                                                                                                          },
    [CBOX1]    = { MSR_UNC_V3_C1_PMON_BOX_CTL,
                  MSR_UNC_V3_C1_PMON_BOX_STATUS,                                MSR_UNC_V3_C1_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C1_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C1_PMON_BOX_FILTER1                                                                                                                                          },
    [CBOX2]    = { MSR_UNC_V3_C2_PMON_BOX_CTL,
                  MSR_UNC_V3_C2_PMON_BOX_STATUS,                                MSR_UNC_V3_C2_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C2_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C2_PMON_BOX_FILTER1                                                                                                                                          },
    [CBOX3]    = { MSR_UNC_V3_C3_PMON_BOX_CTL,
                  MSR_UNC_V3_C3_PMON_BOX_STATUS,                                MSR_UNC_V3_C3_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C3_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C3_PMON_BOX_FILTER1                                                                                                                                          },
    [CBOX4]    = { MSR_UNC_V3_C4_PMON_BOX_CTL,
                  MSR_UNC_V3_C4_PMON_BOX_STATUS,                                MSR_UNC_V3_C4_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C4_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C4_PMON_BOX_FILTER1                                                                                                                                          },
    [CBOX5]    = { MSR_UNC_V3_C5_PMON_BOX_CTL,
                  MSR_UNC_V3_C5_PMON_BOX_STATUS,                                MSR_UNC_V3_C5_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C5_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C5_PMON_BOX_FILTER1                                                                                                                                          },
    [CBOX6]    = { MSR_UNC_V3_C6_PMON_BOX_CTL,
                  MSR_UNC_V3_C6_PMON_BOX_STATUS,                                MSR_UNC_V3_C6_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C6_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C6_PMON_BOX_FILTER1                                                                                                                                          },
    [CBOX7]    = { MSR_UNC_V3_C7_PMON_BOX_CTL,
                  MSR_UNC_V3_C7_PMON_BOX_STATUS,                                MSR_UNC_V3_C7_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C7_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C7_PMON_BOX_FILTER1                                                                                                                                          },
    [CBOX8]    = { MSR_UNC_V3_C8_PMON_BOX_CTL,
                  MSR_UNC_V3_C8_PMON_BOX_STATUS,                                MSR_UNC_V3_C8_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C8_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C8_PMON_BOX_FILTER1                                                                                                                                          },
    [CBOX9]    = { MSR_UNC_V3_C9_PMON_BOX_CTL,
                  MSR_UNC_V3_C9_PMON_BOX_STATUS,                                MSR_UNC_V3_C9_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C9_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C9_PMON_BOX_FILTER1                                                                                                                                          },
    [CBOX10]   = { MSR_UNC_V3_C10_PMON_BOX_CTL,
                  MSR_UNC_V3_C10_PMON_BOX_STATUS,                               MSR_UNC_V3_C10_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C10_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C10_PMON_BOX_FILTER1                                                                                                                                         },
    [CBOX11]   = { MSR_UNC_V3_C11_PMON_BOX_CTL,
                  MSR_UNC_V3_C11_PMON_BOX_STATUS,                               MSR_UNC_V3_C11_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C11_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C11_PMON_BOX_FILTER1                                                                                                                                         },
    [CBOX12]   = { MSR_UNC_V3_C12_PMON_BOX_CTL,
                  MSR_UNC_V3_C12_PMON_BOX_STATUS,                               MSR_UNC_V3_C12_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C12_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C12_PMON_BOX_FILTER1                                                                                                                                         },
    [CBOX13]   = { MSR_UNC_V3_C13_PMON_BOX_CTL,
                  MSR_UNC_V3_C13_PMON_BOX_STATUS,                               MSR_UNC_V3_C13_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C13_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C13_PMON_BOX_FILTER1                                                                                                                                         },
    [CBOX14]   = { MSR_UNC_V3_C14_PMON_BOX_CTL,
                  MSR_UNC_V3_C14_PMON_BOX_STATUS,                               MSR_UNC_V3_C14_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C14_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C14_PMON_BOX_FILTER1                                                                                                                                         },
    [CBOX15]   = { MSR_UNC_V3_C15_PMON_BOX_CTL,
                  MSR_UNC_V3_C15_PMON_BOX_STATUS,                               MSR_UNC_V3_C15_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C15_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C15_PMON_BOX_FILTER1                                                                                                                                         },
    [CBOX16]   = { MSR_UNC_V3_C16_PMON_BOX_CTL,
                  MSR_UNC_V3_C16_PMON_BOX_STATUS,                               MSR_UNC_V3_C16_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C16_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C16_PMON_BOX_FILTER1                                                                                                                                         },
    [CBOX17]   = { MSR_UNC_V3_C17_PMON_BOX_CTL,
                  MSR_UNC_V3_C17_PMON_BOX_STATUS,                               MSR_UNC_V3_C17_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C17_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C17_PMON_BOX_FILTER1                                                                                                                                         },
    [CBOX18]   = { MSR_UNC_V3_C18_PMON_BOX_CTL,
                  MSR_UNC_V3_C18_PMON_BOX_STATUS,                               MSR_UNC_V3_C18_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C18_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C18_PMON_BOX_FILTER1                                                                                                                                         },
    [CBOX19]   = { MSR_UNC_V3_C19_PMON_BOX_CTL,
                  MSR_UNC_V3_C19_PMON_BOX_STATUS,                               MSR_UNC_V3_C19_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C19_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C19_PMON_BOX_FILTER1                                                                                                                                         },
    [CBOX20]   = { MSR_UNC_V3_C20_PMON_BOX_CTL,
                  MSR_UNC_V3_C20_PMON_BOX_STATUS,                               MSR_UNC_V3_C20_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C20_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C20_PMON_BOX_FILTER1                                                                                                                                         },
    [CBOX21]   = { MSR_UNC_V3_C21_PMON_BOX_CTL,
                  MSR_UNC_V3_C21_PMON_BOX_STATUS,                               MSR_UNC_V3_C21_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C21_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C21_PMON_BOX_FILTER1                                                                                                                                         },
    [CBOX22]   = { MSR_UNC_V3_C22_PMON_BOX_CTL,
                  MSR_UNC_V3_C22_PMON_BOX_STATUS,                               MSR_UNC_V3_C22_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C22_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C22_PMON_BOX_FILTER1                                                                                                                                         },
    [CBOX23]   = { MSR_UNC_V3_C23_PMON_BOX_CTL,
                  MSR_UNC_V3_C23_PMON_BOX_STATUS,                               MSR_UNC_V3_C23_PMON_BOX_STATUS,
                  -1,
                  0,                                                                                                   0,
                  48,                                                                                                                                  MSR_UNC_V3_C23_PMON_BOX_FILTER0,
                  MSR_UNC_V3_C23_PMON_BOX_FILTER1                                                                                                                                         },
    [WBOX]     = { MSR_UNC_V3_PCU_PMON_BOX_CTL, MSR_UNC_V3_PCU_PMON_BOX_STATUS, MSR_UNC_V3_PCU_PMON_BOX_STATUS, 2,  0, 0,                          48, MSR_UNC_V3_PCU_PMON_BOX_FILTER,  0 },
    [WBOX0FIX] = { 0,                           0,                              0,                              -1, 0, 0,                          64, 0,                               0 },
    [BBOX0]    = { PCI_UNC_HA_PMON_BOX_CTL,     PCI_UNC_HA_PMON_BOX_STATUS,     PCI_UNC_HA_PMON_BOX_STATUS,     21, 1, PCI_HA_DEVICE_0,            48, 0,                               0 },
    [BBOX1]    = { PCI_UNC_HA_PMON_BOX_CTL,     PCI_UNC_HA_PMON_BOX_STATUS,     PCI_UNC_HA_PMON_BOX_STATUS,     22, 1, PCI_HA_DEVICE_1,            48, 0,                               0 },
    [MBOX0]    = { PCI_UNC_MC_PMON_BOX_CTL,     PCI_UNC_MC_PMON_BOX_STATUS,     PCI_UNC_MC_PMON_BOX_STATUS,     23, 1, PCI_IMC_DEVICE_0_CH_0,      48, 0,                               0 },
    [MBOX1]    = { PCI_UNC_MC_PMON_BOX_CTL,     PCI_UNC_MC_PMON_BOX_STATUS,     PCI_UNC_MC_PMON_BOX_STATUS,     23, 1, PCI_IMC_DEVICE_0_CH_1,      48, 0,                               0 },
    [MBOX2]    = { PCI_UNC_MC_PMON_BOX_CTL,     PCI_UNC_MC_PMON_BOX_STATUS,     PCI_UNC_MC_PMON_BOX_STATUS,     23, 1, PCI_IMC_DEVICE_0_CH_2,      48, 0,                               0 },
    [MBOX3]    = { PCI_UNC_MC_PMON_BOX_CTL,     PCI_UNC_MC_PMON_BOX_STATUS,     PCI_UNC_MC_PMON_BOX_STATUS,     23, 1, PCI_IMC_DEVICE_0_CH_3,      48, 0,                               0 },
    [MBOX4]    = { PCI_UNC_MC_PMON_BOX_CTL,     PCI_UNC_MC_PMON_BOX_STATUS,     PCI_UNC_MC_PMON_BOX_STATUS,     24, 1, PCI_IMC_DEVICE_1_CH_0,      48, 0,                               0 },
    [MBOX5]    = { PCI_UNC_MC_PMON_BOX_CTL,     PCI_UNC_MC_PMON_BOX_STATUS,     PCI_UNC_MC_PMON_BOX_STATUS,     24, 1, PCI_IMC_DEVICE_1_CH_1,      48, 0,                               0 },
    [MBOX6]    = { PCI_UNC_MC_PMON_BOX_CTL,     PCI_UNC_MC_PMON_BOX_STATUS,     PCI_UNC_MC_PMON_BOX_STATUS,     24, 1, PCI_IMC_DEVICE_1_CH_2,      48, 0,                               0 },
    [MBOX7]    = { PCI_UNC_MC_PMON_BOX_CTL,     PCI_UNC_MC_PMON_BOX_STATUS,     PCI_UNC_MC_PMON_BOX_STATUS,     24, 1, PCI_IMC_DEVICE_1_CH_3,      48, 0,                               0 },
    [IBOX0]    = { PCI_UNC_IRP_PMON_BOX_CTL,    PCI_UNC_IRP_PMON_BOX_STATUS,    PCI_UNC_IRP_PMON_BOX_STATUS,    34, 1, PCI_IRP_DEVICE,             48, 0,                               0 },
    [IBOX1]    = { PCI_UNC_IRP_PMON_BOX_CTL,    PCI_UNC_IRP_PMON_BOX_STATUS,    PCI_UNC_IRP_PMON_BOX_STATUS,    34, 1, PCI_IRP_DEVICE,             48, 0,                               0 },
    [PBOX]     = { PCI_UNC_R2PCIE_PMON_BOX_CTL, PCI_UNC_R2PCIE_PMON_BOX_STATUS, PCI_UNC_R2PCIE_PMON_BOX_STATUS, 29, 1, PCI_R2PCIE_DEVICE,          48, 0,                               0 },
    [RBOX0]    = { PCI_UNC_R3QPI_PMON_BOX_CTL,  PCI_UNC_R3QPI_PMON_BOX_STATUS,  PCI_UNC_R3QPI_PMON_BOX_STATUS,  27, 1, PCI_R3QPI_DEVICE_LINK_0,    44, 0,                               0 },
    [RBOX1]    = { PCI_UNC_R3QPI_PMON_BOX_CTL,  PCI_UNC_R3QPI_PMON_BOX_STATUS,  PCI_UNC_R3QPI_PMON_BOX_STATUS,  28, 1, PCI_R3QPI_DEVICE_LINK_1,    44, 0,                               0 },
    [SBOX0]    = { MSR_UNC_V3_S0_PMON_BOX_CTL,  MSR_UNC_V3_S0_PMON_BOX_STATUS,  MSR_UNC_V3_S0_PMON_BOX_STATUS,  -1, 0, 0,                          48, 0,                               0 },
    [SBOX1]    = { MSR_UNC_V3_S1_PMON_BOX_CTL,  MSR_UNC_V3_S1_PMON_BOX_STATUS,  MSR_UNC_V3_S1_PMON_BOX_STATUS,  -1, 0, 0,                          48, 0,                               0 },
    [SBOX2]    = { MSR_UNC_V3_S2_PMON_BOX_CTL,  MSR_UNC_V3_S2_PMON_BOX_STATUS,  MSR_UNC_V3_S2_PMON_BOX_STATUS,  -1, 0, 0,                          48, 0,                               0 },
    [SBOX3]    = { MSR_UNC_V3_S3_PMON_BOX_CTL,  MSR_UNC_V3_S3_PMON_BOX_STATUS,  MSR_UNC_V3_S3_PMON_BOX_STATUS,  -1, 0, 0,                          48, 0,                               0 },
    [QBOX0]    = { PCI_UNC_V3_QPI_PMON_BOX_CTL, PCI_UNC_V3_QPI_PMON_BOX_STATUS, PCI_UNC_V3_QPI_PMON_BOX_STATUS, 25, 1, PCI_QPI_DEVICE_PORT_0,      48, 0,                               0 },
    [QBOX1]    = { PCI_UNC_V3_QPI_PMON_BOX_CTL, PCI_UNC_V3_QPI_PMON_BOX_STATUS, PCI_UNC_V3_QPI_PMON_BOX_STATUS, 26, 1, PCI_QPI_DEVICE_PORT_1,      48, 0,                               0 },
    [QBOX2]    = { PCI_UNC_V3_QPI_PMON_BOX_CTL, PCI_UNC_V3_QPI_PMON_BOX_STATUS, PCI_UNC_V3_QPI_PMON_BOX_STATUS, -1, 1, PCI_QPI_DEVICE_PORT_2,      48, 0,                               0 },
    [QBOX0FIX] = { 0x0,                         0x0,                            0x0,                            -1, 1, PCI_QPI_MISC_DEVICE_PORT_0, 64, 0,                               0 },
    [QBOX1FIX] = { 0x0,                         0x0,                            0x0,                            -1, 1, PCI_QPI_MISC_DEVICE_PORT_1, 64, 0,                               0 },
    [QBOX2FIX] = { 0x0,                         0x0,                            0x0,                            -1, 1, PCI_QPI_MISC_DEVICE_PORT_2, 64, 0,                               0 },
};

static PciDevice broadwellEP_pci_devices[MAX_NUM_PCI_DEVICES] = {
    [MSR_DEV]                    = { NODEVTYPE, "",     "MSR",                        "",         0,      0 },
    [PCI_HA_DEVICE_0]            = { HA,        "12.1", "PCI_HA_DEVICE_0",            "BBOX0",    0x6F30, 0 },
    [PCI_HA_DEVICE_1]            = { HA,        "12.5", "PCI_HA_DEVICE_1",            "BBOX1",    0x6F38, 0 },
    [PCI_IMC_DEVICE_0_CH_0]      = { IMC,       "14.0", "PCI_IMC_DEVICE_0_CH_0",      "MBOX0",    0x6FB4, 0 },
    [PCI_IMC_DEVICE_0_CH_1]      = { IMC,       "14.1", "PCI_IMC_DEVICE_0_CH_1",      "MBOX1",    0x6FB5, 0 },
    [PCI_IMC_DEVICE_0_CH_2]      = { IMC,       "15.0", "PCI_IMC_DEVICE_0_CH_2",      "MBOX2",    0x6FB0, 0 },
    [PCI_IMC_DEVICE_0_CH_3]      = { IMC,       "15.1", "PCI_IMC_DEVICE_0_CH_3",      "MBOX3",    0x6FB1, 0 },
    [PCI_IMC_DEVICE_1_CH_0]      = { IMC,       "17.0", "PCI_IMC_DEVICE_1_CH_0",      "MBOX4",    0x6FD4, 0 },
    [PCI_IMC_DEVICE_1_CH_1]      = { IMC,       "17.1", "PCI_IMC_DEVICE_1_CH_1",      "MBOX5",    0x6FD5, 0 },
    [PCI_IMC_DEVICE_1_CH_2]      = { IMC,       "18.0", "PCI_IMC_DEVICE_1_CH_2",      "MBOX6",    0x6FD0, 0 },
    [PCI_IMC_DEVICE_1_CH_3]      = { IMC,       "18.1", "PCI_IMC_DEVICE_1_CH_3",      "MBOX7",    0x6FD1, 0 },
    [PCI_IRP_DEVICE]             = { IRP,       "05.6", "PCI_IRP_DEVICE",             "IBOX0",    0x6F39, 0 },
    [PCI_R2PCIE_DEVICE]          = { R2PCIE,    "10.1", "PCI_R2PCIE_DEVICE",          "PBOX0",    0x6F34, 0 },
    [PCI_QPI_DEVICE_PORT_0]      = { QPI,       "08.2", "PCI_QPI_DEVICE_PORT_0",      "QBOX0",    0x6F32, 0 },
    [PCI_QPI_DEVICE_PORT_1]      = { QPI,       "09.2", "PCI_QPI_DEVICE_PORT_1",      "QBOX1",    0x6F33, 0 },
    [PCI_QPI_DEVICE_PORT_2]      = { QPI,       "0a.2", "PCI_QPI_DEVICE_PORT_2",      "QBOX2",    0x6F3A, 0 },
    [PCI_QPI_MASK_DEVICE_PORT_0] = { QPI,       "08.6", "PCI_QPI_MASK_DEVICE_PORT_0", NULL,       0x6F86, 0 },
    [PCI_QPI_MASK_DEVICE_PORT_1] = { QPI,       "09.6", "PCI_QPI_MASK_DEVICE_PORT_1", NULL,       0x6F96, 0 },
    [PCI_QPI_MASK_DEVICE_PORT_2] = { QPI,       "0a.6", "PCI_QPI_MASK_DEVICE_PORT_2", NULL,       0x6F46, 0 },
    [PCI_QPI_MISC_DEVICE_PORT_0] = { QPI,       "08.0", "PCI_QPI_MISC_DEVICE_PORT_0", "QBOX0FIX", 0x6F80, 0 },
    [PCI_QPI_MISC_DEVICE_PORT_1] = { QPI,       "08.0", "PCI_QPI_MISC_DEVICE_PORT_1", "QBOX1FIX", 0x6F80, 0 },
    [PCI_QPI_MISC_DEVICE_PORT_2] = { QPI,       "0a.0", "PCI_QPI_MISC_DEVICE_PORT_2", "QBOX2FIX", 0x6F40, 0 },
    [PCI_R3QPI_DEVICE_LINK_0]    = { R3QPI,     "0b.1", "PCI_R3QPI_DEVICE_LINK_0",    "RBOX0",    0x6F36, 0 },
    [PCI_R3QPI_DEVICE_LINK_1]    = { R3QPI,     "0b.2", "PCI_R3QPI_DEVICE_LINK_1",    "RBOX1",    0x6F37, 0 },
    [PCI_R3QPI_DEVICE_LINK_2]    = { R3QPI,     "0b.5", "PCI_R3QPI_DEVICE_LINK_2",    "RBOX1",    0x6F3E, 0 },
};

static char *broadwellEP_translate_types[NUM_UNITS] = {
    [FIXED]   = "/sys/bus/event_source/devices/cpu",
    [PMC]     = "/sys/bus/event_source/devices/cpu",
    [POWER]   = "/sys/bus/event_source/devices/power",
    [MBOX0]   = "/sys/bus/event_source/devices/uncore_imc_0",
    [MBOX1]   = "/sys/bus/event_source/devices/uncore_imc_1",
    [MBOX2]   = "/sys/bus/event_source/devices/uncore_imc_2",
    [MBOX3]   = "/sys/bus/event_source/devices/uncore_imc_3",
    [MBOX4]   = "/sys/bus/event_source/devices/uncore_imc_4",
    [MBOX5]   = "/sys/bus/event_source/devices/uncore_imc_5",
    [MBOX6]   = "/sys/bus/event_source/devices/uncore_imc_6",
    [MBOX7]   = "/sys/bus/event_source/devices/uncore_imc_7",
    [CBOX0]   = "/sys/bus/event_source/devices/uncore_cbox_0",
    [CBOX1]   = "/sys/bus/event_source/devices/uncore_cbox_1",
    [CBOX2]   = "/sys/bus/event_source/devices/uncore_cbox_2",
    [CBOX3]   = "/sys/bus/event_source/devices/uncore_cbox_3",
    [CBOX4]   = "/sys/bus/event_source/devices/uncore_cbox_4",
    [CBOX5]   = "/sys/bus/event_source/devices/uncore_cbox_5",
    [CBOX6]   = "/sys/bus/event_source/devices/uncore_cbox_6",
    [CBOX7]   = "/sys/bus/event_source/devices/uncore_cbox_7",
    [CBOX8]   = "/sys/bus/event_source/devices/uncore_cbox_8",
    [CBOX9]   = "/sys/bus/event_source/devices/uncore_cbox_9",
    [CBOX10]  = "/sys/bus/event_source/devices/uncore_cbox_10",
    [CBOX11]  = "/sys/bus/event_source/devices/uncore_cbox_11",
    [CBOX12]  = "/sys/bus/event_source/devices/uncore_cbox_12",
    [CBOX13]  = "/sys/bus/event_source/devices/uncore_cbox_13",
    [CBOX14]  = "/sys/bus/event_source/devices/uncore_cbox_14",
    [CBOX15]  = "/sys/bus/event_source/devices/uncore_cbox_15",
    [CBOX16]  = "/sys/bus/event_source/devices/uncore_cbox_16",
    [CBOX17]  = "/sys/bus/event_source/devices/uncore_cbox_17",
    [CBOX18]  = "/sys/bus/event_source/devices/uncore_cbox_18",
    [CBOX19]  = "/sys/bus/event_source/devices/uncore_cbox_19",
    [CBOX20]  = "/sys/bus/event_source/devices/uncore_cbox_20",
    [CBOX21]  = "/sys/bus/event_source/devices/uncore_cbox_21",
    [CBOX22]  = "/sys/bus/event_source/devices/uncore_cbox_22",
    [CBOX23]  = "/sys/bus/event_source/devices/uncore_cbox_23",
    [BBOX0]   = "/sys/bus/event_source/devices/uncore_ha_0",
    [BBOX1]   = "/sys/bus/event_source/devices/uncore_ha_1",
    [WBOX]    = "/sys/bus/event_source/devices/uncore_pcu",
    [QBOX0]   = "/sys/bus/event_source/devices/uncore_qpi_0",
    [QBOX1]   = "/sys/bus/event_source/devices/uncore_qpi_1",
    [QBOX2]   = "/sys/bus/event_source/devices/uncore_qpi_2",
    [SBOX0]   = "/sys/bus/event_source/devices/uncore_sbox_0",
    [SBOX1]   = "/sys/bus/event_source/devices/uncore_sbox_1",
    [SBOX2]   = "/sys/bus/event_source/devices/uncore_sbox_2",
    [SBOX3]   = "/sys/bus/event_source/devices/uncore_sbox_3",
    [PBOX]    = "/sys/bus/event_source/devices/uncore_r2pcie",
    [RBOX0]   = "/sys/bus/event_source/devices/uncore_r3qpi_0",
    [RBOX1]   = "/sys/bus/event_source/devices/uncore_r3qpi_1",
    [UBOX]    = "/sys/bus/event_source/devices/uncore_ubox",
    [UBOXFIX] = "/sys/bus/event_source/devices/uncore_ubox",
    [IBOX0]   = "/sys/bus/event_source/devices/uncore_irp",
};

#endif //PERFMON_BROADWELLEP_COUNTERS_H
