INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sources_1/new/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sources_1/new/seg_dynamic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_dynamic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sources_1/new/bcd_8421.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_8421
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sim_1/new/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
