Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jul 19 03:00:30 2020
| Host         : tkrasnoperov-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -89.902    -3171.171                    430                 2847        0.061        0.000                      0                 2847        3.000        0.000                       0                   898  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
m_clk/inst/clk_in1    {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0  {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0  {0.000 30.000}     60.000          16.667          
sys_clk_pin           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
m_clk/inst/clk_in1                                                                                                                                                      3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0       39.241        0.000                      0                  387        0.133        0.000                      0                  387       21.154        0.000                       0                   200  
  clkfbout_clk_wiz_0                                                                                                                                                   40.000        0.000                       0                     3  
sys_clk_pin               -89.902    -2846.573                    349                 2388        0.061        0.000                      0                 2388        4.500        0.000                       0                   694  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         axis_clk_clk_wiz_0       -5.641      -63.966                     12                   12        0.218        0.000                      0                   12  
axis_clk_clk_wiz_0  sys_clk_pin              -5.792     -260.633                     69                   69        0.086        0.000                      0                   69  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  m_clk/inst/clk_in1
  To Clock:  m_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         m_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { m_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.241ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_shift_reg[12]_srl11/CE
                            (rising edge-triggered cell SRL16E clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.125ns (26.426%)  route 3.132ns (73.574%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 45.705 - 44.267 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552     1.554    m_i2s2/axis_clk
    SLICE_X52Y84         FDRE                                         r  m_i2s2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  m_i2s2/count_reg[4]/Q
                         net (fo=9, routed)           0.951     2.983    m_i2s2/count_reg[4]
    SLICE_X49Y83         LUT5 (Prop_lut5_I1_O)        0.321     3.304 r  m_i2s2/tx_sdout_INST_0_i_1/O
                         net (fo=5, routed)           0.834     4.138    m_i2s2/tx_sdout_INST_0_i_1_n_0
    SLICE_X49Y84         LUT5 (Prop_lut5_I0_O)        0.326     4.464 r  m_i2s2/rx_data_r_shift[23]_i_1/O
                         net (fo=14, routed)          1.347     5.811    m_i2s2/rx_data_r_shift
    SLICE_X56Y82         SRL16E                                       r  m_i2s2/rx_data_r_shift_reg[12]_srl11/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.435    45.705    m_i2s2/axis_clk
    SLICE_X56Y82         SRL16E                                       r  m_i2s2/rx_data_r_shift_reg[12]_srl11/CLK
                         clock pessimism              0.077    45.782    
                         clock uncertainty           -0.213    45.569    
    SLICE_X56Y82         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    45.052    m_i2s2/rx_data_r_shift_reg[12]_srl11
  -------------------------------------------------------------------
                         required time                         45.052    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                 39.241    

Slack (MET) :             39.379ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.125ns (25.374%)  route 3.309ns (74.626%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 45.708 - 44.267 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552     1.554    m_i2s2/axis_clk
    SLICE_X52Y84         FDRE                                         r  m_i2s2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  m_i2s2/count_reg[4]/Q
                         net (fo=9, routed)           0.951     2.983    m_i2s2/count_reg[4]
    SLICE_X49Y83         LUT5 (Prop_lut5_I1_O)        0.321     3.304 r  m_i2s2/tx_sdout_INST_0_i_1/O
                         net (fo=5, routed)           0.910     4.214    m_i2s2/tx_sdout_INST_0_i_1_n_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I1_O)        0.326     4.540 r  m_i2s2/tx_data_l_shift[23]_i_1/O
                         net (fo=12, routed)          1.448     5.988    m_i2s2/tx_data_l_shift[23]
    SLICE_X47Y93         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.438    45.708    m_i2s2/axis_clk
    SLICE_X47Y93         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[18]/C
                         clock pessimism              0.077    45.785    
                         clock uncertainty           -0.213    45.572    
    SLICE_X47Y93         FDRE (Setup_fdre_C_CE)      -0.205    45.367    m_i2s2/tx_data_l_shift_reg[18]
  -------------------------------------------------------------------
                         required time                         45.367    
                         arrival time                          -5.988    
  -------------------------------------------------------------------
                         slack                                 39.379    

Slack (MET) :             39.379ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.125ns (25.374%)  route 3.309ns (74.626%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 45.708 - 44.267 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552     1.554    m_i2s2/axis_clk
    SLICE_X52Y84         FDRE                                         r  m_i2s2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  m_i2s2/count_reg[4]/Q
                         net (fo=9, routed)           0.951     2.983    m_i2s2/count_reg[4]
    SLICE_X49Y83         LUT5 (Prop_lut5_I1_O)        0.321     3.304 r  m_i2s2/tx_sdout_INST_0_i_1/O
                         net (fo=5, routed)           0.910     4.214    m_i2s2/tx_sdout_INST_0_i_1_n_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I1_O)        0.326     4.540 r  m_i2s2/tx_data_l_shift[23]_i_1/O
                         net (fo=12, routed)          1.448     5.988    m_i2s2/tx_data_l_shift[23]
    SLICE_X47Y93         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.438    45.708    m_i2s2/axis_clk
    SLICE_X47Y93         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/C
                         clock pessimism              0.077    45.785    
                         clock uncertainty           -0.213    45.572    
    SLICE_X47Y93         FDRE (Setup_fdre_C_CE)      -0.205    45.367    m_i2s2/tx_data_l_shift_reg[21]
  -------------------------------------------------------------------
                         required time                         45.367    
                         arrival time                          -5.988    
  -------------------------------------------------------------------
                         slack                                 39.379    

Slack (MET) :             39.415ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_shift_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.125ns (25.619%)  route 3.266ns (74.381%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 45.701 - 44.267 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552     1.554    m_i2s2/axis_clk
    SLICE_X52Y84         FDRE                                         r  m_i2s2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  m_i2s2/count_reg[4]/Q
                         net (fo=9, routed)           0.951     2.983    m_i2s2/count_reg[4]
    SLICE_X49Y83         LUT5 (Prop_lut5_I1_O)        0.321     3.304 r  m_i2s2/tx_sdout_INST_0_i_1/O
                         net (fo=5, routed)           0.834     4.138    m_i2s2/tx_sdout_INST_0_i_1_n_0
    SLICE_X49Y84         LUT5 (Prop_lut5_I0_O)        0.326     4.464 r  m_i2s2/rx_data_r_shift[23]_i_1/O
                         net (fo=14, routed)          1.481     5.945    m_i2s2/rx_data_r_shift
    SLICE_X55Y80         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.431    45.701    m_i2s2/axis_clk
    SLICE_X55Y80         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[0]/C
                         clock pessimism              0.077    45.778    
                         clock uncertainty           -0.213    45.565    
    SLICE_X55Y80         FDRE (Setup_fdre_C_CE)      -0.205    45.360    m_i2s2/rx_data_r_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         45.360    
                         arrival time                          -5.945    
  -------------------------------------------------------------------
                         slack                                 39.415    

Slack (MET) :             39.589ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_shift_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.125ns (26.426%)  route 3.132ns (73.574%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 45.705 - 44.267 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552     1.554    m_i2s2/axis_clk
    SLICE_X52Y84         FDRE                                         r  m_i2s2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  m_i2s2/count_reg[4]/Q
                         net (fo=9, routed)           0.951     2.983    m_i2s2/count_reg[4]
    SLICE_X49Y83         LUT5 (Prop_lut5_I1_O)        0.321     3.304 r  m_i2s2/tx_sdout_INST_0_i_1/O
                         net (fo=5, routed)           0.834     4.138    m_i2s2/tx_sdout_INST_0_i_1_n_0
    SLICE_X49Y84         LUT5 (Prop_lut5_I0_O)        0.326     4.464 r  m_i2s2/rx_data_r_shift[23]_i_1/O
                         net (fo=14, routed)          1.347     5.811    m_i2s2/rx_data_r_shift
    SLICE_X56Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.435    45.705    m_i2s2/axis_clk
    SLICE_X56Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[13]/C
                         clock pessimism              0.077    45.782    
                         clock uncertainty           -0.213    45.569    
    SLICE_X56Y82         FDRE (Setup_fdre_C_CE)      -0.169    45.400    m_i2s2/rx_data_r_shift_reg[13]
  -------------------------------------------------------------------
                         required time                         45.400    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                 39.589    

Slack (MET) :             39.601ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 1.125ns (26.748%)  route 3.081ns (73.252%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 45.702 - 44.267 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552     1.554    m_i2s2/axis_clk
    SLICE_X52Y84         FDRE                                         r  m_i2s2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  m_i2s2/count_reg[4]/Q
                         net (fo=9, routed)           0.951     2.983    m_i2s2/count_reg[4]
    SLICE_X49Y83         LUT5 (Prop_lut5_I1_O)        0.321     3.304 r  m_i2s2/tx_sdout_INST_0_i_1/O
                         net (fo=5, routed)           0.829     4.133    m_i2s2/tx_sdout_INST_0_i_1_n_0
    SLICE_X49Y84         LUT5 (Prop_lut5_I0_O)        0.326     4.459 r  m_i2s2/rx_data_l_shift[23]_i_1/O
                         net (fo=14, routed)          1.301     5.760    m_i2s2/rx_data_l_shift
    SLICE_X57Y80         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.432    45.702    m_i2s2/axis_clk
    SLICE_X57Y80         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[1]/C
                         clock pessimism              0.077    45.779    
                         clock uncertainty           -0.213    45.566    
    SLICE_X57Y80         FDRE (Setup_fdre_C_CE)      -0.205    45.361    m_i2s2/rx_data_l_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         45.361    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 39.601    

Slack (MET) :             39.619ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_shift_reg[12]_srl11/CE
                            (rising edge-triggered cell SRL16E clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 1.125ns (29.019%)  route 2.752ns (70.981%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 45.703 - 44.267 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552     1.554    m_i2s2/axis_clk
    SLICE_X52Y84         FDRE                                         r  m_i2s2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  m_i2s2/count_reg[4]/Q
                         net (fo=9, routed)           0.951     2.983    m_i2s2/count_reg[4]
    SLICE_X49Y83         LUT5 (Prop_lut5_I1_O)        0.321     3.304 r  m_i2s2/tx_sdout_INST_0_i_1/O
                         net (fo=5, routed)           0.829     4.133    m_i2s2/tx_sdout_INST_0_i_1_n_0
    SLICE_X49Y84         LUT5 (Prop_lut5_I0_O)        0.326     4.459 r  m_i2s2/rx_data_l_shift[23]_i_1/O
                         net (fo=14, routed)          0.972     5.431    m_i2s2/rx_data_l_shift
    SLICE_X56Y81         SRL16E                                       r  m_i2s2/rx_data_l_shift_reg[12]_srl11/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.433    45.703    m_i2s2/axis_clk
    SLICE_X56Y81         SRL16E                                       r  m_i2s2/rx_data_l_shift_reg[12]_srl11/CLK
                         clock pessimism              0.077    45.780    
                         clock uncertainty           -0.213    45.567    
    SLICE_X56Y81         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    45.050    m_i2s2/rx_data_l_shift_reg[12]_srl11
  -------------------------------------------------------------------
                         required time                         45.050    
                         arrival time                          -5.431    
  -------------------------------------------------------------------
                         slack                                 39.619    

Slack (MET) :             39.661ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.125ns (27.104%)  route 3.026ns (72.896%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 45.707 - 44.267 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552     1.554    m_i2s2/axis_clk
    SLICE_X52Y84         FDRE                                         r  m_i2s2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  m_i2s2/count_reg[4]/Q
                         net (fo=9, routed)           0.951     2.983    m_i2s2/count_reg[4]
    SLICE_X49Y83         LUT5 (Prop_lut5_I1_O)        0.321     3.304 r  m_i2s2/tx_sdout_INST_0_i_1/O
                         net (fo=5, routed)           0.910     4.214    m_i2s2/tx_sdout_INST_0_i_1_n_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I1_O)        0.326     4.540 r  m_i2s2/tx_data_l_shift[23]_i_1/O
                         net (fo=12, routed)          1.165     5.705    m_i2s2/tx_data_l_shift[23]
    SLICE_X47Y92         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.437    45.707    m_i2s2/axis_clk
    SLICE_X47Y92         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[22]/C
                         clock pessimism              0.077    45.784    
                         clock uncertainty           -0.213    45.571    
    SLICE_X47Y92         FDRE (Setup_fdre_C_CE)      -0.205    45.366    m_i2s2/tx_data_l_shift_reg[22]
  -------------------------------------------------------------------
                         required time                         45.366    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                 39.661    

Slack (MET) :             39.661ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.125ns (27.104%)  route 3.026ns (72.896%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 45.707 - 44.267 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552     1.554    m_i2s2/axis_clk
    SLICE_X52Y84         FDRE                                         r  m_i2s2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  m_i2s2/count_reg[4]/Q
                         net (fo=9, routed)           0.951     2.983    m_i2s2/count_reg[4]
    SLICE_X49Y83         LUT5 (Prop_lut5_I1_O)        0.321     3.304 r  m_i2s2/tx_sdout_INST_0_i_1/O
                         net (fo=5, routed)           0.910     4.214    m_i2s2/tx_sdout_INST_0_i_1_n_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I1_O)        0.326     4.540 r  m_i2s2/tx_data_l_shift[23]_i_1/O
                         net (fo=12, routed)          1.165     5.705    m_i2s2/tx_data_l_shift[23]
    SLICE_X47Y92         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.437    45.707    m_i2s2/axis_clk
    SLICE_X47Y92         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[23]/C
                         clock pessimism              0.077    45.784    
                         clock uncertainty           -0.213    45.571    
    SLICE_X47Y92         FDRE (Setup_fdre_C_CE)      -0.205    45.366    m_i2s2/tx_data_l_shift_reg[23]
  -------------------------------------------------------------------
                         required time                         45.366    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                 39.661    

Slack (MET) :             39.670ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.125ns (27.034%)  route 3.036ns (72.966%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 45.712 - 44.267 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552     1.554    m_i2s2/axis_clk
    SLICE_X52Y84         FDRE                                         r  m_i2s2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  m_i2s2/count_reg[4]/Q
                         net (fo=9, routed)           0.951     2.983    m_i2s2/count_reg[4]
    SLICE_X49Y83         LUT5 (Prop_lut5_I1_O)        0.321     3.304 r  m_i2s2/tx_sdout_INST_0_i_1/O
                         net (fo=5, routed)           1.124     4.429    m_i2s2/tx_sdout_INST_0_i_1_n_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.755 r  m_i2s2/tx_data_r_shift[23]_i_1/O
                         net (fo=12, routed)          0.961     5.715    m_i2s2/tx_data_r_shift[23]
    SLICE_X53Y94         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.442    45.712    m_i2s2/axis_clk
    SLICE_X53Y94         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[14]/C
                         clock pessimism              0.091    45.803    
                         clock uncertainty           -0.213    45.590    
    SLICE_X53Y94         FDRE (Setup_fdre_C_CE)      -0.205    45.385    m_i2s2/tx_data_r_shift_reg[14]
  -------------------------------------------------------------------
                         required time                         45.385    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                 39.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_shift_reg[12]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.558     0.560    m_i2s2/axis_clk
    SLICE_X57Y80         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  m_i2s2/rx_data_l_shift_reg[1]/Q
                         net (fo=2, routed)           0.124     0.825    m_i2s2/rx_data_l_shift_reg_n_0_[1]
    SLICE_X56Y81         SRL16E                                       r  m_i2s2/rx_data_l_shift_reg[12]_srl11/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.825     0.827    m_i2s2/axis_clk
    SLICE_X56Y81         SRL16E                                       r  m_i2s2/rx_data_l_shift_reg[12]_srl11/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X56Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.692    m_i2s2/rx_data_l_shift_reg[12]_srl11
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.564     0.566    m_i2s2/axis_clk
    SLICE_X49Y93         FDRE                                         r  m_i2s2/tx_data_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  m_i2s2/tx_data_r_reg[20]/Q
                         net (fo=1, routed)           0.057     0.764    m_i2s2/tx_data_r_reg_n_0_[20]
    SLICE_X48Y93         LUT3 (Prop_lut3_I0_O)        0.045     0.809 r  m_i2s2/tx_data_r_shift[20]_i_1/O
                         net (fo=1, routed)           0.000     0.809    m_i2s2/tx_data_r_shift[20]_i_1_n_0
    SLICE_X48Y93         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.833     0.835    m_i2s2/axis_clk
    SLICE_X48Y93         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/C
                         clock pessimism             -0.257     0.579    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.092     0.671    m_i2s2/tx_data_r_shift_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.563     0.565    m_i2s2/axis_clk
    SLICE_X51Y90         FDRE                                         r  m_i2s2/tx_data_l_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  m_i2s2/tx_data_l_reg[13]/Q
                         net (fo=1, routed)           0.087     0.793    m_i2s2/tx_data_l_reg_n_0_[13]
    SLICE_X50Y90         LUT3 (Prop_lut3_I0_O)        0.045     0.838 r  m_i2s2/tx_data_l_shift[13]_i_1/O
                         net (fo=1, routed)           0.000     0.838    m_i2s2/tx_data_l_shift[13]_i_1_n_0
    SLICE_X50Y90         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.833     0.835    m_i2s2/axis_clk
    SLICE_X50Y90         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/C
                         clock pessimism             -0.258     0.578    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.120     0.698    m_i2s2/tx_data_l_shift_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.564     0.566    m_i2s2/axis_clk
    SLICE_X52Y93         FDRE                                         r  m_i2s2/tx_data_l_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  m_i2s2/tx_data_l_reg[16]/Q
                         net (fo=1, routed)           0.049     0.779    m_i2s2/tx_data_l_reg_n_0_[16]
    SLICE_X53Y93         LUT3 (Prop_lut3_I0_O)        0.045     0.824 r  m_i2s2/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000     0.824    m_i2s2/tx_data_l_shift[16]_i_1_n_0
    SLICE_X53Y93         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.834     0.836    m_i2s2/axis_clk
    SLICE_X53Y93         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/C
                         clock pessimism             -0.258     0.579    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.092     0.671    m_i2s2/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.564     0.566    m_i2s2/axis_clk
    SLICE_X52Y94         FDRE                                         r  m_i2s2/tx_data_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  m_i2s2/tx_data_r_reg[16]/Q
                         net (fo=1, routed)           0.049     0.779    m_i2s2/tx_data_r_reg_n_0_[16]
    SLICE_X53Y94         LUT3 (Prop_lut3_I0_O)        0.045     0.824 r  m_i2s2/tx_data_r_shift[16]_i_1/O
                         net (fo=1, routed)           0.000     0.824    m_i2s2/tx_data_r_shift[16]_i_1_n_0
    SLICE_X53Y94         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.834     0.836    m_i2s2/axis_clk
    SLICE_X53Y94         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/C
                         clock pessimism             -0.258     0.579    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.092     0.671    m_i2s2/tx_data_r_shift_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 m_i2s2/din_sync_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/din_sync_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.655%)  route 0.132ns (48.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.554     0.556    m_i2s2/axis_clk
    SLICE_X53Y78         FDRE                                         r  m_i2s2/din_sync_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  m_i2s2/din_sync_shift_reg[1]/Q
                         net (fo=1, routed)           0.132     0.829    m_i2s2/din_sync_shift_reg_n_0_[1]
    SLICE_X55Y78         FDRE                                         r  m_i2s2/din_sync_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822     0.824    m_i2s2/axis_clk
    SLICE_X55Y78         FDRE                                         r  m_i2s2/din_sync_shift_reg[2]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X55Y78         FDRE (Hold_fdre_C_D)         0.070     0.661    m_i2s2/din_sync_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.707%)  route 0.115ns (38.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.564     0.566    m_i2s2/axis_clk
    SLICE_X53Y94         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  m_i2s2/tx_data_r_shift_reg[16]/Q
                         net (fo=1, routed)           0.115     0.822    m_i2s2/tx_data_r_shift_reg_n_0_[16]
    SLICE_X49Y94         LUT3 (Prop_lut3_I2_O)        0.045     0.867 r  m_i2s2/tx_data_r_shift[17]_i_1/O
                         net (fo=1, routed)           0.000     0.867    m_i2s2/tx_data_r_shift[17]_i_1_n_0
    SLICE_X49Y94         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.833     0.835    m_i2s2/axis_clk
    SLICE_X49Y94         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/C
                         clock pessimism             -0.234     0.602    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.091     0.693    m_i2s2/tx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 m_vc/data_reg[1][44]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            x_frame_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.322%)  route 0.112ns (37.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.555     0.557    m_vc/clk
    SLICE_X51Y79         FDRE                                         r  m_vc/data_reg[1][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  m_vc/data_reg[1][44]/Q
                         net (fo=1, routed)           0.112     0.810    m_vc/data_reg_n_0_[1][44]
    SLICE_X49Y78         LUT4 (Prop_lut4_I3_O)        0.045     0.855 r  m_vc/m_axis_data[20]_INST_0/O
                         net (fo=1, routed)           0.000     0.855    axis_tx_data[20]
    SLICE_X49Y78         FDRE                                         r  x_frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822     0.823    rx_mclk_OBUF
    SLICE_X49Y78         FDRE                                         r  x_frame_reg[8]/C
                         clock pessimism             -0.234     0.590    
    SLICE_X49Y78         FDRE (Hold_fdre_C_D)         0.091     0.681    x_frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.684%)  route 0.097ns (34.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.564     0.566    m_i2s2/axis_clk
    SLICE_X51Y94         FDRE                                         r  m_i2s2/tx_data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  m_i2s2/tx_data_r_reg[14]/Q
                         net (fo=1, routed)           0.097     0.804    m_i2s2/tx_data_r_reg_n_0_[14]
    SLICE_X53Y94         LUT3 (Prop_lut3_I0_O)        0.045     0.849 r  m_i2s2/tx_data_r_shift[14]_i_1/O
                         net (fo=1, routed)           0.000     0.849    m_i2s2/tx_data_r_shift[14]_i_1_n_0
    SLICE_X53Y94         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.834     0.836    m_i2s2/axis_clk
    SLICE_X53Y94         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[14]/C
                         clock pessimism             -0.255     0.582    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.091     0.673    m_i2s2/tx_data_r_shift_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.329%)  route 0.099ns (34.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.564     0.566    m_i2s2/axis_clk
    SLICE_X49Y93         FDRE                                         r  m_i2s2/tx_data_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  m_i2s2/tx_data_r_reg[21]/Q
                         net (fo=1, routed)           0.099     0.805    m_i2s2/tx_data_r_reg_n_0_[21]
    SLICE_X48Y93         LUT3 (Prop_lut3_I0_O)        0.045     0.850 r  m_i2s2/tx_data_r_shift[21]_i_1/O
                         net (fo=1, routed)           0.000     0.850    m_i2s2/tx_data_r_shift[21]_i_1_n_0
    SLICE_X48Y93         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.833     0.835    m_i2s2/axis_clk
    SLICE_X48Y93         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/C
                         clock pessimism             -0.257     0.579    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.092     0.671    m_i2s2/tx_data_r_shift_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.267      42.112     BUFGCTRL_X0Y0    m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.267      43.018     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X52Y86     m_i2s2/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X52Y87     m_i2s2/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X52Y87     m_i2s2/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X52Y84     m_i2s2/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X52Y84     m_i2s2/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X48Y84     m_i2s2/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X48Y84     m_i2s2/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X49Y84     m_i2s2/count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         22.134      21.154     SLICE_X56Y82     m_i2s2/rx_data_r_shift_reg[12]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         22.134      21.154     SLICE_X56Y81     m_i2s2/rx_data_l_shift_reg[12]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         22.134      21.154     SLICE_X56Y81     m_i2s2/rx_data_l_shift_reg[12]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         22.134      21.154     SLICE_X56Y82     m_i2s2/rx_data_r_shift_reg[12]_srl11/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y86     m_i2s2/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y84     m_i2s2/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y84     m_i2s2/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X48Y84     m_i2s2/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X48Y84     m_i2s2/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X49Y84     m_i2s2/count_reg[7]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         22.134      21.154     SLICE_X56Y81     m_i2s2/rx_data_l_shift_reg[12]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         22.134      21.154     SLICE_X56Y82     m_i2s2/rx_data_r_shift_reg[12]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         22.134      21.154     SLICE_X56Y82     m_i2s2/rx_data_r_shift_reg[12]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         22.134      21.154     SLICE_X56Y81     m_i2s2/rx_data_l_shift_reg[12]_srl11/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y86     m_i2s2/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y86     m_i2s2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y87     m_i2s2/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y87     m_i2s2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y87     m_i2s2/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y87     m_i2s2/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y1    m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          349  Failing Endpoints,  Worst Slack      -89.902ns,  Total Violation    -2846.573ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -89.902ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        99.877ns  (logic 65.285ns (65.365%)  route 34.592ns (34.635%))
  Logic Levels:           333  (CARRY4=295 LUT1=1 LUT3=3 LUT4=2 LUT5=32)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.662     5.213    wavelet_resampler_1/CLK100MHZ
    DSP48_X1Y16          DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.647 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.777     6.424    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X55Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.548 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.189     6.737    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.332 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.332    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  wavelet_resampler_1/y_reg_reg[11]_i_422/CO[3]
                         net (fo=1, routed)           0.000     7.449    wavelet_resampler_1/y_reg_reg[11]_i_422_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  wavelet_resampler_1/y_reg_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000     7.566    wavelet_resampler_1/y_reg_reg[11]_i_383_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  wavelet_resampler_1/y_reg_reg[11]_i_399/CO[3]
                         net (fo=1, routed)           0.000     7.683    wavelet_resampler_1/y_reg_reg[11]_i_399_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  wavelet_resampler_1/y_reg_reg[11]_i_554/CO[3]
                         net (fo=1, routed)           0.000     7.800    wavelet_resampler_1/y_reg_reg[11]_i_554_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  wavelet_resampler_1/y_reg_reg[11]_i_684/CO[3]
                         net (fo=1, routed)           0.000     7.917    wavelet_resampler_1/y_reg_reg[11]_i_684_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  wavelet_resampler_1/y_reg_reg[11]_i_798/CO[3]
                         net (fo=1, routed)           0.000     8.034    wavelet_resampler_1/y_reg_reg[11]_i_798_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  wavelet_resampler_1/y_reg_reg[11]_i_897/CO[3]
                         net (fo=1, routed)           0.000     8.151    wavelet_resampler_1/y_reg_reg[11]_i_897_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  wavelet_resampler_1/y_reg_reg[11]_i_979/CO[3]
                         net (fo=2, routed)           1.043     9.311    wavelet_resampler_1/y_reg_reg[11]_i_979_n_0
    SLICE_X55Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.435 r  wavelet_resampler_1/y_reg[11]_i_1020/O
                         net (fo=1, routed)           0.000     9.435    wavelet_resampler_1/y_reg[11]_i_1020_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.967 r  wavelet_resampler_1/y_reg_reg[11]_i_987/CO[3]
                         net (fo=1, routed)           0.000     9.967    wavelet_resampler_1/y_reg_reg[11]_i_987_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  wavelet_resampler_1/y_reg_reg[11]_i_982/CO[3]
                         net (fo=1, routed)           0.000    10.081    wavelet_resampler_1/y_reg_reg[11]_i_982_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  wavelet_resampler_1/y_reg_reg[11]_i_980/CO[3]
                         net (fo=14, routed)          0.905    11.099    wavelet_resampler_1/y_reg_reg[11]_i_980_n_0
    SLICE_X53Y43         LUT4 (Prop_lut4_I0_O)        0.124    11.223 r  wavelet_resampler_1/y_reg[11]_i_995/O
                         net (fo=1, routed)           0.000    11.223    wavelet_resampler_1/y_reg[11]_i_995_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.773 r  wavelet_resampler_1/y_reg_reg[11]_i_970/CO[3]
                         net (fo=1, routed)           0.000    11.773    wavelet_resampler_1/y_reg_reg[11]_i_970_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  wavelet_resampler_1/y_reg_reg[11]_i_965/CO[3]
                         net (fo=1, routed)           0.000    11.887    wavelet_resampler_1/y_reg_reg[11]_i_965_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.001 r  wavelet_resampler_1/y_reg_reg[11]_i_964/CO[3]
                         net (fo=1, routed)           0.000    12.001    wavelet_resampler_1/y_reg_reg[11]_i_964_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.158 r  wavelet_resampler_1/y_reg_reg[11]_i_961/CO[1]
                         net (fo=16, routed)          0.920    13.078    wavelet_resampler_1/y_reg_reg[11]_i_961_n_2
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.329    13.407 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000    13.407    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.940 r  wavelet_resampler_1/y_reg_reg[11]_i_952/CO[3]
                         net (fo=1, routed)           0.000    13.940    wavelet_resampler_1/y_reg_reg[11]_i_952_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.057 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000    14.057    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.174 r  wavelet_resampler_1/y_reg_reg[11]_i_946/CO[3]
                         net (fo=1, routed)           0.000    14.174    wavelet_resampler_1/y_reg_reg[11]_i_946_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.403 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[2]
                         net (fo=18, routed)          0.660    15.064    wavelet_resampler_1/y_reg_reg[11]_i_942_n_1
    SLICE_X55Y45         LUT5 (Prop_lut5_I0_O)        0.310    15.374 r  wavelet_resampler_1/y_reg[11]_i_960/O
                         net (fo=1, routed)           0.000    15.374    wavelet_resampler_1/y_reg[11]_i_960_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.924 r  wavelet_resampler_1/y_reg_reg[11]_i_933/CO[3]
                         net (fo=1, routed)           0.000    15.924    wavelet_resampler_1/y_reg_reg[11]_i_933_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.038 r  wavelet_resampler_1/y_reg_reg[11]_i_928/CO[3]
                         net (fo=1, routed)           0.000    16.038    wavelet_resampler_1/y_reg_reg[11]_i_928_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.152 r  wavelet_resampler_1/y_reg_reg[11]_i_927/CO[3]
                         net (fo=1, routed)           0.000    16.152    wavelet_resampler_1/y_reg_reg[11]_i_927_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.266 r  wavelet_resampler_1/y_reg_reg[11]_i_922/CO[3]
                         net (fo=20, routed)          0.992    17.258    wavelet_resampler_1/y_reg_reg[11]_i_922_n_0
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.124    17.382 r  wavelet_resampler_1/y_reg[11]_i_941/O
                         net (fo=1, routed)           0.000    17.382    wavelet_resampler_1/y_reg[11]_i_941_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.915 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.915    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.032 r  wavelet_resampler_1/y_reg_reg[11]_i_904/CO[3]
                         net (fo=1, routed)           0.000    18.032    wavelet_resampler_1/y_reg_reg[11]_i_904_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.149 r  wavelet_resampler_1/y_reg_reg[11]_i_903/CO[3]
                         net (fo=1, routed)           0.000    18.149    wavelet_resampler_1/y_reg_reg[11]_i_903_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.266 r  wavelet_resampler_1/y_reg_reg[11]_i_902/CO[3]
                         net (fo=1, routed)           0.000    18.266    wavelet_resampler_1/y_reg_reg[11]_i_902_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.520 r  wavelet_resampler_1/y_reg_reg[11]_i_880/CO[0]
                         net (fo=22, routed)          1.046    19.565    wavelet_resampler_1/y_reg_reg[11]_i_880_n_3
    SLICE_X56Y39         LUT5 (Prop_lut5_I0_O)        0.367    19.932 r  wavelet_resampler_1/y_reg[11]_i_917/O
                         net (fo=1, routed)           0.000    19.932    wavelet_resampler_1/y_reg[11]_i_917_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.465 r  wavelet_resampler_1/y_reg_reg[11]_i_888/CO[3]
                         net (fo=1, routed)           0.000    20.465    wavelet_resampler_1/y_reg_reg[11]_i_888_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.582 r  wavelet_resampler_1/y_reg_reg[11]_i_883/CO[3]
                         net (fo=1, routed)           0.000    20.582    wavelet_resampler_1/y_reg_reg[11]_i_883_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.699 r  wavelet_resampler_1/y_reg_reg[11]_i_882/CO[3]
                         net (fo=1, routed)           0.000    20.699    wavelet_resampler_1/y_reg_reg[11]_i_882_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.816 r  wavelet_resampler_1/y_reg_reg[11]_i_879/CO[3]
                         net (fo=1, routed)           0.000    20.816    wavelet_resampler_1/y_reg_reg[11]_i_879_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.973 r  wavelet_resampler_1/y_reg_reg[11]_i_857/CO[1]
                         net (fo=24, routed)          0.851    21.825    wavelet_resampler_1/y_reg_reg[11]_i_857_n_2
    SLICE_X57Y40         LUT5 (Prop_lut5_I0_O)        0.332    22.157 r  wavelet_resampler_1/y_reg[11]_i_896/O
                         net (fo=1, routed)           0.000    22.157    wavelet_resampler_1/y_reg[11]_i_896_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.707 r  wavelet_resampler_1/y_reg_reg[11]_i_866/CO[3]
                         net (fo=1, routed)           0.000    22.707    wavelet_resampler_1/y_reg_reg[11]_i_866_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.821 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000    22.821    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.935 r  wavelet_resampler_1/y_reg_reg[11]_i_860/CO[3]
                         net (fo=1, routed)           0.000    22.935    wavelet_resampler_1/y_reg_reg[11]_i_860_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.049 r  wavelet_resampler_1/y_reg_reg[11]_i_856/CO[3]
                         net (fo=1, routed)           0.000    23.049    wavelet_resampler_1/y_reg_reg[11]_i_856_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.277 r  wavelet_resampler_1/y_reg_reg[11]_i_833/CO[2]
                         net (fo=26, routed)          0.805    24.082    wavelet_resampler_1/y_reg_reg[11]_i_833_n_1
    SLICE_X58Y41         LUT5 (Prop_lut5_I0_O)        0.313    24.395 r  wavelet_resampler_1/y_reg[11]_i_874/O
                         net (fo=1, routed)           0.000    24.395    wavelet_resampler_1/y_reg[11]_i_874_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.945 r  wavelet_resampler_1/y_reg_reg[11]_i_843/CO[3]
                         net (fo=1, routed)           0.000    24.945    wavelet_resampler_1/y_reg_reg[11]_i_843_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.059 r  wavelet_resampler_1/y_reg_reg[11]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.059    wavelet_resampler_1/y_reg_reg[11]_i_838_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.173 r  wavelet_resampler_1/y_reg_reg[11]_i_837/CO[3]
                         net (fo=1, routed)           0.000    25.173    wavelet_resampler_1/y_reg_reg[11]_i_837_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.287 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    25.287    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.401 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=28, routed)          1.171    26.572    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I0_O)        0.124    26.696 r  wavelet_resampler_1/y_reg[11]_i_851/O
                         net (fo=1, routed)           0.000    26.696    wavelet_resampler_1/y_reg[11]_i_851_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.246 r  wavelet_resampler_1/y_reg_reg[11]_i_815/CO[3]
                         net (fo=1, routed)           0.000    27.246    wavelet_resampler_1/y_reg_reg[11]_i_815_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.360 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    27.360    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.474 r  wavelet_resampler_1/y_reg_reg[11]_i_809/CO[3]
                         net (fo=1, routed)           0.000    27.474    wavelet_resampler_1/y_reg_reg[11]_i_809_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.588 r  wavelet_resampler_1/y_reg_reg[11]_i_803/CO[3]
                         net (fo=1, routed)           0.000    27.588    wavelet_resampler_1/y_reg_reg[11]_i_803_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.702 r  wavelet_resampler_1/y_reg_reg[11]_i_782/CO[3]
                         net (fo=1, routed)           0.000    27.702    wavelet_resampler_1/y_reg_reg[11]_i_782_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.973 r  wavelet_resampler_1/y_reg_reg[11]_i_756/CO[0]
                         net (fo=30, routed)          0.824    28.797    wavelet_resampler_1/y_reg_reg[11]_i_756_n_3
    SLICE_X61Y41         LUT5 (Prop_lut5_I0_O)        0.373    29.170 r  wavelet_resampler_1/y_reg[11]_i_823/O
                         net (fo=1, routed)           0.000    29.170    wavelet_resampler_1/y_reg[11]_i_823_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.720 r  wavelet_resampler_1/y_reg_reg[11]_i_789/CO[3]
                         net (fo=1, routed)           0.000    29.720    wavelet_resampler_1/y_reg_reg[11]_i_789_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.834 r  wavelet_resampler_1/y_reg_reg[11]_i_784/CO[3]
                         net (fo=1, routed)           0.000    29.834    wavelet_resampler_1/y_reg_reg[11]_i_784_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.948 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    29.948    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.062 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    30.062    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.176 r  wavelet_resampler_1/y_reg_reg[11]_i_755/CO[3]
                         net (fo=1, routed)           0.000    30.176    wavelet_resampler_1/y_reg_reg[11]_i_755_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.333 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[1]
                         net (fo=32, routed)          0.907    31.239    wavelet_resampler_1/y_reg_reg[11]_i_728_n_2
    SLICE_X60Y43         LUT5 (Prop_lut5_I0_O)        0.329    31.568 r  wavelet_resampler_1/y_reg[11]_i_797/O
                         net (fo=1, routed)           0.000    31.568    wavelet_resampler_1/y_reg[11]_i_797_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.101 r  wavelet_resampler_1/y_reg_reg[11]_i_764/CO[3]
                         net (fo=1, routed)           0.000    32.101    wavelet_resampler_1/y_reg_reg[11]_i_764_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.218 r  wavelet_resampler_1/y_reg_reg[11]_i_759/CO[3]
                         net (fo=1, routed)           0.000    32.218    wavelet_resampler_1/y_reg_reg[11]_i_759_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.335 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000    32.335    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.452 r  wavelet_resampler_1/y_reg_reg[11]_i_750/CO[3]
                         net (fo=1, routed)           0.000    32.452    wavelet_resampler_1/y_reg_reg[11]_i_750_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.569 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    32.569    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.798 r  wavelet_resampler_1/y_reg_reg[11]_i_695/CO[2]
                         net (fo=34, routed)          0.494    33.292    wavelet_resampler_1/y_reg_reg[11]_i_695_n_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I0_O)        0.310    33.602 r  wavelet_resampler_1/y_reg[11]_i_772/O
                         net (fo=1, routed)           0.000    33.602    wavelet_resampler_1/y_reg[11]_i_772_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.152 r  wavelet_resampler_1/y_reg_reg[11]_i_737/CO[3]
                         net (fo=1, routed)           0.000    34.152    wavelet_resampler_1/y_reg_reg[11]_i_737_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.266 r  wavelet_resampler_1/y_reg_reg[11]_i_732/CO[3]
                         net (fo=1, routed)           0.000    34.266    wavelet_resampler_1/y_reg_reg[11]_i_732_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.380 r  wavelet_resampler_1/y_reg_reg[11]_i_731/CO[3]
                         net (fo=1, routed)           0.001    34.381    wavelet_resampler_1/y_reg_reg[11]_i_731_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.495 r  wavelet_resampler_1/y_reg_reg[11]_i_722/CO[3]
                         net (fo=1, routed)           0.000    34.495    wavelet_resampler_1/y_reg_reg[11]_i_722_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.609 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.000    34.609    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.723 r  wavelet_resampler_1/y_reg_reg[11]_i_664/CO[3]
                         net (fo=36, routed)          1.174    35.897    wavelet_resampler_1/y_reg_reg[11]_i_664_n_0
    SLICE_X62Y46         LUT5 (Prop_lut5_I0_O)        0.124    36.021 r  wavelet_resampler_1/y_reg[11]_i_745/O
                         net (fo=1, routed)           0.000    36.021    wavelet_resampler_1/y_reg[11]_i_745_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.571 r  wavelet_resampler_1/y_reg_reg[11]_i_705/CO[3]
                         net (fo=1, routed)           0.000    36.571    wavelet_resampler_1/y_reg_reg[11]_i_705_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.685 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[3]
                         net (fo=1, routed)           0.000    36.685    wavelet_resampler_1/y_reg_reg[11]_i_700_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    36.799    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  wavelet_resampler_1/y_reg_reg[11]_i_689/CO[3]
                         net (fo=1, routed)           0.001    36.914    wavelet_resampler_1/y_reg_reg[11]_i_689_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.028 r  wavelet_resampler_1/y_reg_reg[11]_i_663/CO[3]
                         net (fo=1, routed)           0.000    37.028    wavelet_resampler_1/y_reg_reg[11]_i_663_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.142 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[3]
                         net (fo=1, routed)           0.000    37.142    wavelet_resampler_1/y_reg_reg[11]_i_638_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.413 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[0]
                         net (fo=38, routed)          1.011    38.424    wavelet_resampler_1/y_reg_reg[11]_i_607_n_3
    SLICE_X63Y47         LUT5 (Prop_lut5_I0_O)        0.373    38.797 r  wavelet_resampler_1/y_reg[11]_i_713/O
                         net (fo=1, routed)           0.000    38.797    wavelet_resampler_1/y_reg[11]_i_713_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.347 r  wavelet_resampler_1/y_reg_reg[11]_i_675/CO[3]
                         net (fo=1, routed)           0.000    39.347    wavelet_resampler_1/y_reg_reg[11]_i_675_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.461 r  wavelet_resampler_1/y_reg_reg[11]_i_670/CO[3]
                         net (fo=1, routed)           0.000    39.461    wavelet_resampler_1/y_reg_reg[11]_i_670_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.575 r  wavelet_resampler_1/y_reg_reg[11]_i_669/CO[3]
                         net (fo=1, routed)           0.001    39.576    wavelet_resampler_1/y_reg_reg[11]_i_669_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.690 r  wavelet_resampler_1/y_reg_reg[11]_i_658/CO[3]
                         net (fo=1, routed)           0.000    39.690    wavelet_resampler_1/y_reg_reg[11]_i_658_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.804 r  wavelet_resampler_1/y_reg_reg[11]_i_633/CO[3]
                         net (fo=1, routed)           0.000    39.804    wavelet_resampler_1/y_reg_reg[11]_i_633_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.918 r  wavelet_resampler_1/y_reg_reg[11]_i_606/CO[3]
                         net (fo=1, routed)           0.000    39.918    wavelet_resampler_1/y_reg_reg[11]_i_606_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.075 r  wavelet_resampler_1/y_reg_reg[11]_i_570/CO[1]
                         net (fo=40, routed)          0.863    40.938    wavelet_resampler_1/y_reg_reg[11]_i_570_n_2
    SLICE_X59Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.723 r  wavelet_resampler_1/y_reg_reg[11]_i_645/CO[3]
                         net (fo=1, routed)           0.001    41.724    wavelet_resampler_1/y_reg_reg[11]_i_645_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.838 r  wavelet_resampler_1/y_reg_reg[11]_i_640/CO[3]
                         net (fo=1, routed)           0.000    41.838    wavelet_resampler_1/y_reg_reg[11]_i_640_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.952 r  wavelet_resampler_1/y_reg_reg[11]_i_639/CO[3]
                         net (fo=1, routed)           0.000    41.952    wavelet_resampler_1/y_reg_reg[11]_i_639_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.066 r  wavelet_resampler_1/y_reg_reg[11]_i_628/CO[3]
                         net (fo=1, routed)           0.000    42.066    wavelet_resampler_1/y_reg_reg[11]_i_628_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.180 r  wavelet_resampler_1/y_reg_reg[11]_i_601/CO[3]
                         net (fo=1, routed)           0.000    42.180    wavelet_resampler_1/y_reg_reg[11]_i_601_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.294 r  wavelet_resampler_1/y_reg_reg[11]_i_569/CO[3]
                         net (fo=1, routed)           0.000    42.294    wavelet_resampler_1/y_reg_reg[11]_i_569_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.522 r  wavelet_resampler_1/y_reg_reg[11]_i_535/CO[2]
                         net (fo=42, routed)          0.718    43.240    wavelet_resampler_1/y_reg_reg[11]_i_535_n_1
    SLICE_X58Y51         LUT5 (Prop_lut5_I0_O)        0.313    43.553 r  wavelet_resampler_1/y_reg[11]_i_653/O
                         net (fo=1, routed)           0.000    43.553    wavelet_resampler_1/y_reg[11]_i_653_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.103 r  wavelet_resampler_1/y_reg_reg[11]_i_615/CO[3]
                         net (fo=1, routed)           0.000    44.103    wavelet_resampler_1/y_reg_reg[11]_i_615_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.217 r  wavelet_resampler_1/y_reg_reg[11]_i_610/CO[3]
                         net (fo=1, routed)           0.000    44.217    wavelet_resampler_1/y_reg_reg[11]_i_610_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.331 r  wavelet_resampler_1/y_reg_reg[11]_i_609/CO[3]
                         net (fo=1, routed)           0.000    44.331    wavelet_resampler_1/y_reg_reg[11]_i_609_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.445 r  wavelet_resampler_1/y_reg_reg[11]_i_596/CO[3]
                         net (fo=1, routed)           0.000    44.445    wavelet_resampler_1/y_reg_reg[11]_i_596_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.559 r  wavelet_resampler_1/y_reg_reg[11]_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.559    wavelet_resampler_1/y_reg_reg[11]_i_564_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.673 r  wavelet_resampler_1/y_reg_reg[11]_i_534/CO[3]
                         net (fo=1, routed)           0.000    44.673    wavelet_resampler_1/y_reg_reg[11]_i_534_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.787 r  wavelet_resampler_1/y_reg_reg[11]_i_500/CO[3]
                         net (fo=44, routed)          1.306    46.094    wavelet_resampler_1/y_reg_reg[11]_i_500_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124    46.218 r  wavelet_resampler_1/y_reg[11]_i_623/O
                         net (fo=1, routed)           0.000    46.218    wavelet_resampler_1/y_reg[11]_i_623_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.768 r  wavelet_resampler_1/y_reg_reg[11]_i_579/CO[3]
                         net (fo=1, routed)           0.000    46.768    wavelet_resampler_1/y_reg_reg[11]_i_579_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.882 r  wavelet_resampler_1/y_reg_reg[11]_i_574/CO[3]
                         net (fo=1, routed)           0.000    46.882    wavelet_resampler_1/y_reg_reg[11]_i_574_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.996 r  wavelet_resampler_1/y_reg_reg[11]_i_573/CO[3]
                         net (fo=1, routed)           0.000    46.996    wavelet_resampler_1/y_reg_reg[11]_i_573_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.110 r  wavelet_resampler_1/y_reg_reg[11]_i_559/CO[3]
                         net (fo=1, routed)           0.000    47.110    wavelet_resampler_1/y_reg_reg[11]_i_559_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.224 r  wavelet_resampler_1/y_reg_reg[11]_i_529/CO[3]
                         net (fo=1, routed)           0.000    47.224    wavelet_resampler_1/y_reg_reg[11]_i_529_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.338 r  wavelet_resampler_1/y_reg_reg[11]_i_499/CO[3]
                         net (fo=1, routed)           0.000    47.338    wavelet_resampler_1/y_reg_reg[11]_i_499_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.452 r  wavelet_resampler_1/y_reg_reg[11]_i_465/CO[3]
                         net (fo=1, routed)           0.000    47.452    wavelet_resampler_1/y_reg_reg[11]_i_465_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.723 r  wavelet_resampler_1/y_reg_reg[11]_i_420/CO[0]
                         net (fo=46, routed)          1.038    48.760    wavelet_resampler_1/y_reg_reg[11]_i_420_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I0_O)        0.373    49.133 r  wavelet_resampler_1/y_reg[11]_i_587/O
                         net (fo=1, routed)           0.000    49.133    wavelet_resampler_1/y_reg[11]_i_587_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.666 r  wavelet_resampler_1/y_reg_reg[11]_i_545/CO[3]
                         net (fo=1, routed)           0.000    49.666    wavelet_resampler_1/y_reg_reg[11]_i_545_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.783 r  wavelet_resampler_1/y_reg_reg[11]_i_540/CO[3]
                         net (fo=1, routed)           0.000    49.783    wavelet_resampler_1/y_reg_reg[11]_i_540_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.900 r  wavelet_resampler_1/y_reg_reg[11]_i_539/CO[3]
                         net (fo=1, routed)           0.000    49.900    wavelet_resampler_1/y_reg_reg[11]_i_539_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.017 r  wavelet_resampler_1/y_reg_reg[11]_i_524/CO[3]
                         net (fo=1, routed)           0.000    50.017    wavelet_resampler_1/y_reg_reg[11]_i_524_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.134 r  wavelet_resampler_1/y_reg_reg[11]_i_494/CO[3]
                         net (fo=1, routed)           0.000    50.134    wavelet_resampler_1/y_reg_reg[11]_i_494_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.251 r  wavelet_resampler_1/y_reg_reg[11]_i_460/CO[3]
                         net (fo=1, routed)           0.000    50.251    wavelet_resampler_1/y_reg_reg[11]_i_460_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.368 r  wavelet_resampler_1/y_reg_reg[11]_i_419/CO[3]
                         net (fo=1, routed)           0.000    50.368    wavelet_resampler_1/y_reg_reg[11]_i_419_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.525 r  wavelet_resampler_1/y_reg_reg[11]_i_368/CO[1]
                         net (fo=48, routed)          0.843    51.368    wavelet_resampler_1/y_reg_reg[11]_i_368_n_2
    SLICE_X53Y58         LUT5 (Prop_lut5_I0_O)        0.332    51.700 r  wavelet_resampler_1/y_reg[11]_i_553/O
                         net (fo=1, routed)           0.000    51.700    wavelet_resampler_1/y_reg[11]_i_553_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.250 r  wavelet_resampler_1/y_reg_reg[11]_i_511/CO[3]
                         net (fo=1, routed)           0.000    52.250    wavelet_resampler_1/y_reg_reg[11]_i_511_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  wavelet_resampler_1/y_reg_reg[11]_i_506/CO[3]
                         net (fo=1, routed)           0.000    52.364    wavelet_resampler_1/y_reg_reg[11]_i_506_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.478 r  wavelet_resampler_1/y_reg_reg[11]_i_505/CO[3]
                         net (fo=1, routed)           0.000    52.478    wavelet_resampler_1/y_reg_reg[11]_i_505_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.592 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    52.592    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.706 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    52.706    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.820 r  wavelet_resampler_1/y_reg_reg[11]_i_414/CO[3]
                         net (fo=1, routed)           0.000    52.820    wavelet_resampler_1/y_reg_reg[11]_i_414_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.934 r  wavelet_resampler_1/y_reg_reg[11]_i_367/CO[3]
                         net (fo=1, routed)           0.000    52.934    wavelet_resampler_1/y_reg_reg[11]_i_367_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.162 r  wavelet_resampler_1/y_reg_reg[11]_i_303/CO[2]
                         net (fo=50, routed)          0.740    53.903    wavelet_resampler_1/y_reg_reg[11]_i_303_n_1
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.313    54.216 r  wavelet_resampler_1/y_reg[11]_i_519/O
                         net (fo=1, routed)           0.000    54.216    wavelet_resampler_1/y_reg[11]_i_519_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.749 r  wavelet_resampler_1/y_reg_reg[11]_i_476/CO[3]
                         net (fo=1, routed)           0.000    54.749    wavelet_resampler_1/y_reg_reg[11]_i_476_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.866 r  wavelet_resampler_1/y_reg_reg[11]_i_471/CO[3]
                         net (fo=1, routed)           0.000    54.866    wavelet_resampler_1/y_reg_reg[11]_i_471_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.983 r  wavelet_resampler_1/y_reg_reg[11]_i_470/CO[3]
                         net (fo=1, routed)           0.000    54.983    wavelet_resampler_1/y_reg_reg[11]_i_470_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.100 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    55.100    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.217 r  wavelet_resampler_1/y_reg_reg[11]_i_409/CO[3]
                         net (fo=1, routed)           0.000    55.217    wavelet_resampler_1/y_reg_reg[11]_i_409_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.334 r  wavelet_resampler_1/y_reg_reg[11]_i_362/CO[3]
                         net (fo=1, routed)           0.000    55.334    wavelet_resampler_1/y_reg_reg[11]_i_362_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.451 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    55.451    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.568 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=52, routed)          1.039    56.607    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124    56.731 r  wavelet_resampler_1/y_reg[11]_i_484/O
                         net (fo=1, routed)           0.000    56.731    wavelet_resampler_1/y_reg[11]_i_484_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.281 r  wavelet_resampler_1/y_reg_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    57.281    wavelet_resampler_1/y_reg_reg[11]_i_433_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.395 r  wavelet_resampler_1/y_reg_reg[11]_i_428/CO[3]
                         net (fo=1, routed)           0.000    57.395    wavelet_resampler_1/y_reg_reg[11]_i_428_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.509 r  wavelet_resampler_1/y_reg_reg[11]_i_427/CO[3]
                         net (fo=1, routed)           0.000    57.509    wavelet_resampler_1/y_reg_reg[11]_i_427_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  wavelet_resampler_1/y_reg_reg[11]_i_404/CO[3]
                         net (fo=1, routed)           0.000    57.623    wavelet_resampler_1/y_reg_reg[11]_i_404_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.737 r  wavelet_resampler_1/y_reg_reg[11]_i_357/CO[3]
                         net (fo=1, routed)           0.000    57.737    wavelet_resampler_1/y_reg_reg[11]_i_357_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.851 r  wavelet_resampler_1/y_reg_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    57.851    wavelet_resampler_1/y_reg_reg[11]_i_297_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.965 r  wavelet_resampler_1/y_reg_reg[11]_i_241/CO[3]
                         net (fo=1, routed)           0.000    57.965    wavelet_resampler_1/y_reg_reg[11]_i_241_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.079 r  wavelet_resampler_1/y_reg_reg[11]_i_199/CO[3]
                         net (fo=1, routed)           0.009    58.088    wavelet_resampler_1/y_reg_reg[11]_i_199_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.359 r  wavelet_resampler_1/y_reg_reg[11]_i_157/CO[0]
                         net (fo=54, routed)          0.739    59.098    wavelet_resampler_1/y_reg_reg[11]_i_157_n_3
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.373    59.471 r  wavelet_resampler_1/y_reg[11]_i_441/O
                         net (fo=1, routed)           0.000    59.471    wavelet_resampler_1/y_reg[11]_i_441_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.004 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.009    60.013    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.130 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    60.130    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.247 r  wavelet_resampler_1/y_reg_reg[11]_i_384/CO[3]
                         net (fo=1, routed)           0.000    60.247    wavelet_resampler_1/y_reg_reg[11]_i_384_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.364 r  wavelet_resampler_1/y_reg_reg[11]_i_352/CO[3]
                         net (fo=1, routed)           0.000    60.364    wavelet_resampler_1/y_reg_reg[11]_i_352_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.481 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    60.481    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.598 r  wavelet_resampler_1/y_reg_reg[11]_i_236/CO[3]
                         net (fo=1, routed)           0.000    60.598    wavelet_resampler_1/y_reg_reg[11]_i_236_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.715 r  wavelet_resampler_1/y_reg_reg[11]_i_194/CO[3]
                         net (fo=1, routed)           0.000    60.715    wavelet_resampler_1/y_reg_reg[11]_i_194_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.832 r  wavelet_resampler_1/y_reg_reg[11]_i_156/CO[3]
                         net (fo=1, routed)           0.000    60.832    wavelet_resampler_1/y_reg_reg[11]_i_156_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.989 r  wavelet_resampler_1/y_reg_reg[11]_i_118/CO[1]
                         net (fo=56, routed)          0.782    61.771    wavelet_resampler_1/y_reg_reg[11]_i_118_n_2
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.332    62.103 r  wavelet_resampler_1/y_reg[11]_i_398/O
                         net (fo=1, routed)           0.000    62.103    wavelet_resampler_1/y_reg[11]_i_398_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.636 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    62.636    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.753 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    62.753    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.870 r  wavelet_resampler_1/y_reg_reg[11]_i_333/CO[3]
                         net (fo=1, routed)           0.000    62.870    wavelet_resampler_1/y_reg_reg[11]_i_333_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.987 r  wavelet_resampler_1/y_reg_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.000    62.987    wavelet_resampler_1/y_reg_reg[11]_i_287_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.104 r  wavelet_resampler_1/y_reg_reg[11]_i_231/CO[3]
                         net (fo=1, routed)           0.000    63.104    wavelet_resampler_1/y_reg_reg[11]_i_231_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.221 r  wavelet_resampler_1/y_reg_reg[11]_i_189/CO[3]
                         net (fo=1, routed)           0.000    63.221    wavelet_resampler_1/y_reg_reg[11]_i_189_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.338 r  wavelet_resampler_1/y_reg_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    63.338    wavelet_resampler_1/y_reg_reg[11]_i_151_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.455 r  wavelet_resampler_1/y_reg_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    63.455    wavelet_resampler_1/y_reg_reg[11]_i_117_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.684 r  wavelet_resampler_1/y_reg_reg[11]_i_83/CO[2]
                         net (fo=58, routed)          0.686    64.369    wavelet_resampler_1/y_reg_reg[11]_i_83_n_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.310    64.679 r  wavelet_resampler_1/y_reg[11]_i_347/O
                         net (fo=1, routed)           0.000    64.679    wavelet_resampler_1/y_reg[11]_i_347_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.229 r  wavelet_resampler_1/y_reg_reg[11]_i_274/CO[3]
                         net (fo=1, routed)           0.000    65.229    wavelet_resampler_1/y_reg_reg[11]_i_274_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.343 r  wavelet_resampler_1/y_reg_reg[11]_i_269/CO[3]
                         net (fo=1, routed)           0.000    65.343    wavelet_resampler_1/y_reg_reg[11]_i_269_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.457 r  wavelet_resampler_1/y_reg_reg[11]_i_268/CO[3]
                         net (fo=1, routed)           0.000    65.457    wavelet_resampler_1/y_reg_reg[11]_i_268_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.571 r  wavelet_resampler_1/y_reg_reg[11]_i_226/CO[3]
                         net (fo=1, routed)           0.000    65.571    wavelet_resampler_1/y_reg_reg[11]_i_226_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.685 r  wavelet_resampler_1/y_reg_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000    65.685    wavelet_resampler_1/y_reg_reg[11]_i_184_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.799 r  wavelet_resampler_1/y_reg_reg[11]_i_146/CO[3]
                         net (fo=1, routed)           0.000    65.799    wavelet_resampler_1/y_reg_reg[11]_i_146_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.913 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000    65.913    wavelet_resampler_1/y_reg_reg[11]_i_112_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.027 r  wavelet_resampler_1/y_reg_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    66.027    wavelet_resampler_1/y_reg_reg[11]_i_82_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.141 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=60, routed)          1.214    67.355    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X52Y88         LUT5 (Prop_lut5_I0_O)        0.124    67.479 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    67.479    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.012 r  wavelet_resampler_1/y_reg_reg[11]_i_263/CO[3]
                         net (fo=1, routed)           0.000    68.012    wavelet_resampler_1/y_reg_reg[11]_i_263_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.129 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    68.129    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.246 r  wavelet_resampler_1/y_reg_reg[11]_i_216/CO[3]
                         net (fo=1, routed)           0.000    68.246    wavelet_resampler_1/y_reg_reg[11]_i_216_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.363 r  wavelet_resampler_1/y_reg_reg[11]_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.363    wavelet_resampler_1/y_reg_reg[11]_i_179_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.480 r  wavelet_resampler_1/y_reg_reg[11]_i_141/CO[3]
                         net (fo=1, routed)           0.000    68.480    wavelet_resampler_1/y_reg_reg[11]_i_141_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.597 r  wavelet_resampler_1/y_reg_reg[11]_i_107/CO[3]
                         net (fo=1, routed)           0.000    68.597    wavelet_resampler_1/y_reg_reg[11]_i_107_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.714 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    68.714    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.831 r  wavelet_resampler_1/y_reg_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.831    wavelet_resampler_1/y_reg_reg[11]_i_51_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.948 r  wavelet_resampler_1/y_reg_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.948    wavelet_resampler_1/y_reg_reg[11]_i_30_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    69.202 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[0]
                         net (fo=62, routed)          1.002    70.204    wavelet_resampler_1/y_reg_reg[11]_i_12_n_3
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.367    70.571 r  wavelet_resampler_1/y_reg[11]_i_325/O
                         net (fo=1, routed)           0.000    70.571    wavelet_resampler_1/y_reg[11]_i_325_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.121 r  wavelet_resampler_1/y_reg_reg[11]_i_262/CO[3]
                         net (fo=1, routed)           0.000    71.121    wavelet_resampler_1/y_reg_reg[11]_i_262_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.235 r  wavelet_resampler_1/y_reg_reg[11]_i_215/CO[3]
                         net (fo=1, routed)           0.000    71.235    wavelet_resampler_1/y_reg_reg[11]_i_215_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.349 r  wavelet_resampler_1/y_reg_reg[11]_i_174/CO[3]
                         net (fo=1, routed)           0.000    71.349    wavelet_resampler_1/y_reg_reg[11]_i_174_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.463 r  wavelet_resampler_1/y_reg_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    71.463    wavelet_resampler_1/y_reg_reg[11]_i_136_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.577 r  wavelet_resampler_1/y_reg_reg[11]_i_102/CO[3]
                         net (fo=1, routed)           0.000    71.577    wavelet_resampler_1/y_reg_reg[11]_i_102_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.691 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    71.691    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.805 r  wavelet_resampler_1/y_reg_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    71.805    wavelet_resampler_1/y_reg_reg[11]_i_46_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.919 r  wavelet_resampler_1/y_reg_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    71.920    wavelet_resampler_1/y_reg_reg[11]_i_25_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.034 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.034    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.191 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[1]
                         net (fo=65, routed)          0.992    73.183    wavelet_resampler_1/y_reg_reg[11]_i_7_n_2
    SLICE_X50Y94         LUT5 (Prop_lut5_I0_O)        0.329    73.512 r  wavelet_resampler_1/y_reg[11]_i_374/O
                         net (fo=1, routed)           0.000    73.512    wavelet_resampler_1/y_reg[11]_i_374_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.045 r  wavelet_resampler_1/y_reg_reg[11]_i_307/CO[3]
                         net (fo=1, routed)           0.000    74.045    wavelet_resampler_1/y_reg_reg[11]_i_307_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.162 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    74.162    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.279 r  wavelet_resampler_1/y_reg_reg[11]_i_200/CO[3]
                         net (fo=1, routed)           0.000    74.279    wavelet_resampler_1/y_reg_reg[11]_i_200_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.396 r  wavelet_resampler_1/y_reg_reg[11]_i_159/CO[3]
                         net (fo=1, routed)           0.000    74.396    wavelet_resampler_1/y_reg_reg[11]_i_159_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.513 r  wavelet_resampler_1/y_reg_reg[11]_i_121/CO[3]
                         net (fo=1, routed)           0.000    74.513    wavelet_resampler_1/y_reg_reg[11]_i_121_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.630 r  wavelet_resampler_1/y_reg_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.001    74.631    wavelet_resampler_1/y_reg_reg[11]_i_87_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.747 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    74.747    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.864 r  wavelet_resampler_1/y_reg_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.864    wavelet_resampler_1/y_reg_reg[11]_i_31_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.981 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    74.981    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.210 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[2]
                         net (fo=67, routed)          0.750    75.961    wavelet_resampler_1/y_reg_reg[11]_i_8_n_1
    SLICE_X49Y101        LUT5 (Prop_lut5_I0_O)        0.310    76.271 r  wavelet_resampler_1/y_reg[11]_i_378/O
                         net (fo=1, routed)           0.000    76.271    wavelet_resampler_1/y_reg[11]_i_378_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.821 r  wavelet_resampler_1/y_reg_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    76.821    wavelet_resampler_1/y_reg_reg[11]_i_312_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.935 r  wavelet_resampler_1/y_reg_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    76.935    wavelet_resampler_1/y_reg_reg[11]_i_252_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.049 r  wavelet_resampler_1/y_reg_reg[11]_i_205/CO[3]
                         net (fo=1, routed)           0.000    77.049    wavelet_resampler_1/y_reg_reg[11]_i_205_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.163 r  wavelet_resampler_1/y_reg_reg[11]_i_164/CO[3]
                         net (fo=1, routed)           0.000    77.163    wavelet_resampler_1/y_reg_reg[11]_i_164_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.277 r  wavelet_resampler_1/y_reg_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000    77.277    wavelet_resampler_1/y_reg_reg[11]_i_126_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.391 r  wavelet_resampler_1/y_reg_reg[11]_i_92/CO[3]
                         net (fo=1, routed)           0.000    77.391    wavelet_resampler_1/y_reg_reg[11]_i_92_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.505 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.505    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.619 r  wavelet_resampler_1/y_reg_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.619    wavelet_resampler_1/y_reg_reg[11]_i_36_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.733 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.733    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    77.961 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=67, routed)          0.698    78.659    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X50Y108        LUT5 (Prop_lut5_I0_O)        0.313    78.972 r  wavelet_resampler_1/y_reg[11]_i_382/O
                         net (fo=1, routed)           0.000    78.972    wavelet_resampler_1/y_reg[11]_i_382_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.505 r  wavelet_resampler_1/y_reg_reg[11]_i_317/CO[3]
                         net (fo=1, routed)           0.000    79.505    wavelet_resampler_1/y_reg_reg[11]_i_317_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.622 r  wavelet_resampler_1/y_reg_reg[11]_i_257/CO[3]
                         net (fo=1, routed)           0.000    79.622    wavelet_resampler_1/y_reg_reg[11]_i_257_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.739 r  wavelet_resampler_1/y_reg_reg[11]_i_210/CO[3]
                         net (fo=1, routed)           0.000    79.739    wavelet_resampler_1/y_reg_reg[11]_i_210_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.856 r  wavelet_resampler_1/y_reg_reg[11]_i_169/CO[3]
                         net (fo=1, routed)           0.000    79.856    wavelet_resampler_1/y_reg_reg[11]_i_169_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.973 r  wavelet_resampler_1/y_reg_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    79.973    wavelet_resampler_1/y_reg_reg[11]_i_131_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.090 r  wavelet_resampler_1/y_reg_reg[11]_i_97/CO[3]
                         net (fo=1, routed)           0.000    80.090    wavelet_resampler_1/y_reg_reg[11]_i_97_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.207 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    80.207    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.324 r  wavelet_resampler_1/y_reg_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.324    wavelet_resampler_1/y_reg_reg[11]_i_41_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.441 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    80.441    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.670 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=67, routed)          0.736    81.405    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X51Y114        LUT5 (Prop_lut5_I0_O)        0.310    81.715 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    81.715    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.265 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    82.265    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.379 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    82.379    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.493 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    82.493    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.607 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    82.607    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.721 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.721    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.835 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.835    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.949 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.949    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.063 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.063    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.177 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.177    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.405 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=67, routed)          0.697    84.102    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X52Y121        LUT5 (Prop_lut5_I0_O)        0.313    84.415 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    84.415    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.948 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.948    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.065 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    85.065    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.182 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.182    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.299 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.009    85.308    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.425 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.425    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.542 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    85.542    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.659 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    85.659    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.776 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.776    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.893 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.893    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    86.122 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=67, routed)          0.721    86.843    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X50Y128        LUT5 (Prop_lut5_I0_O)        0.310    87.153 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    87.153    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.686 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    87.686    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.803 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    87.803    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X50Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.920 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.920    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X50Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.037 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    88.037    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X50Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.154 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    88.154    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.271 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    88.271    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.388 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    88.388    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.505 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.505    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.622 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.622    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    88.851 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=67, routed)          0.716    89.566    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X51Y134        LUT5 (Prop_lut5_I0_O)        0.310    89.876 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    89.876    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.426 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    90.426    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.540 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    90.540    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.654 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.654    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.768 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.768    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.882 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.882    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.996 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.996    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.110 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.110    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.224 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    91.224    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.338 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.338    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X51Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.566 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=67, routed)          0.936    92.502    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X53Y137        LUT3 (Prop_lut3_I0_O)        0.313    92.815 r  wavelet_resampler_1/y_reg[3]_i_170/O
                         net (fo=1, routed)           0.000    92.815    wavelet_resampler_1/y_reg[3]_i_170_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.347 r  wavelet_resampler_1/y_reg_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.347    wavelet_resampler_1/y_reg_reg[3]_i_146_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.461 r  wavelet_resampler_1/y_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    93.461    wavelet_resampler_1/y_reg_reg[3]_i_126_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.575 r  wavelet_resampler_1/y_reg_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    93.575    wavelet_resampler_1/y_reg_reg[3]_i_106_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.689 r  wavelet_resampler_1/y_reg_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    93.689    wavelet_resampler_1/y_reg_reg[3]_i_86_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.803 r  wavelet_resampler_1/y_reg_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.803    wavelet_resampler_1/y_reg_reg[3]_i_66_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.917 r  wavelet_resampler_1/y_reg_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.917    wavelet_resampler_1/y_reg_reg[3]_i_46_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.031 r  wavelet_resampler_1/y_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    94.031    wavelet_resampler_1/y_reg_reg[3]_i_26_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.145 r  wavelet_resampler_1/y_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.145    wavelet_resampler_1/y_reg_reg[3]_i_11_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.373 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=67, routed)          0.963    95.336    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X52Y139        LUT3 (Prop_lut3_I0_O)        0.313    95.649 r  wavelet_resampler_1/y_reg[3]_i_174/O
                         net (fo=1, routed)           0.000    95.649    wavelet_resampler_1/y_reg[3]_i_174_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.182 r  wavelet_resampler_1/y_reg_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    96.182    wavelet_resampler_1/y_reg_reg[3]_i_151_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.299 r  wavelet_resampler_1/y_reg_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    96.299    wavelet_resampler_1/y_reg_reg[3]_i_131_n_0
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.416 r  wavelet_resampler_1/y_reg_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.416    wavelet_resampler_1/y_reg_reg[3]_i_111_n_0
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.533 r  wavelet_resampler_1/y_reg_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    96.533    wavelet_resampler_1/y_reg_reg[3]_i_91_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.650 r  wavelet_resampler_1/y_reg_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    96.650    wavelet_resampler_1/y_reg_reg[3]_i_71_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.767 r  wavelet_resampler_1/y_reg_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.767    wavelet_resampler_1/y_reg_reg[3]_i_51_n_0
    SLICE_X52Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.884 r  wavelet_resampler_1/y_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    96.884    wavelet_resampler_1/y_reg_reg[3]_i_31_n_0
    SLICE_X52Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.001 r  wavelet_resampler_1/y_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.001    wavelet_resampler_1/y_reg_reg[3]_i_15_n_0
    SLICE_X52Y147        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    97.230 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=67, routed)          1.012    98.242    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X50Y138        LUT5 (Prop_lut5_I0_O)        0.310    98.552 r  wavelet_resampler_1/y_reg[3]_i_197/O
                         net (fo=1, routed)           0.000    98.552    wavelet_resampler_1/y_reg[3]_i_197_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.085 r  wavelet_resampler_1/y_reg_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    99.085    wavelet_resampler_1/y_reg_reg[3]_i_176_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.202 r  wavelet_resampler_1/y_reg_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    99.202    wavelet_resampler_1/y_reg_reg[3]_i_156_n_0
    SLICE_X50Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.319 r  wavelet_resampler_1/y_reg_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    99.319    wavelet_resampler_1/y_reg_reg[3]_i_136_n_0
    SLICE_X50Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.436 r  wavelet_resampler_1/y_reg_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    99.436    wavelet_resampler_1/y_reg_reg[3]_i_116_n_0
    SLICE_X50Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.553 r  wavelet_resampler_1/y_reg_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    99.553    wavelet_resampler_1/y_reg_reg[3]_i_96_n_0
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.670 r  wavelet_resampler_1/y_reg_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    99.670    wavelet_resampler_1/y_reg_reg[3]_i_76_n_0
    SLICE_X50Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.787 r  wavelet_resampler_1/y_reg_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    99.787    wavelet_resampler_1/y_reg_reg[3]_i_56_n_0
    SLICE_X50Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.904 r  wavelet_resampler_1/y_reg_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.904    wavelet_resampler_1/y_reg_reg[3]_i_36_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.021 r  wavelet_resampler_1/y_reg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000   100.021    wavelet_resampler_1/y_reg_reg[3]_i_19_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.250 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[2]
                         net (fo=67, routed)          0.992   101.242    wavelet_resampler_1/y_reg_reg[3]_i_9_n_1
    SLICE_X49Y138        LUT5 (Prop_lut5_I0_O)        0.310   101.552 r  wavelet_resampler_1/y_reg[3]_i_200/O
                         net (fo=1, routed)           0.000   101.552    wavelet_resampler_1/y_reg[3]_i_200_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.102 r  wavelet_resampler_1/y_reg_reg[3]_i_181/CO[3]
                         net (fo=1, routed)           0.000   102.102    wavelet_resampler_1/y_reg_reg[3]_i_181_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.216 r  wavelet_resampler_1/y_reg_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.000   102.216    wavelet_resampler_1/y_reg_reg[3]_i_161_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  wavelet_resampler_1/y_reg_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000   102.330    wavelet_resampler_1/y_reg_reg[3]_i_141_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  wavelet_resampler_1/y_reg_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000   102.444    wavelet_resampler_1/y_reg_reg[3]_i_121_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.558 r  wavelet_resampler_1/y_reg_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000   102.558    wavelet_resampler_1/y_reg_reg[3]_i_101_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.672 r  wavelet_resampler_1/y_reg_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000   102.672    wavelet_resampler_1/y_reg_reg[3]_i_81_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.786 r  wavelet_resampler_1/y_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.786    wavelet_resampler_1/y_reg_reg[3]_i_61_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.900 r  wavelet_resampler_1/y_reg_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000   102.900    wavelet_resampler_1/y_reg_reg[3]_i_41_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.014 r  wavelet_resampler_1/y_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.014    wavelet_resampler_1/y_reg_reg[3]_i_23_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.171 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[1]
                         net (fo=1, routed)           0.610   103.781    wavelet_resampler_1/y_reg_reg[3]_i_10_n_2
    SLICE_X48Y147        LUT4 (Prop_lut4_I3_O)        0.329   104.110 r  wavelet_resampler_1/y_reg[3]_i_6/O
                         net (fo=1, routed)           0.000   104.110    wavelet_resampler_1/y_reg[3]_i_6_n_0
    SLICE_X48Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   104.642 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.642    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.756 r  wavelet_resampler_1/y_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.756    wavelet_resampler_1/y_reg_reg[7]_i_1_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   105.090 r  wavelet_resampler_1/y_reg_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.000   105.090    wavelet_resampler_1/y_reg_reg[11]_i_2_n_6
    SLICE_X48Y149        FDRE                                         r  wavelet_resampler_1/y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.610    14.981    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y149        FDRE                                         r  wavelet_resampler_1/y_reg_reg[9]/C
                         clock pessimism              0.180    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X48Y149        FDRE (Setup_fdre_C_D)        0.062    15.188    wavelet_resampler_1/y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                        -105.091    
  -------------------------------------------------------------------
                         slack                                -89.902    

Slack (VIOLATED) :        -89.881ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        99.856ns  (logic 65.264ns (65.358%)  route 34.592ns (34.642%))
  Logic Levels:           333  (CARRY4=295 LUT1=1 LUT3=3 LUT4=2 LUT5=32)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.662     5.213    wavelet_resampler_1/CLK100MHZ
    DSP48_X1Y16          DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.647 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.777     6.424    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X55Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.548 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.189     6.737    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.332 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.332    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  wavelet_resampler_1/y_reg_reg[11]_i_422/CO[3]
                         net (fo=1, routed)           0.000     7.449    wavelet_resampler_1/y_reg_reg[11]_i_422_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  wavelet_resampler_1/y_reg_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000     7.566    wavelet_resampler_1/y_reg_reg[11]_i_383_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  wavelet_resampler_1/y_reg_reg[11]_i_399/CO[3]
                         net (fo=1, routed)           0.000     7.683    wavelet_resampler_1/y_reg_reg[11]_i_399_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  wavelet_resampler_1/y_reg_reg[11]_i_554/CO[3]
                         net (fo=1, routed)           0.000     7.800    wavelet_resampler_1/y_reg_reg[11]_i_554_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  wavelet_resampler_1/y_reg_reg[11]_i_684/CO[3]
                         net (fo=1, routed)           0.000     7.917    wavelet_resampler_1/y_reg_reg[11]_i_684_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  wavelet_resampler_1/y_reg_reg[11]_i_798/CO[3]
                         net (fo=1, routed)           0.000     8.034    wavelet_resampler_1/y_reg_reg[11]_i_798_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  wavelet_resampler_1/y_reg_reg[11]_i_897/CO[3]
                         net (fo=1, routed)           0.000     8.151    wavelet_resampler_1/y_reg_reg[11]_i_897_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  wavelet_resampler_1/y_reg_reg[11]_i_979/CO[3]
                         net (fo=2, routed)           1.043     9.311    wavelet_resampler_1/y_reg_reg[11]_i_979_n_0
    SLICE_X55Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.435 r  wavelet_resampler_1/y_reg[11]_i_1020/O
                         net (fo=1, routed)           0.000     9.435    wavelet_resampler_1/y_reg[11]_i_1020_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.967 r  wavelet_resampler_1/y_reg_reg[11]_i_987/CO[3]
                         net (fo=1, routed)           0.000     9.967    wavelet_resampler_1/y_reg_reg[11]_i_987_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  wavelet_resampler_1/y_reg_reg[11]_i_982/CO[3]
                         net (fo=1, routed)           0.000    10.081    wavelet_resampler_1/y_reg_reg[11]_i_982_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  wavelet_resampler_1/y_reg_reg[11]_i_980/CO[3]
                         net (fo=14, routed)          0.905    11.099    wavelet_resampler_1/y_reg_reg[11]_i_980_n_0
    SLICE_X53Y43         LUT4 (Prop_lut4_I0_O)        0.124    11.223 r  wavelet_resampler_1/y_reg[11]_i_995/O
                         net (fo=1, routed)           0.000    11.223    wavelet_resampler_1/y_reg[11]_i_995_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.773 r  wavelet_resampler_1/y_reg_reg[11]_i_970/CO[3]
                         net (fo=1, routed)           0.000    11.773    wavelet_resampler_1/y_reg_reg[11]_i_970_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  wavelet_resampler_1/y_reg_reg[11]_i_965/CO[3]
                         net (fo=1, routed)           0.000    11.887    wavelet_resampler_1/y_reg_reg[11]_i_965_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.001 r  wavelet_resampler_1/y_reg_reg[11]_i_964/CO[3]
                         net (fo=1, routed)           0.000    12.001    wavelet_resampler_1/y_reg_reg[11]_i_964_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.158 r  wavelet_resampler_1/y_reg_reg[11]_i_961/CO[1]
                         net (fo=16, routed)          0.920    13.078    wavelet_resampler_1/y_reg_reg[11]_i_961_n_2
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.329    13.407 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000    13.407    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.940 r  wavelet_resampler_1/y_reg_reg[11]_i_952/CO[3]
                         net (fo=1, routed)           0.000    13.940    wavelet_resampler_1/y_reg_reg[11]_i_952_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.057 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000    14.057    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.174 r  wavelet_resampler_1/y_reg_reg[11]_i_946/CO[3]
                         net (fo=1, routed)           0.000    14.174    wavelet_resampler_1/y_reg_reg[11]_i_946_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.403 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[2]
                         net (fo=18, routed)          0.660    15.064    wavelet_resampler_1/y_reg_reg[11]_i_942_n_1
    SLICE_X55Y45         LUT5 (Prop_lut5_I0_O)        0.310    15.374 r  wavelet_resampler_1/y_reg[11]_i_960/O
                         net (fo=1, routed)           0.000    15.374    wavelet_resampler_1/y_reg[11]_i_960_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.924 r  wavelet_resampler_1/y_reg_reg[11]_i_933/CO[3]
                         net (fo=1, routed)           0.000    15.924    wavelet_resampler_1/y_reg_reg[11]_i_933_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.038 r  wavelet_resampler_1/y_reg_reg[11]_i_928/CO[3]
                         net (fo=1, routed)           0.000    16.038    wavelet_resampler_1/y_reg_reg[11]_i_928_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.152 r  wavelet_resampler_1/y_reg_reg[11]_i_927/CO[3]
                         net (fo=1, routed)           0.000    16.152    wavelet_resampler_1/y_reg_reg[11]_i_927_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.266 r  wavelet_resampler_1/y_reg_reg[11]_i_922/CO[3]
                         net (fo=20, routed)          0.992    17.258    wavelet_resampler_1/y_reg_reg[11]_i_922_n_0
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.124    17.382 r  wavelet_resampler_1/y_reg[11]_i_941/O
                         net (fo=1, routed)           0.000    17.382    wavelet_resampler_1/y_reg[11]_i_941_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.915 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.915    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.032 r  wavelet_resampler_1/y_reg_reg[11]_i_904/CO[3]
                         net (fo=1, routed)           0.000    18.032    wavelet_resampler_1/y_reg_reg[11]_i_904_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.149 r  wavelet_resampler_1/y_reg_reg[11]_i_903/CO[3]
                         net (fo=1, routed)           0.000    18.149    wavelet_resampler_1/y_reg_reg[11]_i_903_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.266 r  wavelet_resampler_1/y_reg_reg[11]_i_902/CO[3]
                         net (fo=1, routed)           0.000    18.266    wavelet_resampler_1/y_reg_reg[11]_i_902_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.520 r  wavelet_resampler_1/y_reg_reg[11]_i_880/CO[0]
                         net (fo=22, routed)          1.046    19.565    wavelet_resampler_1/y_reg_reg[11]_i_880_n_3
    SLICE_X56Y39         LUT5 (Prop_lut5_I0_O)        0.367    19.932 r  wavelet_resampler_1/y_reg[11]_i_917/O
                         net (fo=1, routed)           0.000    19.932    wavelet_resampler_1/y_reg[11]_i_917_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.465 r  wavelet_resampler_1/y_reg_reg[11]_i_888/CO[3]
                         net (fo=1, routed)           0.000    20.465    wavelet_resampler_1/y_reg_reg[11]_i_888_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.582 r  wavelet_resampler_1/y_reg_reg[11]_i_883/CO[3]
                         net (fo=1, routed)           0.000    20.582    wavelet_resampler_1/y_reg_reg[11]_i_883_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.699 r  wavelet_resampler_1/y_reg_reg[11]_i_882/CO[3]
                         net (fo=1, routed)           0.000    20.699    wavelet_resampler_1/y_reg_reg[11]_i_882_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.816 r  wavelet_resampler_1/y_reg_reg[11]_i_879/CO[3]
                         net (fo=1, routed)           0.000    20.816    wavelet_resampler_1/y_reg_reg[11]_i_879_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.973 r  wavelet_resampler_1/y_reg_reg[11]_i_857/CO[1]
                         net (fo=24, routed)          0.851    21.825    wavelet_resampler_1/y_reg_reg[11]_i_857_n_2
    SLICE_X57Y40         LUT5 (Prop_lut5_I0_O)        0.332    22.157 r  wavelet_resampler_1/y_reg[11]_i_896/O
                         net (fo=1, routed)           0.000    22.157    wavelet_resampler_1/y_reg[11]_i_896_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.707 r  wavelet_resampler_1/y_reg_reg[11]_i_866/CO[3]
                         net (fo=1, routed)           0.000    22.707    wavelet_resampler_1/y_reg_reg[11]_i_866_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.821 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000    22.821    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.935 r  wavelet_resampler_1/y_reg_reg[11]_i_860/CO[3]
                         net (fo=1, routed)           0.000    22.935    wavelet_resampler_1/y_reg_reg[11]_i_860_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.049 r  wavelet_resampler_1/y_reg_reg[11]_i_856/CO[3]
                         net (fo=1, routed)           0.000    23.049    wavelet_resampler_1/y_reg_reg[11]_i_856_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.277 r  wavelet_resampler_1/y_reg_reg[11]_i_833/CO[2]
                         net (fo=26, routed)          0.805    24.082    wavelet_resampler_1/y_reg_reg[11]_i_833_n_1
    SLICE_X58Y41         LUT5 (Prop_lut5_I0_O)        0.313    24.395 r  wavelet_resampler_1/y_reg[11]_i_874/O
                         net (fo=1, routed)           0.000    24.395    wavelet_resampler_1/y_reg[11]_i_874_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.945 r  wavelet_resampler_1/y_reg_reg[11]_i_843/CO[3]
                         net (fo=1, routed)           0.000    24.945    wavelet_resampler_1/y_reg_reg[11]_i_843_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.059 r  wavelet_resampler_1/y_reg_reg[11]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.059    wavelet_resampler_1/y_reg_reg[11]_i_838_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.173 r  wavelet_resampler_1/y_reg_reg[11]_i_837/CO[3]
                         net (fo=1, routed)           0.000    25.173    wavelet_resampler_1/y_reg_reg[11]_i_837_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.287 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    25.287    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.401 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=28, routed)          1.171    26.572    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I0_O)        0.124    26.696 r  wavelet_resampler_1/y_reg[11]_i_851/O
                         net (fo=1, routed)           0.000    26.696    wavelet_resampler_1/y_reg[11]_i_851_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.246 r  wavelet_resampler_1/y_reg_reg[11]_i_815/CO[3]
                         net (fo=1, routed)           0.000    27.246    wavelet_resampler_1/y_reg_reg[11]_i_815_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.360 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    27.360    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.474 r  wavelet_resampler_1/y_reg_reg[11]_i_809/CO[3]
                         net (fo=1, routed)           0.000    27.474    wavelet_resampler_1/y_reg_reg[11]_i_809_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.588 r  wavelet_resampler_1/y_reg_reg[11]_i_803/CO[3]
                         net (fo=1, routed)           0.000    27.588    wavelet_resampler_1/y_reg_reg[11]_i_803_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.702 r  wavelet_resampler_1/y_reg_reg[11]_i_782/CO[3]
                         net (fo=1, routed)           0.000    27.702    wavelet_resampler_1/y_reg_reg[11]_i_782_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.973 r  wavelet_resampler_1/y_reg_reg[11]_i_756/CO[0]
                         net (fo=30, routed)          0.824    28.797    wavelet_resampler_1/y_reg_reg[11]_i_756_n_3
    SLICE_X61Y41         LUT5 (Prop_lut5_I0_O)        0.373    29.170 r  wavelet_resampler_1/y_reg[11]_i_823/O
                         net (fo=1, routed)           0.000    29.170    wavelet_resampler_1/y_reg[11]_i_823_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.720 r  wavelet_resampler_1/y_reg_reg[11]_i_789/CO[3]
                         net (fo=1, routed)           0.000    29.720    wavelet_resampler_1/y_reg_reg[11]_i_789_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.834 r  wavelet_resampler_1/y_reg_reg[11]_i_784/CO[3]
                         net (fo=1, routed)           0.000    29.834    wavelet_resampler_1/y_reg_reg[11]_i_784_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.948 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    29.948    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.062 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    30.062    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.176 r  wavelet_resampler_1/y_reg_reg[11]_i_755/CO[3]
                         net (fo=1, routed)           0.000    30.176    wavelet_resampler_1/y_reg_reg[11]_i_755_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.333 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[1]
                         net (fo=32, routed)          0.907    31.239    wavelet_resampler_1/y_reg_reg[11]_i_728_n_2
    SLICE_X60Y43         LUT5 (Prop_lut5_I0_O)        0.329    31.568 r  wavelet_resampler_1/y_reg[11]_i_797/O
                         net (fo=1, routed)           0.000    31.568    wavelet_resampler_1/y_reg[11]_i_797_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.101 r  wavelet_resampler_1/y_reg_reg[11]_i_764/CO[3]
                         net (fo=1, routed)           0.000    32.101    wavelet_resampler_1/y_reg_reg[11]_i_764_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.218 r  wavelet_resampler_1/y_reg_reg[11]_i_759/CO[3]
                         net (fo=1, routed)           0.000    32.218    wavelet_resampler_1/y_reg_reg[11]_i_759_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.335 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000    32.335    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.452 r  wavelet_resampler_1/y_reg_reg[11]_i_750/CO[3]
                         net (fo=1, routed)           0.000    32.452    wavelet_resampler_1/y_reg_reg[11]_i_750_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.569 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    32.569    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.798 r  wavelet_resampler_1/y_reg_reg[11]_i_695/CO[2]
                         net (fo=34, routed)          0.494    33.292    wavelet_resampler_1/y_reg_reg[11]_i_695_n_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I0_O)        0.310    33.602 r  wavelet_resampler_1/y_reg[11]_i_772/O
                         net (fo=1, routed)           0.000    33.602    wavelet_resampler_1/y_reg[11]_i_772_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.152 r  wavelet_resampler_1/y_reg_reg[11]_i_737/CO[3]
                         net (fo=1, routed)           0.000    34.152    wavelet_resampler_1/y_reg_reg[11]_i_737_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.266 r  wavelet_resampler_1/y_reg_reg[11]_i_732/CO[3]
                         net (fo=1, routed)           0.000    34.266    wavelet_resampler_1/y_reg_reg[11]_i_732_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.380 r  wavelet_resampler_1/y_reg_reg[11]_i_731/CO[3]
                         net (fo=1, routed)           0.001    34.381    wavelet_resampler_1/y_reg_reg[11]_i_731_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.495 r  wavelet_resampler_1/y_reg_reg[11]_i_722/CO[3]
                         net (fo=1, routed)           0.000    34.495    wavelet_resampler_1/y_reg_reg[11]_i_722_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.609 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.000    34.609    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.723 r  wavelet_resampler_1/y_reg_reg[11]_i_664/CO[3]
                         net (fo=36, routed)          1.174    35.897    wavelet_resampler_1/y_reg_reg[11]_i_664_n_0
    SLICE_X62Y46         LUT5 (Prop_lut5_I0_O)        0.124    36.021 r  wavelet_resampler_1/y_reg[11]_i_745/O
                         net (fo=1, routed)           0.000    36.021    wavelet_resampler_1/y_reg[11]_i_745_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.571 r  wavelet_resampler_1/y_reg_reg[11]_i_705/CO[3]
                         net (fo=1, routed)           0.000    36.571    wavelet_resampler_1/y_reg_reg[11]_i_705_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.685 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[3]
                         net (fo=1, routed)           0.000    36.685    wavelet_resampler_1/y_reg_reg[11]_i_700_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    36.799    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  wavelet_resampler_1/y_reg_reg[11]_i_689/CO[3]
                         net (fo=1, routed)           0.001    36.914    wavelet_resampler_1/y_reg_reg[11]_i_689_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.028 r  wavelet_resampler_1/y_reg_reg[11]_i_663/CO[3]
                         net (fo=1, routed)           0.000    37.028    wavelet_resampler_1/y_reg_reg[11]_i_663_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.142 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[3]
                         net (fo=1, routed)           0.000    37.142    wavelet_resampler_1/y_reg_reg[11]_i_638_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.413 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[0]
                         net (fo=38, routed)          1.011    38.424    wavelet_resampler_1/y_reg_reg[11]_i_607_n_3
    SLICE_X63Y47         LUT5 (Prop_lut5_I0_O)        0.373    38.797 r  wavelet_resampler_1/y_reg[11]_i_713/O
                         net (fo=1, routed)           0.000    38.797    wavelet_resampler_1/y_reg[11]_i_713_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.347 r  wavelet_resampler_1/y_reg_reg[11]_i_675/CO[3]
                         net (fo=1, routed)           0.000    39.347    wavelet_resampler_1/y_reg_reg[11]_i_675_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.461 r  wavelet_resampler_1/y_reg_reg[11]_i_670/CO[3]
                         net (fo=1, routed)           0.000    39.461    wavelet_resampler_1/y_reg_reg[11]_i_670_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.575 r  wavelet_resampler_1/y_reg_reg[11]_i_669/CO[3]
                         net (fo=1, routed)           0.001    39.576    wavelet_resampler_1/y_reg_reg[11]_i_669_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.690 r  wavelet_resampler_1/y_reg_reg[11]_i_658/CO[3]
                         net (fo=1, routed)           0.000    39.690    wavelet_resampler_1/y_reg_reg[11]_i_658_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.804 r  wavelet_resampler_1/y_reg_reg[11]_i_633/CO[3]
                         net (fo=1, routed)           0.000    39.804    wavelet_resampler_1/y_reg_reg[11]_i_633_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.918 r  wavelet_resampler_1/y_reg_reg[11]_i_606/CO[3]
                         net (fo=1, routed)           0.000    39.918    wavelet_resampler_1/y_reg_reg[11]_i_606_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.075 r  wavelet_resampler_1/y_reg_reg[11]_i_570/CO[1]
                         net (fo=40, routed)          0.863    40.938    wavelet_resampler_1/y_reg_reg[11]_i_570_n_2
    SLICE_X59Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.723 r  wavelet_resampler_1/y_reg_reg[11]_i_645/CO[3]
                         net (fo=1, routed)           0.001    41.724    wavelet_resampler_1/y_reg_reg[11]_i_645_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.838 r  wavelet_resampler_1/y_reg_reg[11]_i_640/CO[3]
                         net (fo=1, routed)           0.000    41.838    wavelet_resampler_1/y_reg_reg[11]_i_640_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.952 r  wavelet_resampler_1/y_reg_reg[11]_i_639/CO[3]
                         net (fo=1, routed)           0.000    41.952    wavelet_resampler_1/y_reg_reg[11]_i_639_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.066 r  wavelet_resampler_1/y_reg_reg[11]_i_628/CO[3]
                         net (fo=1, routed)           0.000    42.066    wavelet_resampler_1/y_reg_reg[11]_i_628_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.180 r  wavelet_resampler_1/y_reg_reg[11]_i_601/CO[3]
                         net (fo=1, routed)           0.000    42.180    wavelet_resampler_1/y_reg_reg[11]_i_601_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.294 r  wavelet_resampler_1/y_reg_reg[11]_i_569/CO[3]
                         net (fo=1, routed)           0.000    42.294    wavelet_resampler_1/y_reg_reg[11]_i_569_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.522 r  wavelet_resampler_1/y_reg_reg[11]_i_535/CO[2]
                         net (fo=42, routed)          0.718    43.240    wavelet_resampler_1/y_reg_reg[11]_i_535_n_1
    SLICE_X58Y51         LUT5 (Prop_lut5_I0_O)        0.313    43.553 r  wavelet_resampler_1/y_reg[11]_i_653/O
                         net (fo=1, routed)           0.000    43.553    wavelet_resampler_1/y_reg[11]_i_653_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.103 r  wavelet_resampler_1/y_reg_reg[11]_i_615/CO[3]
                         net (fo=1, routed)           0.000    44.103    wavelet_resampler_1/y_reg_reg[11]_i_615_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.217 r  wavelet_resampler_1/y_reg_reg[11]_i_610/CO[3]
                         net (fo=1, routed)           0.000    44.217    wavelet_resampler_1/y_reg_reg[11]_i_610_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.331 r  wavelet_resampler_1/y_reg_reg[11]_i_609/CO[3]
                         net (fo=1, routed)           0.000    44.331    wavelet_resampler_1/y_reg_reg[11]_i_609_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.445 r  wavelet_resampler_1/y_reg_reg[11]_i_596/CO[3]
                         net (fo=1, routed)           0.000    44.445    wavelet_resampler_1/y_reg_reg[11]_i_596_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.559 r  wavelet_resampler_1/y_reg_reg[11]_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.559    wavelet_resampler_1/y_reg_reg[11]_i_564_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.673 r  wavelet_resampler_1/y_reg_reg[11]_i_534/CO[3]
                         net (fo=1, routed)           0.000    44.673    wavelet_resampler_1/y_reg_reg[11]_i_534_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.787 r  wavelet_resampler_1/y_reg_reg[11]_i_500/CO[3]
                         net (fo=44, routed)          1.306    46.094    wavelet_resampler_1/y_reg_reg[11]_i_500_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124    46.218 r  wavelet_resampler_1/y_reg[11]_i_623/O
                         net (fo=1, routed)           0.000    46.218    wavelet_resampler_1/y_reg[11]_i_623_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.768 r  wavelet_resampler_1/y_reg_reg[11]_i_579/CO[3]
                         net (fo=1, routed)           0.000    46.768    wavelet_resampler_1/y_reg_reg[11]_i_579_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.882 r  wavelet_resampler_1/y_reg_reg[11]_i_574/CO[3]
                         net (fo=1, routed)           0.000    46.882    wavelet_resampler_1/y_reg_reg[11]_i_574_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.996 r  wavelet_resampler_1/y_reg_reg[11]_i_573/CO[3]
                         net (fo=1, routed)           0.000    46.996    wavelet_resampler_1/y_reg_reg[11]_i_573_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.110 r  wavelet_resampler_1/y_reg_reg[11]_i_559/CO[3]
                         net (fo=1, routed)           0.000    47.110    wavelet_resampler_1/y_reg_reg[11]_i_559_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.224 r  wavelet_resampler_1/y_reg_reg[11]_i_529/CO[3]
                         net (fo=1, routed)           0.000    47.224    wavelet_resampler_1/y_reg_reg[11]_i_529_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.338 r  wavelet_resampler_1/y_reg_reg[11]_i_499/CO[3]
                         net (fo=1, routed)           0.000    47.338    wavelet_resampler_1/y_reg_reg[11]_i_499_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.452 r  wavelet_resampler_1/y_reg_reg[11]_i_465/CO[3]
                         net (fo=1, routed)           0.000    47.452    wavelet_resampler_1/y_reg_reg[11]_i_465_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.723 r  wavelet_resampler_1/y_reg_reg[11]_i_420/CO[0]
                         net (fo=46, routed)          1.038    48.760    wavelet_resampler_1/y_reg_reg[11]_i_420_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I0_O)        0.373    49.133 r  wavelet_resampler_1/y_reg[11]_i_587/O
                         net (fo=1, routed)           0.000    49.133    wavelet_resampler_1/y_reg[11]_i_587_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.666 r  wavelet_resampler_1/y_reg_reg[11]_i_545/CO[3]
                         net (fo=1, routed)           0.000    49.666    wavelet_resampler_1/y_reg_reg[11]_i_545_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.783 r  wavelet_resampler_1/y_reg_reg[11]_i_540/CO[3]
                         net (fo=1, routed)           0.000    49.783    wavelet_resampler_1/y_reg_reg[11]_i_540_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.900 r  wavelet_resampler_1/y_reg_reg[11]_i_539/CO[3]
                         net (fo=1, routed)           0.000    49.900    wavelet_resampler_1/y_reg_reg[11]_i_539_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.017 r  wavelet_resampler_1/y_reg_reg[11]_i_524/CO[3]
                         net (fo=1, routed)           0.000    50.017    wavelet_resampler_1/y_reg_reg[11]_i_524_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.134 r  wavelet_resampler_1/y_reg_reg[11]_i_494/CO[3]
                         net (fo=1, routed)           0.000    50.134    wavelet_resampler_1/y_reg_reg[11]_i_494_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.251 r  wavelet_resampler_1/y_reg_reg[11]_i_460/CO[3]
                         net (fo=1, routed)           0.000    50.251    wavelet_resampler_1/y_reg_reg[11]_i_460_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.368 r  wavelet_resampler_1/y_reg_reg[11]_i_419/CO[3]
                         net (fo=1, routed)           0.000    50.368    wavelet_resampler_1/y_reg_reg[11]_i_419_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.525 r  wavelet_resampler_1/y_reg_reg[11]_i_368/CO[1]
                         net (fo=48, routed)          0.843    51.368    wavelet_resampler_1/y_reg_reg[11]_i_368_n_2
    SLICE_X53Y58         LUT5 (Prop_lut5_I0_O)        0.332    51.700 r  wavelet_resampler_1/y_reg[11]_i_553/O
                         net (fo=1, routed)           0.000    51.700    wavelet_resampler_1/y_reg[11]_i_553_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.250 r  wavelet_resampler_1/y_reg_reg[11]_i_511/CO[3]
                         net (fo=1, routed)           0.000    52.250    wavelet_resampler_1/y_reg_reg[11]_i_511_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  wavelet_resampler_1/y_reg_reg[11]_i_506/CO[3]
                         net (fo=1, routed)           0.000    52.364    wavelet_resampler_1/y_reg_reg[11]_i_506_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.478 r  wavelet_resampler_1/y_reg_reg[11]_i_505/CO[3]
                         net (fo=1, routed)           0.000    52.478    wavelet_resampler_1/y_reg_reg[11]_i_505_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.592 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    52.592    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.706 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    52.706    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.820 r  wavelet_resampler_1/y_reg_reg[11]_i_414/CO[3]
                         net (fo=1, routed)           0.000    52.820    wavelet_resampler_1/y_reg_reg[11]_i_414_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.934 r  wavelet_resampler_1/y_reg_reg[11]_i_367/CO[3]
                         net (fo=1, routed)           0.000    52.934    wavelet_resampler_1/y_reg_reg[11]_i_367_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.162 r  wavelet_resampler_1/y_reg_reg[11]_i_303/CO[2]
                         net (fo=50, routed)          0.740    53.903    wavelet_resampler_1/y_reg_reg[11]_i_303_n_1
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.313    54.216 r  wavelet_resampler_1/y_reg[11]_i_519/O
                         net (fo=1, routed)           0.000    54.216    wavelet_resampler_1/y_reg[11]_i_519_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.749 r  wavelet_resampler_1/y_reg_reg[11]_i_476/CO[3]
                         net (fo=1, routed)           0.000    54.749    wavelet_resampler_1/y_reg_reg[11]_i_476_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.866 r  wavelet_resampler_1/y_reg_reg[11]_i_471/CO[3]
                         net (fo=1, routed)           0.000    54.866    wavelet_resampler_1/y_reg_reg[11]_i_471_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.983 r  wavelet_resampler_1/y_reg_reg[11]_i_470/CO[3]
                         net (fo=1, routed)           0.000    54.983    wavelet_resampler_1/y_reg_reg[11]_i_470_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.100 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    55.100    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.217 r  wavelet_resampler_1/y_reg_reg[11]_i_409/CO[3]
                         net (fo=1, routed)           0.000    55.217    wavelet_resampler_1/y_reg_reg[11]_i_409_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.334 r  wavelet_resampler_1/y_reg_reg[11]_i_362/CO[3]
                         net (fo=1, routed)           0.000    55.334    wavelet_resampler_1/y_reg_reg[11]_i_362_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.451 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    55.451    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.568 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=52, routed)          1.039    56.607    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124    56.731 r  wavelet_resampler_1/y_reg[11]_i_484/O
                         net (fo=1, routed)           0.000    56.731    wavelet_resampler_1/y_reg[11]_i_484_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.281 r  wavelet_resampler_1/y_reg_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    57.281    wavelet_resampler_1/y_reg_reg[11]_i_433_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.395 r  wavelet_resampler_1/y_reg_reg[11]_i_428/CO[3]
                         net (fo=1, routed)           0.000    57.395    wavelet_resampler_1/y_reg_reg[11]_i_428_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.509 r  wavelet_resampler_1/y_reg_reg[11]_i_427/CO[3]
                         net (fo=1, routed)           0.000    57.509    wavelet_resampler_1/y_reg_reg[11]_i_427_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  wavelet_resampler_1/y_reg_reg[11]_i_404/CO[3]
                         net (fo=1, routed)           0.000    57.623    wavelet_resampler_1/y_reg_reg[11]_i_404_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.737 r  wavelet_resampler_1/y_reg_reg[11]_i_357/CO[3]
                         net (fo=1, routed)           0.000    57.737    wavelet_resampler_1/y_reg_reg[11]_i_357_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.851 r  wavelet_resampler_1/y_reg_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    57.851    wavelet_resampler_1/y_reg_reg[11]_i_297_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.965 r  wavelet_resampler_1/y_reg_reg[11]_i_241/CO[3]
                         net (fo=1, routed)           0.000    57.965    wavelet_resampler_1/y_reg_reg[11]_i_241_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.079 r  wavelet_resampler_1/y_reg_reg[11]_i_199/CO[3]
                         net (fo=1, routed)           0.009    58.088    wavelet_resampler_1/y_reg_reg[11]_i_199_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.359 r  wavelet_resampler_1/y_reg_reg[11]_i_157/CO[0]
                         net (fo=54, routed)          0.739    59.098    wavelet_resampler_1/y_reg_reg[11]_i_157_n_3
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.373    59.471 r  wavelet_resampler_1/y_reg[11]_i_441/O
                         net (fo=1, routed)           0.000    59.471    wavelet_resampler_1/y_reg[11]_i_441_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.004 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.009    60.013    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.130 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    60.130    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.247 r  wavelet_resampler_1/y_reg_reg[11]_i_384/CO[3]
                         net (fo=1, routed)           0.000    60.247    wavelet_resampler_1/y_reg_reg[11]_i_384_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.364 r  wavelet_resampler_1/y_reg_reg[11]_i_352/CO[3]
                         net (fo=1, routed)           0.000    60.364    wavelet_resampler_1/y_reg_reg[11]_i_352_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.481 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    60.481    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.598 r  wavelet_resampler_1/y_reg_reg[11]_i_236/CO[3]
                         net (fo=1, routed)           0.000    60.598    wavelet_resampler_1/y_reg_reg[11]_i_236_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.715 r  wavelet_resampler_1/y_reg_reg[11]_i_194/CO[3]
                         net (fo=1, routed)           0.000    60.715    wavelet_resampler_1/y_reg_reg[11]_i_194_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.832 r  wavelet_resampler_1/y_reg_reg[11]_i_156/CO[3]
                         net (fo=1, routed)           0.000    60.832    wavelet_resampler_1/y_reg_reg[11]_i_156_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.989 r  wavelet_resampler_1/y_reg_reg[11]_i_118/CO[1]
                         net (fo=56, routed)          0.782    61.771    wavelet_resampler_1/y_reg_reg[11]_i_118_n_2
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.332    62.103 r  wavelet_resampler_1/y_reg[11]_i_398/O
                         net (fo=1, routed)           0.000    62.103    wavelet_resampler_1/y_reg[11]_i_398_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.636 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    62.636    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.753 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    62.753    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.870 r  wavelet_resampler_1/y_reg_reg[11]_i_333/CO[3]
                         net (fo=1, routed)           0.000    62.870    wavelet_resampler_1/y_reg_reg[11]_i_333_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.987 r  wavelet_resampler_1/y_reg_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.000    62.987    wavelet_resampler_1/y_reg_reg[11]_i_287_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.104 r  wavelet_resampler_1/y_reg_reg[11]_i_231/CO[3]
                         net (fo=1, routed)           0.000    63.104    wavelet_resampler_1/y_reg_reg[11]_i_231_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.221 r  wavelet_resampler_1/y_reg_reg[11]_i_189/CO[3]
                         net (fo=1, routed)           0.000    63.221    wavelet_resampler_1/y_reg_reg[11]_i_189_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.338 r  wavelet_resampler_1/y_reg_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    63.338    wavelet_resampler_1/y_reg_reg[11]_i_151_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.455 r  wavelet_resampler_1/y_reg_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    63.455    wavelet_resampler_1/y_reg_reg[11]_i_117_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.684 r  wavelet_resampler_1/y_reg_reg[11]_i_83/CO[2]
                         net (fo=58, routed)          0.686    64.369    wavelet_resampler_1/y_reg_reg[11]_i_83_n_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.310    64.679 r  wavelet_resampler_1/y_reg[11]_i_347/O
                         net (fo=1, routed)           0.000    64.679    wavelet_resampler_1/y_reg[11]_i_347_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.229 r  wavelet_resampler_1/y_reg_reg[11]_i_274/CO[3]
                         net (fo=1, routed)           0.000    65.229    wavelet_resampler_1/y_reg_reg[11]_i_274_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.343 r  wavelet_resampler_1/y_reg_reg[11]_i_269/CO[3]
                         net (fo=1, routed)           0.000    65.343    wavelet_resampler_1/y_reg_reg[11]_i_269_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.457 r  wavelet_resampler_1/y_reg_reg[11]_i_268/CO[3]
                         net (fo=1, routed)           0.000    65.457    wavelet_resampler_1/y_reg_reg[11]_i_268_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.571 r  wavelet_resampler_1/y_reg_reg[11]_i_226/CO[3]
                         net (fo=1, routed)           0.000    65.571    wavelet_resampler_1/y_reg_reg[11]_i_226_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.685 r  wavelet_resampler_1/y_reg_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000    65.685    wavelet_resampler_1/y_reg_reg[11]_i_184_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.799 r  wavelet_resampler_1/y_reg_reg[11]_i_146/CO[3]
                         net (fo=1, routed)           0.000    65.799    wavelet_resampler_1/y_reg_reg[11]_i_146_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.913 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000    65.913    wavelet_resampler_1/y_reg_reg[11]_i_112_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.027 r  wavelet_resampler_1/y_reg_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    66.027    wavelet_resampler_1/y_reg_reg[11]_i_82_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.141 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=60, routed)          1.214    67.355    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X52Y88         LUT5 (Prop_lut5_I0_O)        0.124    67.479 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    67.479    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.012 r  wavelet_resampler_1/y_reg_reg[11]_i_263/CO[3]
                         net (fo=1, routed)           0.000    68.012    wavelet_resampler_1/y_reg_reg[11]_i_263_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.129 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    68.129    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.246 r  wavelet_resampler_1/y_reg_reg[11]_i_216/CO[3]
                         net (fo=1, routed)           0.000    68.246    wavelet_resampler_1/y_reg_reg[11]_i_216_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.363 r  wavelet_resampler_1/y_reg_reg[11]_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.363    wavelet_resampler_1/y_reg_reg[11]_i_179_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.480 r  wavelet_resampler_1/y_reg_reg[11]_i_141/CO[3]
                         net (fo=1, routed)           0.000    68.480    wavelet_resampler_1/y_reg_reg[11]_i_141_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.597 r  wavelet_resampler_1/y_reg_reg[11]_i_107/CO[3]
                         net (fo=1, routed)           0.000    68.597    wavelet_resampler_1/y_reg_reg[11]_i_107_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.714 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    68.714    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.831 r  wavelet_resampler_1/y_reg_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.831    wavelet_resampler_1/y_reg_reg[11]_i_51_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.948 r  wavelet_resampler_1/y_reg_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.948    wavelet_resampler_1/y_reg_reg[11]_i_30_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    69.202 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[0]
                         net (fo=62, routed)          1.002    70.204    wavelet_resampler_1/y_reg_reg[11]_i_12_n_3
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.367    70.571 r  wavelet_resampler_1/y_reg[11]_i_325/O
                         net (fo=1, routed)           0.000    70.571    wavelet_resampler_1/y_reg[11]_i_325_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.121 r  wavelet_resampler_1/y_reg_reg[11]_i_262/CO[3]
                         net (fo=1, routed)           0.000    71.121    wavelet_resampler_1/y_reg_reg[11]_i_262_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.235 r  wavelet_resampler_1/y_reg_reg[11]_i_215/CO[3]
                         net (fo=1, routed)           0.000    71.235    wavelet_resampler_1/y_reg_reg[11]_i_215_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.349 r  wavelet_resampler_1/y_reg_reg[11]_i_174/CO[3]
                         net (fo=1, routed)           0.000    71.349    wavelet_resampler_1/y_reg_reg[11]_i_174_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.463 r  wavelet_resampler_1/y_reg_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    71.463    wavelet_resampler_1/y_reg_reg[11]_i_136_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.577 r  wavelet_resampler_1/y_reg_reg[11]_i_102/CO[3]
                         net (fo=1, routed)           0.000    71.577    wavelet_resampler_1/y_reg_reg[11]_i_102_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.691 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    71.691    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.805 r  wavelet_resampler_1/y_reg_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    71.805    wavelet_resampler_1/y_reg_reg[11]_i_46_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.919 r  wavelet_resampler_1/y_reg_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    71.920    wavelet_resampler_1/y_reg_reg[11]_i_25_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.034 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.034    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.191 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[1]
                         net (fo=65, routed)          0.992    73.183    wavelet_resampler_1/y_reg_reg[11]_i_7_n_2
    SLICE_X50Y94         LUT5 (Prop_lut5_I0_O)        0.329    73.512 r  wavelet_resampler_1/y_reg[11]_i_374/O
                         net (fo=1, routed)           0.000    73.512    wavelet_resampler_1/y_reg[11]_i_374_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.045 r  wavelet_resampler_1/y_reg_reg[11]_i_307/CO[3]
                         net (fo=1, routed)           0.000    74.045    wavelet_resampler_1/y_reg_reg[11]_i_307_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.162 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    74.162    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.279 r  wavelet_resampler_1/y_reg_reg[11]_i_200/CO[3]
                         net (fo=1, routed)           0.000    74.279    wavelet_resampler_1/y_reg_reg[11]_i_200_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.396 r  wavelet_resampler_1/y_reg_reg[11]_i_159/CO[3]
                         net (fo=1, routed)           0.000    74.396    wavelet_resampler_1/y_reg_reg[11]_i_159_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.513 r  wavelet_resampler_1/y_reg_reg[11]_i_121/CO[3]
                         net (fo=1, routed)           0.000    74.513    wavelet_resampler_1/y_reg_reg[11]_i_121_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.630 r  wavelet_resampler_1/y_reg_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.001    74.631    wavelet_resampler_1/y_reg_reg[11]_i_87_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.747 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    74.747    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.864 r  wavelet_resampler_1/y_reg_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.864    wavelet_resampler_1/y_reg_reg[11]_i_31_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.981 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    74.981    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.210 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[2]
                         net (fo=67, routed)          0.750    75.961    wavelet_resampler_1/y_reg_reg[11]_i_8_n_1
    SLICE_X49Y101        LUT5 (Prop_lut5_I0_O)        0.310    76.271 r  wavelet_resampler_1/y_reg[11]_i_378/O
                         net (fo=1, routed)           0.000    76.271    wavelet_resampler_1/y_reg[11]_i_378_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.821 r  wavelet_resampler_1/y_reg_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    76.821    wavelet_resampler_1/y_reg_reg[11]_i_312_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.935 r  wavelet_resampler_1/y_reg_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    76.935    wavelet_resampler_1/y_reg_reg[11]_i_252_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.049 r  wavelet_resampler_1/y_reg_reg[11]_i_205/CO[3]
                         net (fo=1, routed)           0.000    77.049    wavelet_resampler_1/y_reg_reg[11]_i_205_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.163 r  wavelet_resampler_1/y_reg_reg[11]_i_164/CO[3]
                         net (fo=1, routed)           0.000    77.163    wavelet_resampler_1/y_reg_reg[11]_i_164_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.277 r  wavelet_resampler_1/y_reg_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000    77.277    wavelet_resampler_1/y_reg_reg[11]_i_126_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.391 r  wavelet_resampler_1/y_reg_reg[11]_i_92/CO[3]
                         net (fo=1, routed)           0.000    77.391    wavelet_resampler_1/y_reg_reg[11]_i_92_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.505 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.505    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.619 r  wavelet_resampler_1/y_reg_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.619    wavelet_resampler_1/y_reg_reg[11]_i_36_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.733 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.733    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    77.961 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=67, routed)          0.698    78.659    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X50Y108        LUT5 (Prop_lut5_I0_O)        0.313    78.972 r  wavelet_resampler_1/y_reg[11]_i_382/O
                         net (fo=1, routed)           0.000    78.972    wavelet_resampler_1/y_reg[11]_i_382_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.505 r  wavelet_resampler_1/y_reg_reg[11]_i_317/CO[3]
                         net (fo=1, routed)           0.000    79.505    wavelet_resampler_1/y_reg_reg[11]_i_317_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.622 r  wavelet_resampler_1/y_reg_reg[11]_i_257/CO[3]
                         net (fo=1, routed)           0.000    79.622    wavelet_resampler_1/y_reg_reg[11]_i_257_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.739 r  wavelet_resampler_1/y_reg_reg[11]_i_210/CO[3]
                         net (fo=1, routed)           0.000    79.739    wavelet_resampler_1/y_reg_reg[11]_i_210_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.856 r  wavelet_resampler_1/y_reg_reg[11]_i_169/CO[3]
                         net (fo=1, routed)           0.000    79.856    wavelet_resampler_1/y_reg_reg[11]_i_169_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.973 r  wavelet_resampler_1/y_reg_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    79.973    wavelet_resampler_1/y_reg_reg[11]_i_131_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.090 r  wavelet_resampler_1/y_reg_reg[11]_i_97/CO[3]
                         net (fo=1, routed)           0.000    80.090    wavelet_resampler_1/y_reg_reg[11]_i_97_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.207 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    80.207    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.324 r  wavelet_resampler_1/y_reg_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.324    wavelet_resampler_1/y_reg_reg[11]_i_41_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.441 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    80.441    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.670 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=67, routed)          0.736    81.405    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X51Y114        LUT5 (Prop_lut5_I0_O)        0.310    81.715 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    81.715    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.265 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    82.265    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.379 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    82.379    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.493 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    82.493    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.607 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    82.607    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.721 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.721    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.835 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.835    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.949 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.949    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.063 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.063    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.177 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.177    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.405 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=67, routed)          0.697    84.102    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X52Y121        LUT5 (Prop_lut5_I0_O)        0.313    84.415 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    84.415    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.948 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.948    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.065 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    85.065    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.182 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.182    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.299 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.009    85.308    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.425 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.425    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.542 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    85.542    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.659 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    85.659    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.776 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.776    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.893 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.893    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    86.122 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=67, routed)          0.721    86.843    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X50Y128        LUT5 (Prop_lut5_I0_O)        0.310    87.153 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    87.153    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.686 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    87.686    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.803 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    87.803    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X50Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.920 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.920    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X50Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.037 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    88.037    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X50Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.154 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    88.154    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.271 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    88.271    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.388 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    88.388    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.505 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.505    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.622 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.622    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    88.851 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=67, routed)          0.716    89.566    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X51Y134        LUT5 (Prop_lut5_I0_O)        0.310    89.876 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    89.876    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.426 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    90.426    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.540 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    90.540    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.654 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.654    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.768 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.768    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.882 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.882    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.996 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.996    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.110 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.110    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.224 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    91.224    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.338 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.338    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X51Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.566 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=67, routed)          0.936    92.502    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X53Y137        LUT3 (Prop_lut3_I0_O)        0.313    92.815 r  wavelet_resampler_1/y_reg[3]_i_170/O
                         net (fo=1, routed)           0.000    92.815    wavelet_resampler_1/y_reg[3]_i_170_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.347 r  wavelet_resampler_1/y_reg_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.347    wavelet_resampler_1/y_reg_reg[3]_i_146_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.461 r  wavelet_resampler_1/y_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    93.461    wavelet_resampler_1/y_reg_reg[3]_i_126_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.575 r  wavelet_resampler_1/y_reg_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    93.575    wavelet_resampler_1/y_reg_reg[3]_i_106_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.689 r  wavelet_resampler_1/y_reg_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    93.689    wavelet_resampler_1/y_reg_reg[3]_i_86_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.803 r  wavelet_resampler_1/y_reg_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.803    wavelet_resampler_1/y_reg_reg[3]_i_66_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.917 r  wavelet_resampler_1/y_reg_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.917    wavelet_resampler_1/y_reg_reg[3]_i_46_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.031 r  wavelet_resampler_1/y_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    94.031    wavelet_resampler_1/y_reg_reg[3]_i_26_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.145 r  wavelet_resampler_1/y_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.145    wavelet_resampler_1/y_reg_reg[3]_i_11_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.373 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=67, routed)          0.963    95.336    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X52Y139        LUT3 (Prop_lut3_I0_O)        0.313    95.649 r  wavelet_resampler_1/y_reg[3]_i_174/O
                         net (fo=1, routed)           0.000    95.649    wavelet_resampler_1/y_reg[3]_i_174_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.182 r  wavelet_resampler_1/y_reg_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    96.182    wavelet_resampler_1/y_reg_reg[3]_i_151_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.299 r  wavelet_resampler_1/y_reg_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    96.299    wavelet_resampler_1/y_reg_reg[3]_i_131_n_0
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.416 r  wavelet_resampler_1/y_reg_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.416    wavelet_resampler_1/y_reg_reg[3]_i_111_n_0
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.533 r  wavelet_resampler_1/y_reg_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    96.533    wavelet_resampler_1/y_reg_reg[3]_i_91_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.650 r  wavelet_resampler_1/y_reg_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    96.650    wavelet_resampler_1/y_reg_reg[3]_i_71_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.767 r  wavelet_resampler_1/y_reg_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.767    wavelet_resampler_1/y_reg_reg[3]_i_51_n_0
    SLICE_X52Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.884 r  wavelet_resampler_1/y_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    96.884    wavelet_resampler_1/y_reg_reg[3]_i_31_n_0
    SLICE_X52Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.001 r  wavelet_resampler_1/y_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.001    wavelet_resampler_1/y_reg_reg[3]_i_15_n_0
    SLICE_X52Y147        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    97.230 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=67, routed)          1.012    98.242    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X50Y138        LUT5 (Prop_lut5_I0_O)        0.310    98.552 r  wavelet_resampler_1/y_reg[3]_i_197/O
                         net (fo=1, routed)           0.000    98.552    wavelet_resampler_1/y_reg[3]_i_197_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.085 r  wavelet_resampler_1/y_reg_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    99.085    wavelet_resampler_1/y_reg_reg[3]_i_176_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.202 r  wavelet_resampler_1/y_reg_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    99.202    wavelet_resampler_1/y_reg_reg[3]_i_156_n_0
    SLICE_X50Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.319 r  wavelet_resampler_1/y_reg_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    99.319    wavelet_resampler_1/y_reg_reg[3]_i_136_n_0
    SLICE_X50Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.436 r  wavelet_resampler_1/y_reg_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    99.436    wavelet_resampler_1/y_reg_reg[3]_i_116_n_0
    SLICE_X50Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.553 r  wavelet_resampler_1/y_reg_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    99.553    wavelet_resampler_1/y_reg_reg[3]_i_96_n_0
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.670 r  wavelet_resampler_1/y_reg_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    99.670    wavelet_resampler_1/y_reg_reg[3]_i_76_n_0
    SLICE_X50Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.787 r  wavelet_resampler_1/y_reg_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    99.787    wavelet_resampler_1/y_reg_reg[3]_i_56_n_0
    SLICE_X50Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.904 r  wavelet_resampler_1/y_reg_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.904    wavelet_resampler_1/y_reg_reg[3]_i_36_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.021 r  wavelet_resampler_1/y_reg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000   100.021    wavelet_resampler_1/y_reg_reg[3]_i_19_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.250 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[2]
                         net (fo=67, routed)          0.992   101.242    wavelet_resampler_1/y_reg_reg[3]_i_9_n_1
    SLICE_X49Y138        LUT5 (Prop_lut5_I0_O)        0.310   101.552 r  wavelet_resampler_1/y_reg[3]_i_200/O
                         net (fo=1, routed)           0.000   101.552    wavelet_resampler_1/y_reg[3]_i_200_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.102 r  wavelet_resampler_1/y_reg_reg[3]_i_181/CO[3]
                         net (fo=1, routed)           0.000   102.102    wavelet_resampler_1/y_reg_reg[3]_i_181_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.216 r  wavelet_resampler_1/y_reg_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.000   102.216    wavelet_resampler_1/y_reg_reg[3]_i_161_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  wavelet_resampler_1/y_reg_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000   102.330    wavelet_resampler_1/y_reg_reg[3]_i_141_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  wavelet_resampler_1/y_reg_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000   102.444    wavelet_resampler_1/y_reg_reg[3]_i_121_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.558 r  wavelet_resampler_1/y_reg_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000   102.558    wavelet_resampler_1/y_reg_reg[3]_i_101_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.672 r  wavelet_resampler_1/y_reg_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000   102.672    wavelet_resampler_1/y_reg_reg[3]_i_81_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.786 r  wavelet_resampler_1/y_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.786    wavelet_resampler_1/y_reg_reg[3]_i_61_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.900 r  wavelet_resampler_1/y_reg_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000   102.900    wavelet_resampler_1/y_reg_reg[3]_i_41_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.014 r  wavelet_resampler_1/y_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.014    wavelet_resampler_1/y_reg_reg[3]_i_23_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.171 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[1]
                         net (fo=1, routed)           0.610   103.781    wavelet_resampler_1/y_reg_reg[3]_i_10_n_2
    SLICE_X48Y147        LUT4 (Prop_lut4_I3_O)        0.329   104.110 r  wavelet_resampler_1/y_reg[3]_i_6/O
                         net (fo=1, routed)           0.000   104.110    wavelet_resampler_1/y_reg[3]_i_6_n_0
    SLICE_X48Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   104.642 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.642    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.756 r  wavelet_resampler_1/y_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.756    wavelet_resampler_1/y_reg_reg[7]_i_1_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   105.069 r  wavelet_resampler_1/y_reg_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.000   105.069    wavelet_resampler_1/y_reg_reg[11]_i_2_n_4
    SLICE_X48Y149        FDRE                                         r  wavelet_resampler_1/y_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.610    14.981    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y149        FDRE                                         r  wavelet_resampler_1/y_reg_reg[11]/C
                         clock pessimism              0.180    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X48Y149        FDRE (Setup_fdre_C_D)        0.062    15.188    wavelet_resampler_1/y_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                        -105.070    
  -------------------------------------------------------------------
                         slack                                -89.881    

Slack (VIOLATED) :        -89.807ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        99.782ns  (logic 65.190ns (65.332%)  route 34.592ns (34.668%))
  Logic Levels:           333  (CARRY4=295 LUT1=1 LUT3=3 LUT4=2 LUT5=32)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.662     5.213    wavelet_resampler_1/CLK100MHZ
    DSP48_X1Y16          DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.647 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.777     6.424    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X55Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.548 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.189     6.737    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.332 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.332    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  wavelet_resampler_1/y_reg_reg[11]_i_422/CO[3]
                         net (fo=1, routed)           0.000     7.449    wavelet_resampler_1/y_reg_reg[11]_i_422_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  wavelet_resampler_1/y_reg_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000     7.566    wavelet_resampler_1/y_reg_reg[11]_i_383_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  wavelet_resampler_1/y_reg_reg[11]_i_399/CO[3]
                         net (fo=1, routed)           0.000     7.683    wavelet_resampler_1/y_reg_reg[11]_i_399_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  wavelet_resampler_1/y_reg_reg[11]_i_554/CO[3]
                         net (fo=1, routed)           0.000     7.800    wavelet_resampler_1/y_reg_reg[11]_i_554_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  wavelet_resampler_1/y_reg_reg[11]_i_684/CO[3]
                         net (fo=1, routed)           0.000     7.917    wavelet_resampler_1/y_reg_reg[11]_i_684_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  wavelet_resampler_1/y_reg_reg[11]_i_798/CO[3]
                         net (fo=1, routed)           0.000     8.034    wavelet_resampler_1/y_reg_reg[11]_i_798_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  wavelet_resampler_1/y_reg_reg[11]_i_897/CO[3]
                         net (fo=1, routed)           0.000     8.151    wavelet_resampler_1/y_reg_reg[11]_i_897_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  wavelet_resampler_1/y_reg_reg[11]_i_979/CO[3]
                         net (fo=2, routed)           1.043     9.311    wavelet_resampler_1/y_reg_reg[11]_i_979_n_0
    SLICE_X55Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.435 r  wavelet_resampler_1/y_reg[11]_i_1020/O
                         net (fo=1, routed)           0.000     9.435    wavelet_resampler_1/y_reg[11]_i_1020_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.967 r  wavelet_resampler_1/y_reg_reg[11]_i_987/CO[3]
                         net (fo=1, routed)           0.000     9.967    wavelet_resampler_1/y_reg_reg[11]_i_987_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  wavelet_resampler_1/y_reg_reg[11]_i_982/CO[3]
                         net (fo=1, routed)           0.000    10.081    wavelet_resampler_1/y_reg_reg[11]_i_982_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  wavelet_resampler_1/y_reg_reg[11]_i_980/CO[3]
                         net (fo=14, routed)          0.905    11.099    wavelet_resampler_1/y_reg_reg[11]_i_980_n_0
    SLICE_X53Y43         LUT4 (Prop_lut4_I0_O)        0.124    11.223 r  wavelet_resampler_1/y_reg[11]_i_995/O
                         net (fo=1, routed)           0.000    11.223    wavelet_resampler_1/y_reg[11]_i_995_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.773 r  wavelet_resampler_1/y_reg_reg[11]_i_970/CO[3]
                         net (fo=1, routed)           0.000    11.773    wavelet_resampler_1/y_reg_reg[11]_i_970_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  wavelet_resampler_1/y_reg_reg[11]_i_965/CO[3]
                         net (fo=1, routed)           0.000    11.887    wavelet_resampler_1/y_reg_reg[11]_i_965_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.001 r  wavelet_resampler_1/y_reg_reg[11]_i_964/CO[3]
                         net (fo=1, routed)           0.000    12.001    wavelet_resampler_1/y_reg_reg[11]_i_964_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.158 r  wavelet_resampler_1/y_reg_reg[11]_i_961/CO[1]
                         net (fo=16, routed)          0.920    13.078    wavelet_resampler_1/y_reg_reg[11]_i_961_n_2
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.329    13.407 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000    13.407    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.940 r  wavelet_resampler_1/y_reg_reg[11]_i_952/CO[3]
                         net (fo=1, routed)           0.000    13.940    wavelet_resampler_1/y_reg_reg[11]_i_952_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.057 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000    14.057    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.174 r  wavelet_resampler_1/y_reg_reg[11]_i_946/CO[3]
                         net (fo=1, routed)           0.000    14.174    wavelet_resampler_1/y_reg_reg[11]_i_946_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.403 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[2]
                         net (fo=18, routed)          0.660    15.064    wavelet_resampler_1/y_reg_reg[11]_i_942_n_1
    SLICE_X55Y45         LUT5 (Prop_lut5_I0_O)        0.310    15.374 r  wavelet_resampler_1/y_reg[11]_i_960/O
                         net (fo=1, routed)           0.000    15.374    wavelet_resampler_1/y_reg[11]_i_960_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.924 r  wavelet_resampler_1/y_reg_reg[11]_i_933/CO[3]
                         net (fo=1, routed)           0.000    15.924    wavelet_resampler_1/y_reg_reg[11]_i_933_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.038 r  wavelet_resampler_1/y_reg_reg[11]_i_928/CO[3]
                         net (fo=1, routed)           0.000    16.038    wavelet_resampler_1/y_reg_reg[11]_i_928_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.152 r  wavelet_resampler_1/y_reg_reg[11]_i_927/CO[3]
                         net (fo=1, routed)           0.000    16.152    wavelet_resampler_1/y_reg_reg[11]_i_927_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.266 r  wavelet_resampler_1/y_reg_reg[11]_i_922/CO[3]
                         net (fo=20, routed)          0.992    17.258    wavelet_resampler_1/y_reg_reg[11]_i_922_n_0
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.124    17.382 r  wavelet_resampler_1/y_reg[11]_i_941/O
                         net (fo=1, routed)           0.000    17.382    wavelet_resampler_1/y_reg[11]_i_941_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.915 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.915    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.032 r  wavelet_resampler_1/y_reg_reg[11]_i_904/CO[3]
                         net (fo=1, routed)           0.000    18.032    wavelet_resampler_1/y_reg_reg[11]_i_904_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.149 r  wavelet_resampler_1/y_reg_reg[11]_i_903/CO[3]
                         net (fo=1, routed)           0.000    18.149    wavelet_resampler_1/y_reg_reg[11]_i_903_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.266 r  wavelet_resampler_1/y_reg_reg[11]_i_902/CO[3]
                         net (fo=1, routed)           0.000    18.266    wavelet_resampler_1/y_reg_reg[11]_i_902_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.520 r  wavelet_resampler_1/y_reg_reg[11]_i_880/CO[0]
                         net (fo=22, routed)          1.046    19.565    wavelet_resampler_1/y_reg_reg[11]_i_880_n_3
    SLICE_X56Y39         LUT5 (Prop_lut5_I0_O)        0.367    19.932 r  wavelet_resampler_1/y_reg[11]_i_917/O
                         net (fo=1, routed)           0.000    19.932    wavelet_resampler_1/y_reg[11]_i_917_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.465 r  wavelet_resampler_1/y_reg_reg[11]_i_888/CO[3]
                         net (fo=1, routed)           0.000    20.465    wavelet_resampler_1/y_reg_reg[11]_i_888_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.582 r  wavelet_resampler_1/y_reg_reg[11]_i_883/CO[3]
                         net (fo=1, routed)           0.000    20.582    wavelet_resampler_1/y_reg_reg[11]_i_883_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.699 r  wavelet_resampler_1/y_reg_reg[11]_i_882/CO[3]
                         net (fo=1, routed)           0.000    20.699    wavelet_resampler_1/y_reg_reg[11]_i_882_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.816 r  wavelet_resampler_1/y_reg_reg[11]_i_879/CO[3]
                         net (fo=1, routed)           0.000    20.816    wavelet_resampler_1/y_reg_reg[11]_i_879_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.973 r  wavelet_resampler_1/y_reg_reg[11]_i_857/CO[1]
                         net (fo=24, routed)          0.851    21.825    wavelet_resampler_1/y_reg_reg[11]_i_857_n_2
    SLICE_X57Y40         LUT5 (Prop_lut5_I0_O)        0.332    22.157 r  wavelet_resampler_1/y_reg[11]_i_896/O
                         net (fo=1, routed)           0.000    22.157    wavelet_resampler_1/y_reg[11]_i_896_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.707 r  wavelet_resampler_1/y_reg_reg[11]_i_866/CO[3]
                         net (fo=1, routed)           0.000    22.707    wavelet_resampler_1/y_reg_reg[11]_i_866_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.821 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000    22.821    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.935 r  wavelet_resampler_1/y_reg_reg[11]_i_860/CO[3]
                         net (fo=1, routed)           0.000    22.935    wavelet_resampler_1/y_reg_reg[11]_i_860_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.049 r  wavelet_resampler_1/y_reg_reg[11]_i_856/CO[3]
                         net (fo=1, routed)           0.000    23.049    wavelet_resampler_1/y_reg_reg[11]_i_856_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.277 r  wavelet_resampler_1/y_reg_reg[11]_i_833/CO[2]
                         net (fo=26, routed)          0.805    24.082    wavelet_resampler_1/y_reg_reg[11]_i_833_n_1
    SLICE_X58Y41         LUT5 (Prop_lut5_I0_O)        0.313    24.395 r  wavelet_resampler_1/y_reg[11]_i_874/O
                         net (fo=1, routed)           0.000    24.395    wavelet_resampler_1/y_reg[11]_i_874_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.945 r  wavelet_resampler_1/y_reg_reg[11]_i_843/CO[3]
                         net (fo=1, routed)           0.000    24.945    wavelet_resampler_1/y_reg_reg[11]_i_843_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.059 r  wavelet_resampler_1/y_reg_reg[11]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.059    wavelet_resampler_1/y_reg_reg[11]_i_838_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.173 r  wavelet_resampler_1/y_reg_reg[11]_i_837/CO[3]
                         net (fo=1, routed)           0.000    25.173    wavelet_resampler_1/y_reg_reg[11]_i_837_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.287 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    25.287    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.401 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=28, routed)          1.171    26.572    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I0_O)        0.124    26.696 r  wavelet_resampler_1/y_reg[11]_i_851/O
                         net (fo=1, routed)           0.000    26.696    wavelet_resampler_1/y_reg[11]_i_851_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.246 r  wavelet_resampler_1/y_reg_reg[11]_i_815/CO[3]
                         net (fo=1, routed)           0.000    27.246    wavelet_resampler_1/y_reg_reg[11]_i_815_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.360 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    27.360    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.474 r  wavelet_resampler_1/y_reg_reg[11]_i_809/CO[3]
                         net (fo=1, routed)           0.000    27.474    wavelet_resampler_1/y_reg_reg[11]_i_809_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.588 r  wavelet_resampler_1/y_reg_reg[11]_i_803/CO[3]
                         net (fo=1, routed)           0.000    27.588    wavelet_resampler_1/y_reg_reg[11]_i_803_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.702 r  wavelet_resampler_1/y_reg_reg[11]_i_782/CO[3]
                         net (fo=1, routed)           0.000    27.702    wavelet_resampler_1/y_reg_reg[11]_i_782_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.973 r  wavelet_resampler_1/y_reg_reg[11]_i_756/CO[0]
                         net (fo=30, routed)          0.824    28.797    wavelet_resampler_1/y_reg_reg[11]_i_756_n_3
    SLICE_X61Y41         LUT5 (Prop_lut5_I0_O)        0.373    29.170 r  wavelet_resampler_1/y_reg[11]_i_823/O
                         net (fo=1, routed)           0.000    29.170    wavelet_resampler_1/y_reg[11]_i_823_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.720 r  wavelet_resampler_1/y_reg_reg[11]_i_789/CO[3]
                         net (fo=1, routed)           0.000    29.720    wavelet_resampler_1/y_reg_reg[11]_i_789_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.834 r  wavelet_resampler_1/y_reg_reg[11]_i_784/CO[3]
                         net (fo=1, routed)           0.000    29.834    wavelet_resampler_1/y_reg_reg[11]_i_784_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.948 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    29.948    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.062 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    30.062    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.176 r  wavelet_resampler_1/y_reg_reg[11]_i_755/CO[3]
                         net (fo=1, routed)           0.000    30.176    wavelet_resampler_1/y_reg_reg[11]_i_755_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.333 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[1]
                         net (fo=32, routed)          0.907    31.239    wavelet_resampler_1/y_reg_reg[11]_i_728_n_2
    SLICE_X60Y43         LUT5 (Prop_lut5_I0_O)        0.329    31.568 r  wavelet_resampler_1/y_reg[11]_i_797/O
                         net (fo=1, routed)           0.000    31.568    wavelet_resampler_1/y_reg[11]_i_797_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.101 r  wavelet_resampler_1/y_reg_reg[11]_i_764/CO[3]
                         net (fo=1, routed)           0.000    32.101    wavelet_resampler_1/y_reg_reg[11]_i_764_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.218 r  wavelet_resampler_1/y_reg_reg[11]_i_759/CO[3]
                         net (fo=1, routed)           0.000    32.218    wavelet_resampler_1/y_reg_reg[11]_i_759_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.335 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000    32.335    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.452 r  wavelet_resampler_1/y_reg_reg[11]_i_750/CO[3]
                         net (fo=1, routed)           0.000    32.452    wavelet_resampler_1/y_reg_reg[11]_i_750_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.569 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    32.569    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.798 r  wavelet_resampler_1/y_reg_reg[11]_i_695/CO[2]
                         net (fo=34, routed)          0.494    33.292    wavelet_resampler_1/y_reg_reg[11]_i_695_n_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I0_O)        0.310    33.602 r  wavelet_resampler_1/y_reg[11]_i_772/O
                         net (fo=1, routed)           0.000    33.602    wavelet_resampler_1/y_reg[11]_i_772_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.152 r  wavelet_resampler_1/y_reg_reg[11]_i_737/CO[3]
                         net (fo=1, routed)           0.000    34.152    wavelet_resampler_1/y_reg_reg[11]_i_737_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.266 r  wavelet_resampler_1/y_reg_reg[11]_i_732/CO[3]
                         net (fo=1, routed)           0.000    34.266    wavelet_resampler_1/y_reg_reg[11]_i_732_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.380 r  wavelet_resampler_1/y_reg_reg[11]_i_731/CO[3]
                         net (fo=1, routed)           0.001    34.381    wavelet_resampler_1/y_reg_reg[11]_i_731_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.495 r  wavelet_resampler_1/y_reg_reg[11]_i_722/CO[3]
                         net (fo=1, routed)           0.000    34.495    wavelet_resampler_1/y_reg_reg[11]_i_722_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.609 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.000    34.609    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.723 r  wavelet_resampler_1/y_reg_reg[11]_i_664/CO[3]
                         net (fo=36, routed)          1.174    35.897    wavelet_resampler_1/y_reg_reg[11]_i_664_n_0
    SLICE_X62Y46         LUT5 (Prop_lut5_I0_O)        0.124    36.021 r  wavelet_resampler_1/y_reg[11]_i_745/O
                         net (fo=1, routed)           0.000    36.021    wavelet_resampler_1/y_reg[11]_i_745_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.571 r  wavelet_resampler_1/y_reg_reg[11]_i_705/CO[3]
                         net (fo=1, routed)           0.000    36.571    wavelet_resampler_1/y_reg_reg[11]_i_705_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.685 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[3]
                         net (fo=1, routed)           0.000    36.685    wavelet_resampler_1/y_reg_reg[11]_i_700_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    36.799    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  wavelet_resampler_1/y_reg_reg[11]_i_689/CO[3]
                         net (fo=1, routed)           0.001    36.914    wavelet_resampler_1/y_reg_reg[11]_i_689_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.028 r  wavelet_resampler_1/y_reg_reg[11]_i_663/CO[3]
                         net (fo=1, routed)           0.000    37.028    wavelet_resampler_1/y_reg_reg[11]_i_663_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.142 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[3]
                         net (fo=1, routed)           0.000    37.142    wavelet_resampler_1/y_reg_reg[11]_i_638_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.413 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[0]
                         net (fo=38, routed)          1.011    38.424    wavelet_resampler_1/y_reg_reg[11]_i_607_n_3
    SLICE_X63Y47         LUT5 (Prop_lut5_I0_O)        0.373    38.797 r  wavelet_resampler_1/y_reg[11]_i_713/O
                         net (fo=1, routed)           0.000    38.797    wavelet_resampler_1/y_reg[11]_i_713_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.347 r  wavelet_resampler_1/y_reg_reg[11]_i_675/CO[3]
                         net (fo=1, routed)           0.000    39.347    wavelet_resampler_1/y_reg_reg[11]_i_675_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.461 r  wavelet_resampler_1/y_reg_reg[11]_i_670/CO[3]
                         net (fo=1, routed)           0.000    39.461    wavelet_resampler_1/y_reg_reg[11]_i_670_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.575 r  wavelet_resampler_1/y_reg_reg[11]_i_669/CO[3]
                         net (fo=1, routed)           0.001    39.576    wavelet_resampler_1/y_reg_reg[11]_i_669_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.690 r  wavelet_resampler_1/y_reg_reg[11]_i_658/CO[3]
                         net (fo=1, routed)           0.000    39.690    wavelet_resampler_1/y_reg_reg[11]_i_658_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.804 r  wavelet_resampler_1/y_reg_reg[11]_i_633/CO[3]
                         net (fo=1, routed)           0.000    39.804    wavelet_resampler_1/y_reg_reg[11]_i_633_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.918 r  wavelet_resampler_1/y_reg_reg[11]_i_606/CO[3]
                         net (fo=1, routed)           0.000    39.918    wavelet_resampler_1/y_reg_reg[11]_i_606_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.075 r  wavelet_resampler_1/y_reg_reg[11]_i_570/CO[1]
                         net (fo=40, routed)          0.863    40.938    wavelet_resampler_1/y_reg_reg[11]_i_570_n_2
    SLICE_X59Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.723 r  wavelet_resampler_1/y_reg_reg[11]_i_645/CO[3]
                         net (fo=1, routed)           0.001    41.724    wavelet_resampler_1/y_reg_reg[11]_i_645_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.838 r  wavelet_resampler_1/y_reg_reg[11]_i_640/CO[3]
                         net (fo=1, routed)           0.000    41.838    wavelet_resampler_1/y_reg_reg[11]_i_640_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.952 r  wavelet_resampler_1/y_reg_reg[11]_i_639/CO[3]
                         net (fo=1, routed)           0.000    41.952    wavelet_resampler_1/y_reg_reg[11]_i_639_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.066 r  wavelet_resampler_1/y_reg_reg[11]_i_628/CO[3]
                         net (fo=1, routed)           0.000    42.066    wavelet_resampler_1/y_reg_reg[11]_i_628_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.180 r  wavelet_resampler_1/y_reg_reg[11]_i_601/CO[3]
                         net (fo=1, routed)           0.000    42.180    wavelet_resampler_1/y_reg_reg[11]_i_601_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.294 r  wavelet_resampler_1/y_reg_reg[11]_i_569/CO[3]
                         net (fo=1, routed)           0.000    42.294    wavelet_resampler_1/y_reg_reg[11]_i_569_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.522 r  wavelet_resampler_1/y_reg_reg[11]_i_535/CO[2]
                         net (fo=42, routed)          0.718    43.240    wavelet_resampler_1/y_reg_reg[11]_i_535_n_1
    SLICE_X58Y51         LUT5 (Prop_lut5_I0_O)        0.313    43.553 r  wavelet_resampler_1/y_reg[11]_i_653/O
                         net (fo=1, routed)           0.000    43.553    wavelet_resampler_1/y_reg[11]_i_653_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.103 r  wavelet_resampler_1/y_reg_reg[11]_i_615/CO[3]
                         net (fo=1, routed)           0.000    44.103    wavelet_resampler_1/y_reg_reg[11]_i_615_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.217 r  wavelet_resampler_1/y_reg_reg[11]_i_610/CO[3]
                         net (fo=1, routed)           0.000    44.217    wavelet_resampler_1/y_reg_reg[11]_i_610_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.331 r  wavelet_resampler_1/y_reg_reg[11]_i_609/CO[3]
                         net (fo=1, routed)           0.000    44.331    wavelet_resampler_1/y_reg_reg[11]_i_609_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.445 r  wavelet_resampler_1/y_reg_reg[11]_i_596/CO[3]
                         net (fo=1, routed)           0.000    44.445    wavelet_resampler_1/y_reg_reg[11]_i_596_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.559 r  wavelet_resampler_1/y_reg_reg[11]_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.559    wavelet_resampler_1/y_reg_reg[11]_i_564_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.673 r  wavelet_resampler_1/y_reg_reg[11]_i_534/CO[3]
                         net (fo=1, routed)           0.000    44.673    wavelet_resampler_1/y_reg_reg[11]_i_534_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.787 r  wavelet_resampler_1/y_reg_reg[11]_i_500/CO[3]
                         net (fo=44, routed)          1.306    46.094    wavelet_resampler_1/y_reg_reg[11]_i_500_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124    46.218 r  wavelet_resampler_1/y_reg[11]_i_623/O
                         net (fo=1, routed)           0.000    46.218    wavelet_resampler_1/y_reg[11]_i_623_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.768 r  wavelet_resampler_1/y_reg_reg[11]_i_579/CO[3]
                         net (fo=1, routed)           0.000    46.768    wavelet_resampler_1/y_reg_reg[11]_i_579_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.882 r  wavelet_resampler_1/y_reg_reg[11]_i_574/CO[3]
                         net (fo=1, routed)           0.000    46.882    wavelet_resampler_1/y_reg_reg[11]_i_574_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.996 r  wavelet_resampler_1/y_reg_reg[11]_i_573/CO[3]
                         net (fo=1, routed)           0.000    46.996    wavelet_resampler_1/y_reg_reg[11]_i_573_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.110 r  wavelet_resampler_1/y_reg_reg[11]_i_559/CO[3]
                         net (fo=1, routed)           0.000    47.110    wavelet_resampler_1/y_reg_reg[11]_i_559_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.224 r  wavelet_resampler_1/y_reg_reg[11]_i_529/CO[3]
                         net (fo=1, routed)           0.000    47.224    wavelet_resampler_1/y_reg_reg[11]_i_529_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.338 r  wavelet_resampler_1/y_reg_reg[11]_i_499/CO[3]
                         net (fo=1, routed)           0.000    47.338    wavelet_resampler_1/y_reg_reg[11]_i_499_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.452 r  wavelet_resampler_1/y_reg_reg[11]_i_465/CO[3]
                         net (fo=1, routed)           0.000    47.452    wavelet_resampler_1/y_reg_reg[11]_i_465_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.723 r  wavelet_resampler_1/y_reg_reg[11]_i_420/CO[0]
                         net (fo=46, routed)          1.038    48.760    wavelet_resampler_1/y_reg_reg[11]_i_420_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I0_O)        0.373    49.133 r  wavelet_resampler_1/y_reg[11]_i_587/O
                         net (fo=1, routed)           0.000    49.133    wavelet_resampler_1/y_reg[11]_i_587_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.666 r  wavelet_resampler_1/y_reg_reg[11]_i_545/CO[3]
                         net (fo=1, routed)           0.000    49.666    wavelet_resampler_1/y_reg_reg[11]_i_545_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.783 r  wavelet_resampler_1/y_reg_reg[11]_i_540/CO[3]
                         net (fo=1, routed)           0.000    49.783    wavelet_resampler_1/y_reg_reg[11]_i_540_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.900 r  wavelet_resampler_1/y_reg_reg[11]_i_539/CO[3]
                         net (fo=1, routed)           0.000    49.900    wavelet_resampler_1/y_reg_reg[11]_i_539_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.017 r  wavelet_resampler_1/y_reg_reg[11]_i_524/CO[3]
                         net (fo=1, routed)           0.000    50.017    wavelet_resampler_1/y_reg_reg[11]_i_524_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.134 r  wavelet_resampler_1/y_reg_reg[11]_i_494/CO[3]
                         net (fo=1, routed)           0.000    50.134    wavelet_resampler_1/y_reg_reg[11]_i_494_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.251 r  wavelet_resampler_1/y_reg_reg[11]_i_460/CO[3]
                         net (fo=1, routed)           0.000    50.251    wavelet_resampler_1/y_reg_reg[11]_i_460_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.368 r  wavelet_resampler_1/y_reg_reg[11]_i_419/CO[3]
                         net (fo=1, routed)           0.000    50.368    wavelet_resampler_1/y_reg_reg[11]_i_419_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.525 r  wavelet_resampler_1/y_reg_reg[11]_i_368/CO[1]
                         net (fo=48, routed)          0.843    51.368    wavelet_resampler_1/y_reg_reg[11]_i_368_n_2
    SLICE_X53Y58         LUT5 (Prop_lut5_I0_O)        0.332    51.700 r  wavelet_resampler_1/y_reg[11]_i_553/O
                         net (fo=1, routed)           0.000    51.700    wavelet_resampler_1/y_reg[11]_i_553_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.250 r  wavelet_resampler_1/y_reg_reg[11]_i_511/CO[3]
                         net (fo=1, routed)           0.000    52.250    wavelet_resampler_1/y_reg_reg[11]_i_511_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  wavelet_resampler_1/y_reg_reg[11]_i_506/CO[3]
                         net (fo=1, routed)           0.000    52.364    wavelet_resampler_1/y_reg_reg[11]_i_506_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.478 r  wavelet_resampler_1/y_reg_reg[11]_i_505/CO[3]
                         net (fo=1, routed)           0.000    52.478    wavelet_resampler_1/y_reg_reg[11]_i_505_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.592 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    52.592    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.706 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    52.706    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.820 r  wavelet_resampler_1/y_reg_reg[11]_i_414/CO[3]
                         net (fo=1, routed)           0.000    52.820    wavelet_resampler_1/y_reg_reg[11]_i_414_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.934 r  wavelet_resampler_1/y_reg_reg[11]_i_367/CO[3]
                         net (fo=1, routed)           0.000    52.934    wavelet_resampler_1/y_reg_reg[11]_i_367_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.162 r  wavelet_resampler_1/y_reg_reg[11]_i_303/CO[2]
                         net (fo=50, routed)          0.740    53.903    wavelet_resampler_1/y_reg_reg[11]_i_303_n_1
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.313    54.216 r  wavelet_resampler_1/y_reg[11]_i_519/O
                         net (fo=1, routed)           0.000    54.216    wavelet_resampler_1/y_reg[11]_i_519_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.749 r  wavelet_resampler_1/y_reg_reg[11]_i_476/CO[3]
                         net (fo=1, routed)           0.000    54.749    wavelet_resampler_1/y_reg_reg[11]_i_476_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.866 r  wavelet_resampler_1/y_reg_reg[11]_i_471/CO[3]
                         net (fo=1, routed)           0.000    54.866    wavelet_resampler_1/y_reg_reg[11]_i_471_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.983 r  wavelet_resampler_1/y_reg_reg[11]_i_470/CO[3]
                         net (fo=1, routed)           0.000    54.983    wavelet_resampler_1/y_reg_reg[11]_i_470_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.100 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    55.100    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.217 r  wavelet_resampler_1/y_reg_reg[11]_i_409/CO[3]
                         net (fo=1, routed)           0.000    55.217    wavelet_resampler_1/y_reg_reg[11]_i_409_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.334 r  wavelet_resampler_1/y_reg_reg[11]_i_362/CO[3]
                         net (fo=1, routed)           0.000    55.334    wavelet_resampler_1/y_reg_reg[11]_i_362_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.451 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    55.451    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.568 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=52, routed)          1.039    56.607    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124    56.731 r  wavelet_resampler_1/y_reg[11]_i_484/O
                         net (fo=1, routed)           0.000    56.731    wavelet_resampler_1/y_reg[11]_i_484_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.281 r  wavelet_resampler_1/y_reg_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    57.281    wavelet_resampler_1/y_reg_reg[11]_i_433_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.395 r  wavelet_resampler_1/y_reg_reg[11]_i_428/CO[3]
                         net (fo=1, routed)           0.000    57.395    wavelet_resampler_1/y_reg_reg[11]_i_428_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.509 r  wavelet_resampler_1/y_reg_reg[11]_i_427/CO[3]
                         net (fo=1, routed)           0.000    57.509    wavelet_resampler_1/y_reg_reg[11]_i_427_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  wavelet_resampler_1/y_reg_reg[11]_i_404/CO[3]
                         net (fo=1, routed)           0.000    57.623    wavelet_resampler_1/y_reg_reg[11]_i_404_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.737 r  wavelet_resampler_1/y_reg_reg[11]_i_357/CO[3]
                         net (fo=1, routed)           0.000    57.737    wavelet_resampler_1/y_reg_reg[11]_i_357_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.851 r  wavelet_resampler_1/y_reg_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    57.851    wavelet_resampler_1/y_reg_reg[11]_i_297_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.965 r  wavelet_resampler_1/y_reg_reg[11]_i_241/CO[3]
                         net (fo=1, routed)           0.000    57.965    wavelet_resampler_1/y_reg_reg[11]_i_241_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.079 r  wavelet_resampler_1/y_reg_reg[11]_i_199/CO[3]
                         net (fo=1, routed)           0.009    58.088    wavelet_resampler_1/y_reg_reg[11]_i_199_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.359 r  wavelet_resampler_1/y_reg_reg[11]_i_157/CO[0]
                         net (fo=54, routed)          0.739    59.098    wavelet_resampler_1/y_reg_reg[11]_i_157_n_3
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.373    59.471 r  wavelet_resampler_1/y_reg[11]_i_441/O
                         net (fo=1, routed)           0.000    59.471    wavelet_resampler_1/y_reg[11]_i_441_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.004 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.009    60.013    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.130 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    60.130    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.247 r  wavelet_resampler_1/y_reg_reg[11]_i_384/CO[3]
                         net (fo=1, routed)           0.000    60.247    wavelet_resampler_1/y_reg_reg[11]_i_384_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.364 r  wavelet_resampler_1/y_reg_reg[11]_i_352/CO[3]
                         net (fo=1, routed)           0.000    60.364    wavelet_resampler_1/y_reg_reg[11]_i_352_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.481 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    60.481    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.598 r  wavelet_resampler_1/y_reg_reg[11]_i_236/CO[3]
                         net (fo=1, routed)           0.000    60.598    wavelet_resampler_1/y_reg_reg[11]_i_236_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.715 r  wavelet_resampler_1/y_reg_reg[11]_i_194/CO[3]
                         net (fo=1, routed)           0.000    60.715    wavelet_resampler_1/y_reg_reg[11]_i_194_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.832 r  wavelet_resampler_1/y_reg_reg[11]_i_156/CO[3]
                         net (fo=1, routed)           0.000    60.832    wavelet_resampler_1/y_reg_reg[11]_i_156_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.989 r  wavelet_resampler_1/y_reg_reg[11]_i_118/CO[1]
                         net (fo=56, routed)          0.782    61.771    wavelet_resampler_1/y_reg_reg[11]_i_118_n_2
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.332    62.103 r  wavelet_resampler_1/y_reg[11]_i_398/O
                         net (fo=1, routed)           0.000    62.103    wavelet_resampler_1/y_reg[11]_i_398_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.636 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    62.636    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.753 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    62.753    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.870 r  wavelet_resampler_1/y_reg_reg[11]_i_333/CO[3]
                         net (fo=1, routed)           0.000    62.870    wavelet_resampler_1/y_reg_reg[11]_i_333_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.987 r  wavelet_resampler_1/y_reg_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.000    62.987    wavelet_resampler_1/y_reg_reg[11]_i_287_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.104 r  wavelet_resampler_1/y_reg_reg[11]_i_231/CO[3]
                         net (fo=1, routed)           0.000    63.104    wavelet_resampler_1/y_reg_reg[11]_i_231_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.221 r  wavelet_resampler_1/y_reg_reg[11]_i_189/CO[3]
                         net (fo=1, routed)           0.000    63.221    wavelet_resampler_1/y_reg_reg[11]_i_189_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.338 r  wavelet_resampler_1/y_reg_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    63.338    wavelet_resampler_1/y_reg_reg[11]_i_151_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.455 r  wavelet_resampler_1/y_reg_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    63.455    wavelet_resampler_1/y_reg_reg[11]_i_117_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.684 r  wavelet_resampler_1/y_reg_reg[11]_i_83/CO[2]
                         net (fo=58, routed)          0.686    64.369    wavelet_resampler_1/y_reg_reg[11]_i_83_n_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.310    64.679 r  wavelet_resampler_1/y_reg[11]_i_347/O
                         net (fo=1, routed)           0.000    64.679    wavelet_resampler_1/y_reg[11]_i_347_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.229 r  wavelet_resampler_1/y_reg_reg[11]_i_274/CO[3]
                         net (fo=1, routed)           0.000    65.229    wavelet_resampler_1/y_reg_reg[11]_i_274_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.343 r  wavelet_resampler_1/y_reg_reg[11]_i_269/CO[3]
                         net (fo=1, routed)           0.000    65.343    wavelet_resampler_1/y_reg_reg[11]_i_269_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.457 r  wavelet_resampler_1/y_reg_reg[11]_i_268/CO[3]
                         net (fo=1, routed)           0.000    65.457    wavelet_resampler_1/y_reg_reg[11]_i_268_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.571 r  wavelet_resampler_1/y_reg_reg[11]_i_226/CO[3]
                         net (fo=1, routed)           0.000    65.571    wavelet_resampler_1/y_reg_reg[11]_i_226_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.685 r  wavelet_resampler_1/y_reg_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000    65.685    wavelet_resampler_1/y_reg_reg[11]_i_184_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.799 r  wavelet_resampler_1/y_reg_reg[11]_i_146/CO[3]
                         net (fo=1, routed)           0.000    65.799    wavelet_resampler_1/y_reg_reg[11]_i_146_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.913 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000    65.913    wavelet_resampler_1/y_reg_reg[11]_i_112_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.027 r  wavelet_resampler_1/y_reg_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    66.027    wavelet_resampler_1/y_reg_reg[11]_i_82_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.141 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=60, routed)          1.214    67.355    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X52Y88         LUT5 (Prop_lut5_I0_O)        0.124    67.479 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    67.479    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.012 r  wavelet_resampler_1/y_reg_reg[11]_i_263/CO[3]
                         net (fo=1, routed)           0.000    68.012    wavelet_resampler_1/y_reg_reg[11]_i_263_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.129 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    68.129    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.246 r  wavelet_resampler_1/y_reg_reg[11]_i_216/CO[3]
                         net (fo=1, routed)           0.000    68.246    wavelet_resampler_1/y_reg_reg[11]_i_216_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.363 r  wavelet_resampler_1/y_reg_reg[11]_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.363    wavelet_resampler_1/y_reg_reg[11]_i_179_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.480 r  wavelet_resampler_1/y_reg_reg[11]_i_141/CO[3]
                         net (fo=1, routed)           0.000    68.480    wavelet_resampler_1/y_reg_reg[11]_i_141_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.597 r  wavelet_resampler_1/y_reg_reg[11]_i_107/CO[3]
                         net (fo=1, routed)           0.000    68.597    wavelet_resampler_1/y_reg_reg[11]_i_107_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.714 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    68.714    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.831 r  wavelet_resampler_1/y_reg_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.831    wavelet_resampler_1/y_reg_reg[11]_i_51_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.948 r  wavelet_resampler_1/y_reg_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.948    wavelet_resampler_1/y_reg_reg[11]_i_30_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    69.202 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[0]
                         net (fo=62, routed)          1.002    70.204    wavelet_resampler_1/y_reg_reg[11]_i_12_n_3
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.367    70.571 r  wavelet_resampler_1/y_reg[11]_i_325/O
                         net (fo=1, routed)           0.000    70.571    wavelet_resampler_1/y_reg[11]_i_325_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.121 r  wavelet_resampler_1/y_reg_reg[11]_i_262/CO[3]
                         net (fo=1, routed)           0.000    71.121    wavelet_resampler_1/y_reg_reg[11]_i_262_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.235 r  wavelet_resampler_1/y_reg_reg[11]_i_215/CO[3]
                         net (fo=1, routed)           0.000    71.235    wavelet_resampler_1/y_reg_reg[11]_i_215_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.349 r  wavelet_resampler_1/y_reg_reg[11]_i_174/CO[3]
                         net (fo=1, routed)           0.000    71.349    wavelet_resampler_1/y_reg_reg[11]_i_174_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.463 r  wavelet_resampler_1/y_reg_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    71.463    wavelet_resampler_1/y_reg_reg[11]_i_136_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.577 r  wavelet_resampler_1/y_reg_reg[11]_i_102/CO[3]
                         net (fo=1, routed)           0.000    71.577    wavelet_resampler_1/y_reg_reg[11]_i_102_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.691 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    71.691    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.805 r  wavelet_resampler_1/y_reg_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    71.805    wavelet_resampler_1/y_reg_reg[11]_i_46_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.919 r  wavelet_resampler_1/y_reg_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    71.920    wavelet_resampler_1/y_reg_reg[11]_i_25_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.034 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.034    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.191 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[1]
                         net (fo=65, routed)          0.992    73.183    wavelet_resampler_1/y_reg_reg[11]_i_7_n_2
    SLICE_X50Y94         LUT5 (Prop_lut5_I0_O)        0.329    73.512 r  wavelet_resampler_1/y_reg[11]_i_374/O
                         net (fo=1, routed)           0.000    73.512    wavelet_resampler_1/y_reg[11]_i_374_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.045 r  wavelet_resampler_1/y_reg_reg[11]_i_307/CO[3]
                         net (fo=1, routed)           0.000    74.045    wavelet_resampler_1/y_reg_reg[11]_i_307_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.162 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    74.162    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.279 r  wavelet_resampler_1/y_reg_reg[11]_i_200/CO[3]
                         net (fo=1, routed)           0.000    74.279    wavelet_resampler_1/y_reg_reg[11]_i_200_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.396 r  wavelet_resampler_1/y_reg_reg[11]_i_159/CO[3]
                         net (fo=1, routed)           0.000    74.396    wavelet_resampler_1/y_reg_reg[11]_i_159_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.513 r  wavelet_resampler_1/y_reg_reg[11]_i_121/CO[3]
                         net (fo=1, routed)           0.000    74.513    wavelet_resampler_1/y_reg_reg[11]_i_121_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.630 r  wavelet_resampler_1/y_reg_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.001    74.631    wavelet_resampler_1/y_reg_reg[11]_i_87_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.747 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    74.747    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.864 r  wavelet_resampler_1/y_reg_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.864    wavelet_resampler_1/y_reg_reg[11]_i_31_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.981 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    74.981    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.210 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[2]
                         net (fo=67, routed)          0.750    75.961    wavelet_resampler_1/y_reg_reg[11]_i_8_n_1
    SLICE_X49Y101        LUT5 (Prop_lut5_I0_O)        0.310    76.271 r  wavelet_resampler_1/y_reg[11]_i_378/O
                         net (fo=1, routed)           0.000    76.271    wavelet_resampler_1/y_reg[11]_i_378_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.821 r  wavelet_resampler_1/y_reg_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    76.821    wavelet_resampler_1/y_reg_reg[11]_i_312_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.935 r  wavelet_resampler_1/y_reg_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    76.935    wavelet_resampler_1/y_reg_reg[11]_i_252_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.049 r  wavelet_resampler_1/y_reg_reg[11]_i_205/CO[3]
                         net (fo=1, routed)           0.000    77.049    wavelet_resampler_1/y_reg_reg[11]_i_205_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.163 r  wavelet_resampler_1/y_reg_reg[11]_i_164/CO[3]
                         net (fo=1, routed)           0.000    77.163    wavelet_resampler_1/y_reg_reg[11]_i_164_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.277 r  wavelet_resampler_1/y_reg_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000    77.277    wavelet_resampler_1/y_reg_reg[11]_i_126_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.391 r  wavelet_resampler_1/y_reg_reg[11]_i_92/CO[3]
                         net (fo=1, routed)           0.000    77.391    wavelet_resampler_1/y_reg_reg[11]_i_92_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.505 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.505    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.619 r  wavelet_resampler_1/y_reg_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.619    wavelet_resampler_1/y_reg_reg[11]_i_36_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.733 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.733    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    77.961 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=67, routed)          0.698    78.659    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X50Y108        LUT5 (Prop_lut5_I0_O)        0.313    78.972 r  wavelet_resampler_1/y_reg[11]_i_382/O
                         net (fo=1, routed)           0.000    78.972    wavelet_resampler_1/y_reg[11]_i_382_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.505 r  wavelet_resampler_1/y_reg_reg[11]_i_317/CO[3]
                         net (fo=1, routed)           0.000    79.505    wavelet_resampler_1/y_reg_reg[11]_i_317_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.622 r  wavelet_resampler_1/y_reg_reg[11]_i_257/CO[3]
                         net (fo=1, routed)           0.000    79.622    wavelet_resampler_1/y_reg_reg[11]_i_257_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.739 r  wavelet_resampler_1/y_reg_reg[11]_i_210/CO[3]
                         net (fo=1, routed)           0.000    79.739    wavelet_resampler_1/y_reg_reg[11]_i_210_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.856 r  wavelet_resampler_1/y_reg_reg[11]_i_169/CO[3]
                         net (fo=1, routed)           0.000    79.856    wavelet_resampler_1/y_reg_reg[11]_i_169_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.973 r  wavelet_resampler_1/y_reg_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    79.973    wavelet_resampler_1/y_reg_reg[11]_i_131_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.090 r  wavelet_resampler_1/y_reg_reg[11]_i_97/CO[3]
                         net (fo=1, routed)           0.000    80.090    wavelet_resampler_1/y_reg_reg[11]_i_97_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.207 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    80.207    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.324 r  wavelet_resampler_1/y_reg_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.324    wavelet_resampler_1/y_reg_reg[11]_i_41_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.441 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    80.441    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.670 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=67, routed)          0.736    81.405    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X51Y114        LUT5 (Prop_lut5_I0_O)        0.310    81.715 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    81.715    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.265 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    82.265    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.379 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    82.379    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.493 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    82.493    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.607 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    82.607    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.721 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.721    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.835 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.835    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.949 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.949    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.063 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.063    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.177 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.177    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.405 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=67, routed)          0.697    84.102    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X52Y121        LUT5 (Prop_lut5_I0_O)        0.313    84.415 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    84.415    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.948 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.948    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.065 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    85.065    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.182 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.182    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.299 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.009    85.308    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.425 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.425    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.542 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    85.542    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.659 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    85.659    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.776 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.776    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.893 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.893    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    86.122 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=67, routed)          0.721    86.843    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X50Y128        LUT5 (Prop_lut5_I0_O)        0.310    87.153 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    87.153    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.686 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    87.686    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.803 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    87.803    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X50Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.920 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.920    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X50Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.037 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    88.037    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X50Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.154 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    88.154    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.271 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    88.271    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.388 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    88.388    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.505 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.505    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.622 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.622    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    88.851 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=67, routed)          0.716    89.566    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X51Y134        LUT5 (Prop_lut5_I0_O)        0.310    89.876 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    89.876    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.426 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    90.426    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.540 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    90.540    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.654 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.654    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.768 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.768    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.882 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.882    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.996 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.996    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.110 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.110    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.224 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    91.224    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.338 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.338    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X51Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.566 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=67, routed)          0.936    92.502    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X53Y137        LUT3 (Prop_lut3_I0_O)        0.313    92.815 r  wavelet_resampler_1/y_reg[3]_i_170/O
                         net (fo=1, routed)           0.000    92.815    wavelet_resampler_1/y_reg[3]_i_170_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.347 r  wavelet_resampler_1/y_reg_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.347    wavelet_resampler_1/y_reg_reg[3]_i_146_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.461 r  wavelet_resampler_1/y_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    93.461    wavelet_resampler_1/y_reg_reg[3]_i_126_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.575 r  wavelet_resampler_1/y_reg_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    93.575    wavelet_resampler_1/y_reg_reg[3]_i_106_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.689 r  wavelet_resampler_1/y_reg_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    93.689    wavelet_resampler_1/y_reg_reg[3]_i_86_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.803 r  wavelet_resampler_1/y_reg_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.803    wavelet_resampler_1/y_reg_reg[3]_i_66_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.917 r  wavelet_resampler_1/y_reg_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.917    wavelet_resampler_1/y_reg_reg[3]_i_46_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.031 r  wavelet_resampler_1/y_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    94.031    wavelet_resampler_1/y_reg_reg[3]_i_26_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.145 r  wavelet_resampler_1/y_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.145    wavelet_resampler_1/y_reg_reg[3]_i_11_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.373 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=67, routed)          0.963    95.336    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X52Y139        LUT3 (Prop_lut3_I0_O)        0.313    95.649 r  wavelet_resampler_1/y_reg[3]_i_174/O
                         net (fo=1, routed)           0.000    95.649    wavelet_resampler_1/y_reg[3]_i_174_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.182 r  wavelet_resampler_1/y_reg_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    96.182    wavelet_resampler_1/y_reg_reg[3]_i_151_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.299 r  wavelet_resampler_1/y_reg_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    96.299    wavelet_resampler_1/y_reg_reg[3]_i_131_n_0
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.416 r  wavelet_resampler_1/y_reg_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.416    wavelet_resampler_1/y_reg_reg[3]_i_111_n_0
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.533 r  wavelet_resampler_1/y_reg_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    96.533    wavelet_resampler_1/y_reg_reg[3]_i_91_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.650 r  wavelet_resampler_1/y_reg_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    96.650    wavelet_resampler_1/y_reg_reg[3]_i_71_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.767 r  wavelet_resampler_1/y_reg_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.767    wavelet_resampler_1/y_reg_reg[3]_i_51_n_0
    SLICE_X52Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.884 r  wavelet_resampler_1/y_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    96.884    wavelet_resampler_1/y_reg_reg[3]_i_31_n_0
    SLICE_X52Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.001 r  wavelet_resampler_1/y_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.001    wavelet_resampler_1/y_reg_reg[3]_i_15_n_0
    SLICE_X52Y147        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    97.230 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=67, routed)          1.012    98.242    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X50Y138        LUT5 (Prop_lut5_I0_O)        0.310    98.552 r  wavelet_resampler_1/y_reg[3]_i_197/O
                         net (fo=1, routed)           0.000    98.552    wavelet_resampler_1/y_reg[3]_i_197_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.085 r  wavelet_resampler_1/y_reg_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    99.085    wavelet_resampler_1/y_reg_reg[3]_i_176_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.202 r  wavelet_resampler_1/y_reg_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    99.202    wavelet_resampler_1/y_reg_reg[3]_i_156_n_0
    SLICE_X50Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.319 r  wavelet_resampler_1/y_reg_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    99.319    wavelet_resampler_1/y_reg_reg[3]_i_136_n_0
    SLICE_X50Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.436 r  wavelet_resampler_1/y_reg_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    99.436    wavelet_resampler_1/y_reg_reg[3]_i_116_n_0
    SLICE_X50Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.553 r  wavelet_resampler_1/y_reg_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    99.553    wavelet_resampler_1/y_reg_reg[3]_i_96_n_0
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.670 r  wavelet_resampler_1/y_reg_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    99.670    wavelet_resampler_1/y_reg_reg[3]_i_76_n_0
    SLICE_X50Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.787 r  wavelet_resampler_1/y_reg_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    99.787    wavelet_resampler_1/y_reg_reg[3]_i_56_n_0
    SLICE_X50Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.904 r  wavelet_resampler_1/y_reg_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.904    wavelet_resampler_1/y_reg_reg[3]_i_36_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.021 r  wavelet_resampler_1/y_reg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000   100.021    wavelet_resampler_1/y_reg_reg[3]_i_19_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.250 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[2]
                         net (fo=67, routed)          0.992   101.242    wavelet_resampler_1/y_reg_reg[3]_i_9_n_1
    SLICE_X49Y138        LUT5 (Prop_lut5_I0_O)        0.310   101.552 r  wavelet_resampler_1/y_reg[3]_i_200/O
                         net (fo=1, routed)           0.000   101.552    wavelet_resampler_1/y_reg[3]_i_200_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.102 r  wavelet_resampler_1/y_reg_reg[3]_i_181/CO[3]
                         net (fo=1, routed)           0.000   102.102    wavelet_resampler_1/y_reg_reg[3]_i_181_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.216 r  wavelet_resampler_1/y_reg_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.000   102.216    wavelet_resampler_1/y_reg_reg[3]_i_161_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  wavelet_resampler_1/y_reg_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000   102.330    wavelet_resampler_1/y_reg_reg[3]_i_141_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  wavelet_resampler_1/y_reg_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000   102.444    wavelet_resampler_1/y_reg_reg[3]_i_121_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.558 r  wavelet_resampler_1/y_reg_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000   102.558    wavelet_resampler_1/y_reg_reg[3]_i_101_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.672 r  wavelet_resampler_1/y_reg_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000   102.672    wavelet_resampler_1/y_reg_reg[3]_i_81_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.786 r  wavelet_resampler_1/y_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.786    wavelet_resampler_1/y_reg_reg[3]_i_61_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.900 r  wavelet_resampler_1/y_reg_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000   102.900    wavelet_resampler_1/y_reg_reg[3]_i_41_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.014 r  wavelet_resampler_1/y_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.014    wavelet_resampler_1/y_reg_reg[3]_i_23_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.171 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[1]
                         net (fo=1, routed)           0.610   103.781    wavelet_resampler_1/y_reg_reg[3]_i_10_n_2
    SLICE_X48Y147        LUT4 (Prop_lut4_I3_O)        0.329   104.110 r  wavelet_resampler_1/y_reg[3]_i_6/O
                         net (fo=1, routed)           0.000   104.110    wavelet_resampler_1/y_reg[3]_i_6_n_0
    SLICE_X48Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   104.642 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.642    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.756 r  wavelet_resampler_1/y_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.756    wavelet_resampler_1/y_reg_reg[7]_i_1_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   104.995 r  wavelet_resampler_1/y_reg_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000   104.995    wavelet_resampler_1/y_reg_reg[11]_i_2_n_5
    SLICE_X48Y149        FDRE                                         r  wavelet_resampler_1/y_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.610    14.981    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y149        FDRE                                         r  wavelet_resampler_1/y_reg_reg[10]/C
                         clock pessimism              0.180    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X48Y149        FDRE (Setup_fdre_C_D)        0.062    15.188    wavelet_resampler_1/y_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                        -104.996    
  -------------------------------------------------------------------
                         slack                                -89.807    

Slack (VIOLATED) :        -89.791ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        99.766ns  (logic 65.174ns (65.327%)  route 34.592ns (34.673%))
  Logic Levels:           333  (CARRY4=295 LUT1=1 LUT3=3 LUT4=2 LUT5=32)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.662     5.213    wavelet_resampler_1/CLK100MHZ
    DSP48_X1Y16          DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.647 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.777     6.424    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X55Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.548 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.189     6.737    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.332 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.332    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  wavelet_resampler_1/y_reg_reg[11]_i_422/CO[3]
                         net (fo=1, routed)           0.000     7.449    wavelet_resampler_1/y_reg_reg[11]_i_422_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  wavelet_resampler_1/y_reg_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000     7.566    wavelet_resampler_1/y_reg_reg[11]_i_383_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  wavelet_resampler_1/y_reg_reg[11]_i_399/CO[3]
                         net (fo=1, routed)           0.000     7.683    wavelet_resampler_1/y_reg_reg[11]_i_399_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  wavelet_resampler_1/y_reg_reg[11]_i_554/CO[3]
                         net (fo=1, routed)           0.000     7.800    wavelet_resampler_1/y_reg_reg[11]_i_554_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  wavelet_resampler_1/y_reg_reg[11]_i_684/CO[3]
                         net (fo=1, routed)           0.000     7.917    wavelet_resampler_1/y_reg_reg[11]_i_684_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  wavelet_resampler_1/y_reg_reg[11]_i_798/CO[3]
                         net (fo=1, routed)           0.000     8.034    wavelet_resampler_1/y_reg_reg[11]_i_798_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  wavelet_resampler_1/y_reg_reg[11]_i_897/CO[3]
                         net (fo=1, routed)           0.000     8.151    wavelet_resampler_1/y_reg_reg[11]_i_897_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  wavelet_resampler_1/y_reg_reg[11]_i_979/CO[3]
                         net (fo=2, routed)           1.043     9.311    wavelet_resampler_1/y_reg_reg[11]_i_979_n_0
    SLICE_X55Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.435 r  wavelet_resampler_1/y_reg[11]_i_1020/O
                         net (fo=1, routed)           0.000     9.435    wavelet_resampler_1/y_reg[11]_i_1020_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.967 r  wavelet_resampler_1/y_reg_reg[11]_i_987/CO[3]
                         net (fo=1, routed)           0.000     9.967    wavelet_resampler_1/y_reg_reg[11]_i_987_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  wavelet_resampler_1/y_reg_reg[11]_i_982/CO[3]
                         net (fo=1, routed)           0.000    10.081    wavelet_resampler_1/y_reg_reg[11]_i_982_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  wavelet_resampler_1/y_reg_reg[11]_i_980/CO[3]
                         net (fo=14, routed)          0.905    11.099    wavelet_resampler_1/y_reg_reg[11]_i_980_n_0
    SLICE_X53Y43         LUT4 (Prop_lut4_I0_O)        0.124    11.223 r  wavelet_resampler_1/y_reg[11]_i_995/O
                         net (fo=1, routed)           0.000    11.223    wavelet_resampler_1/y_reg[11]_i_995_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.773 r  wavelet_resampler_1/y_reg_reg[11]_i_970/CO[3]
                         net (fo=1, routed)           0.000    11.773    wavelet_resampler_1/y_reg_reg[11]_i_970_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  wavelet_resampler_1/y_reg_reg[11]_i_965/CO[3]
                         net (fo=1, routed)           0.000    11.887    wavelet_resampler_1/y_reg_reg[11]_i_965_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.001 r  wavelet_resampler_1/y_reg_reg[11]_i_964/CO[3]
                         net (fo=1, routed)           0.000    12.001    wavelet_resampler_1/y_reg_reg[11]_i_964_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.158 r  wavelet_resampler_1/y_reg_reg[11]_i_961/CO[1]
                         net (fo=16, routed)          0.920    13.078    wavelet_resampler_1/y_reg_reg[11]_i_961_n_2
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.329    13.407 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000    13.407    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.940 r  wavelet_resampler_1/y_reg_reg[11]_i_952/CO[3]
                         net (fo=1, routed)           0.000    13.940    wavelet_resampler_1/y_reg_reg[11]_i_952_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.057 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000    14.057    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.174 r  wavelet_resampler_1/y_reg_reg[11]_i_946/CO[3]
                         net (fo=1, routed)           0.000    14.174    wavelet_resampler_1/y_reg_reg[11]_i_946_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.403 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[2]
                         net (fo=18, routed)          0.660    15.064    wavelet_resampler_1/y_reg_reg[11]_i_942_n_1
    SLICE_X55Y45         LUT5 (Prop_lut5_I0_O)        0.310    15.374 r  wavelet_resampler_1/y_reg[11]_i_960/O
                         net (fo=1, routed)           0.000    15.374    wavelet_resampler_1/y_reg[11]_i_960_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.924 r  wavelet_resampler_1/y_reg_reg[11]_i_933/CO[3]
                         net (fo=1, routed)           0.000    15.924    wavelet_resampler_1/y_reg_reg[11]_i_933_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.038 r  wavelet_resampler_1/y_reg_reg[11]_i_928/CO[3]
                         net (fo=1, routed)           0.000    16.038    wavelet_resampler_1/y_reg_reg[11]_i_928_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.152 r  wavelet_resampler_1/y_reg_reg[11]_i_927/CO[3]
                         net (fo=1, routed)           0.000    16.152    wavelet_resampler_1/y_reg_reg[11]_i_927_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.266 r  wavelet_resampler_1/y_reg_reg[11]_i_922/CO[3]
                         net (fo=20, routed)          0.992    17.258    wavelet_resampler_1/y_reg_reg[11]_i_922_n_0
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.124    17.382 r  wavelet_resampler_1/y_reg[11]_i_941/O
                         net (fo=1, routed)           0.000    17.382    wavelet_resampler_1/y_reg[11]_i_941_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.915 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.915    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.032 r  wavelet_resampler_1/y_reg_reg[11]_i_904/CO[3]
                         net (fo=1, routed)           0.000    18.032    wavelet_resampler_1/y_reg_reg[11]_i_904_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.149 r  wavelet_resampler_1/y_reg_reg[11]_i_903/CO[3]
                         net (fo=1, routed)           0.000    18.149    wavelet_resampler_1/y_reg_reg[11]_i_903_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.266 r  wavelet_resampler_1/y_reg_reg[11]_i_902/CO[3]
                         net (fo=1, routed)           0.000    18.266    wavelet_resampler_1/y_reg_reg[11]_i_902_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.520 r  wavelet_resampler_1/y_reg_reg[11]_i_880/CO[0]
                         net (fo=22, routed)          1.046    19.565    wavelet_resampler_1/y_reg_reg[11]_i_880_n_3
    SLICE_X56Y39         LUT5 (Prop_lut5_I0_O)        0.367    19.932 r  wavelet_resampler_1/y_reg[11]_i_917/O
                         net (fo=1, routed)           0.000    19.932    wavelet_resampler_1/y_reg[11]_i_917_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.465 r  wavelet_resampler_1/y_reg_reg[11]_i_888/CO[3]
                         net (fo=1, routed)           0.000    20.465    wavelet_resampler_1/y_reg_reg[11]_i_888_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.582 r  wavelet_resampler_1/y_reg_reg[11]_i_883/CO[3]
                         net (fo=1, routed)           0.000    20.582    wavelet_resampler_1/y_reg_reg[11]_i_883_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.699 r  wavelet_resampler_1/y_reg_reg[11]_i_882/CO[3]
                         net (fo=1, routed)           0.000    20.699    wavelet_resampler_1/y_reg_reg[11]_i_882_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.816 r  wavelet_resampler_1/y_reg_reg[11]_i_879/CO[3]
                         net (fo=1, routed)           0.000    20.816    wavelet_resampler_1/y_reg_reg[11]_i_879_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.973 r  wavelet_resampler_1/y_reg_reg[11]_i_857/CO[1]
                         net (fo=24, routed)          0.851    21.825    wavelet_resampler_1/y_reg_reg[11]_i_857_n_2
    SLICE_X57Y40         LUT5 (Prop_lut5_I0_O)        0.332    22.157 r  wavelet_resampler_1/y_reg[11]_i_896/O
                         net (fo=1, routed)           0.000    22.157    wavelet_resampler_1/y_reg[11]_i_896_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.707 r  wavelet_resampler_1/y_reg_reg[11]_i_866/CO[3]
                         net (fo=1, routed)           0.000    22.707    wavelet_resampler_1/y_reg_reg[11]_i_866_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.821 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000    22.821    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.935 r  wavelet_resampler_1/y_reg_reg[11]_i_860/CO[3]
                         net (fo=1, routed)           0.000    22.935    wavelet_resampler_1/y_reg_reg[11]_i_860_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.049 r  wavelet_resampler_1/y_reg_reg[11]_i_856/CO[3]
                         net (fo=1, routed)           0.000    23.049    wavelet_resampler_1/y_reg_reg[11]_i_856_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.277 r  wavelet_resampler_1/y_reg_reg[11]_i_833/CO[2]
                         net (fo=26, routed)          0.805    24.082    wavelet_resampler_1/y_reg_reg[11]_i_833_n_1
    SLICE_X58Y41         LUT5 (Prop_lut5_I0_O)        0.313    24.395 r  wavelet_resampler_1/y_reg[11]_i_874/O
                         net (fo=1, routed)           0.000    24.395    wavelet_resampler_1/y_reg[11]_i_874_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.945 r  wavelet_resampler_1/y_reg_reg[11]_i_843/CO[3]
                         net (fo=1, routed)           0.000    24.945    wavelet_resampler_1/y_reg_reg[11]_i_843_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.059 r  wavelet_resampler_1/y_reg_reg[11]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.059    wavelet_resampler_1/y_reg_reg[11]_i_838_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.173 r  wavelet_resampler_1/y_reg_reg[11]_i_837/CO[3]
                         net (fo=1, routed)           0.000    25.173    wavelet_resampler_1/y_reg_reg[11]_i_837_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.287 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    25.287    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.401 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=28, routed)          1.171    26.572    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I0_O)        0.124    26.696 r  wavelet_resampler_1/y_reg[11]_i_851/O
                         net (fo=1, routed)           0.000    26.696    wavelet_resampler_1/y_reg[11]_i_851_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.246 r  wavelet_resampler_1/y_reg_reg[11]_i_815/CO[3]
                         net (fo=1, routed)           0.000    27.246    wavelet_resampler_1/y_reg_reg[11]_i_815_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.360 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    27.360    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.474 r  wavelet_resampler_1/y_reg_reg[11]_i_809/CO[3]
                         net (fo=1, routed)           0.000    27.474    wavelet_resampler_1/y_reg_reg[11]_i_809_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.588 r  wavelet_resampler_1/y_reg_reg[11]_i_803/CO[3]
                         net (fo=1, routed)           0.000    27.588    wavelet_resampler_1/y_reg_reg[11]_i_803_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.702 r  wavelet_resampler_1/y_reg_reg[11]_i_782/CO[3]
                         net (fo=1, routed)           0.000    27.702    wavelet_resampler_1/y_reg_reg[11]_i_782_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.973 r  wavelet_resampler_1/y_reg_reg[11]_i_756/CO[0]
                         net (fo=30, routed)          0.824    28.797    wavelet_resampler_1/y_reg_reg[11]_i_756_n_3
    SLICE_X61Y41         LUT5 (Prop_lut5_I0_O)        0.373    29.170 r  wavelet_resampler_1/y_reg[11]_i_823/O
                         net (fo=1, routed)           0.000    29.170    wavelet_resampler_1/y_reg[11]_i_823_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.720 r  wavelet_resampler_1/y_reg_reg[11]_i_789/CO[3]
                         net (fo=1, routed)           0.000    29.720    wavelet_resampler_1/y_reg_reg[11]_i_789_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.834 r  wavelet_resampler_1/y_reg_reg[11]_i_784/CO[3]
                         net (fo=1, routed)           0.000    29.834    wavelet_resampler_1/y_reg_reg[11]_i_784_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.948 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    29.948    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.062 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    30.062    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.176 r  wavelet_resampler_1/y_reg_reg[11]_i_755/CO[3]
                         net (fo=1, routed)           0.000    30.176    wavelet_resampler_1/y_reg_reg[11]_i_755_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.333 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[1]
                         net (fo=32, routed)          0.907    31.239    wavelet_resampler_1/y_reg_reg[11]_i_728_n_2
    SLICE_X60Y43         LUT5 (Prop_lut5_I0_O)        0.329    31.568 r  wavelet_resampler_1/y_reg[11]_i_797/O
                         net (fo=1, routed)           0.000    31.568    wavelet_resampler_1/y_reg[11]_i_797_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.101 r  wavelet_resampler_1/y_reg_reg[11]_i_764/CO[3]
                         net (fo=1, routed)           0.000    32.101    wavelet_resampler_1/y_reg_reg[11]_i_764_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.218 r  wavelet_resampler_1/y_reg_reg[11]_i_759/CO[3]
                         net (fo=1, routed)           0.000    32.218    wavelet_resampler_1/y_reg_reg[11]_i_759_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.335 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000    32.335    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.452 r  wavelet_resampler_1/y_reg_reg[11]_i_750/CO[3]
                         net (fo=1, routed)           0.000    32.452    wavelet_resampler_1/y_reg_reg[11]_i_750_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.569 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    32.569    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.798 r  wavelet_resampler_1/y_reg_reg[11]_i_695/CO[2]
                         net (fo=34, routed)          0.494    33.292    wavelet_resampler_1/y_reg_reg[11]_i_695_n_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I0_O)        0.310    33.602 r  wavelet_resampler_1/y_reg[11]_i_772/O
                         net (fo=1, routed)           0.000    33.602    wavelet_resampler_1/y_reg[11]_i_772_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.152 r  wavelet_resampler_1/y_reg_reg[11]_i_737/CO[3]
                         net (fo=1, routed)           0.000    34.152    wavelet_resampler_1/y_reg_reg[11]_i_737_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.266 r  wavelet_resampler_1/y_reg_reg[11]_i_732/CO[3]
                         net (fo=1, routed)           0.000    34.266    wavelet_resampler_1/y_reg_reg[11]_i_732_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.380 r  wavelet_resampler_1/y_reg_reg[11]_i_731/CO[3]
                         net (fo=1, routed)           0.001    34.381    wavelet_resampler_1/y_reg_reg[11]_i_731_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.495 r  wavelet_resampler_1/y_reg_reg[11]_i_722/CO[3]
                         net (fo=1, routed)           0.000    34.495    wavelet_resampler_1/y_reg_reg[11]_i_722_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.609 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.000    34.609    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.723 r  wavelet_resampler_1/y_reg_reg[11]_i_664/CO[3]
                         net (fo=36, routed)          1.174    35.897    wavelet_resampler_1/y_reg_reg[11]_i_664_n_0
    SLICE_X62Y46         LUT5 (Prop_lut5_I0_O)        0.124    36.021 r  wavelet_resampler_1/y_reg[11]_i_745/O
                         net (fo=1, routed)           0.000    36.021    wavelet_resampler_1/y_reg[11]_i_745_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.571 r  wavelet_resampler_1/y_reg_reg[11]_i_705/CO[3]
                         net (fo=1, routed)           0.000    36.571    wavelet_resampler_1/y_reg_reg[11]_i_705_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.685 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[3]
                         net (fo=1, routed)           0.000    36.685    wavelet_resampler_1/y_reg_reg[11]_i_700_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    36.799    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  wavelet_resampler_1/y_reg_reg[11]_i_689/CO[3]
                         net (fo=1, routed)           0.001    36.914    wavelet_resampler_1/y_reg_reg[11]_i_689_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.028 r  wavelet_resampler_1/y_reg_reg[11]_i_663/CO[3]
                         net (fo=1, routed)           0.000    37.028    wavelet_resampler_1/y_reg_reg[11]_i_663_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.142 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[3]
                         net (fo=1, routed)           0.000    37.142    wavelet_resampler_1/y_reg_reg[11]_i_638_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.413 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[0]
                         net (fo=38, routed)          1.011    38.424    wavelet_resampler_1/y_reg_reg[11]_i_607_n_3
    SLICE_X63Y47         LUT5 (Prop_lut5_I0_O)        0.373    38.797 r  wavelet_resampler_1/y_reg[11]_i_713/O
                         net (fo=1, routed)           0.000    38.797    wavelet_resampler_1/y_reg[11]_i_713_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.347 r  wavelet_resampler_1/y_reg_reg[11]_i_675/CO[3]
                         net (fo=1, routed)           0.000    39.347    wavelet_resampler_1/y_reg_reg[11]_i_675_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.461 r  wavelet_resampler_1/y_reg_reg[11]_i_670/CO[3]
                         net (fo=1, routed)           0.000    39.461    wavelet_resampler_1/y_reg_reg[11]_i_670_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.575 r  wavelet_resampler_1/y_reg_reg[11]_i_669/CO[3]
                         net (fo=1, routed)           0.001    39.576    wavelet_resampler_1/y_reg_reg[11]_i_669_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.690 r  wavelet_resampler_1/y_reg_reg[11]_i_658/CO[3]
                         net (fo=1, routed)           0.000    39.690    wavelet_resampler_1/y_reg_reg[11]_i_658_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.804 r  wavelet_resampler_1/y_reg_reg[11]_i_633/CO[3]
                         net (fo=1, routed)           0.000    39.804    wavelet_resampler_1/y_reg_reg[11]_i_633_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.918 r  wavelet_resampler_1/y_reg_reg[11]_i_606/CO[3]
                         net (fo=1, routed)           0.000    39.918    wavelet_resampler_1/y_reg_reg[11]_i_606_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.075 r  wavelet_resampler_1/y_reg_reg[11]_i_570/CO[1]
                         net (fo=40, routed)          0.863    40.938    wavelet_resampler_1/y_reg_reg[11]_i_570_n_2
    SLICE_X59Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.723 r  wavelet_resampler_1/y_reg_reg[11]_i_645/CO[3]
                         net (fo=1, routed)           0.001    41.724    wavelet_resampler_1/y_reg_reg[11]_i_645_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.838 r  wavelet_resampler_1/y_reg_reg[11]_i_640/CO[3]
                         net (fo=1, routed)           0.000    41.838    wavelet_resampler_1/y_reg_reg[11]_i_640_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.952 r  wavelet_resampler_1/y_reg_reg[11]_i_639/CO[3]
                         net (fo=1, routed)           0.000    41.952    wavelet_resampler_1/y_reg_reg[11]_i_639_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.066 r  wavelet_resampler_1/y_reg_reg[11]_i_628/CO[3]
                         net (fo=1, routed)           0.000    42.066    wavelet_resampler_1/y_reg_reg[11]_i_628_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.180 r  wavelet_resampler_1/y_reg_reg[11]_i_601/CO[3]
                         net (fo=1, routed)           0.000    42.180    wavelet_resampler_1/y_reg_reg[11]_i_601_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.294 r  wavelet_resampler_1/y_reg_reg[11]_i_569/CO[3]
                         net (fo=1, routed)           0.000    42.294    wavelet_resampler_1/y_reg_reg[11]_i_569_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.522 r  wavelet_resampler_1/y_reg_reg[11]_i_535/CO[2]
                         net (fo=42, routed)          0.718    43.240    wavelet_resampler_1/y_reg_reg[11]_i_535_n_1
    SLICE_X58Y51         LUT5 (Prop_lut5_I0_O)        0.313    43.553 r  wavelet_resampler_1/y_reg[11]_i_653/O
                         net (fo=1, routed)           0.000    43.553    wavelet_resampler_1/y_reg[11]_i_653_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.103 r  wavelet_resampler_1/y_reg_reg[11]_i_615/CO[3]
                         net (fo=1, routed)           0.000    44.103    wavelet_resampler_1/y_reg_reg[11]_i_615_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.217 r  wavelet_resampler_1/y_reg_reg[11]_i_610/CO[3]
                         net (fo=1, routed)           0.000    44.217    wavelet_resampler_1/y_reg_reg[11]_i_610_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.331 r  wavelet_resampler_1/y_reg_reg[11]_i_609/CO[3]
                         net (fo=1, routed)           0.000    44.331    wavelet_resampler_1/y_reg_reg[11]_i_609_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.445 r  wavelet_resampler_1/y_reg_reg[11]_i_596/CO[3]
                         net (fo=1, routed)           0.000    44.445    wavelet_resampler_1/y_reg_reg[11]_i_596_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.559 r  wavelet_resampler_1/y_reg_reg[11]_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.559    wavelet_resampler_1/y_reg_reg[11]_i_564_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.673 r  wavelet_resampler_1/y_reg_reg[11]_i_534/CO[3]
                         net (fo=1, routed)           0.000    44.673    wavelet_resampler_1/y_reg_reg[11]_i_534_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.787 r  wavelet_resampler_1/y_reg_reg[11]_i_500/CO[3]
                         net (fo=44, routed)          1.306    46.094    wavelet_resampler_1/y_reg_reg[11]_i_500_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124    46.218 r  wavelet_resampler_1/y_reg[11]_i_623/O
                         net (fo=1, routed)           0.000    46.218    wavelet_resampler_1/y_reg[11]_i_623_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.768 r  wavelet_resampler_1/y_reg_reg[11]_i_579/CO[3]
                         net (fo=1, routed)           0.000    46.768    wavelet_resampler_1/y_reg_reg[11]_i_579_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.882 r  wavelet_resampler_1/y_reg_reg[11]_i_574/CO[3]
                         net (fo=1, routed)           0.000    46.882    wavelet_resampler_1/y_reg_reg[11]_i_574_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.996 r  wavelet_resampler_1/y_reg_reg[11]_i_573/CO[3]
                         net (fo=1, routed)           0.000    46.996    wavelet_resampler_1/y_reg_reg[11]_i_573_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.110 r  wavelet_resampler_1/y_reg_reg[11]_i_559/CO[3]
                         net (fo=1, routed)           0.000    47.110    wavelet_resampler_1/y_reg_reg[11]_i_559_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.224 r  wavelet_resampler_1/y_reg_reg[11]_i_529/CO[3]
                         net (fo=1, routed)           0.000    47.224    wavelet_resampler_1/y_reg_reg[11]_i_529_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.338 r  wavelet_resampler_1/y_reg_reg[11]_i_499/CO[3]
                         net (fo=1, routed)           0.000    47.338    wavelet_resampler_1/y_reg_reg[11]_i_499_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.452 r  wavelet_resampler_1/y_reg_reg[11]_i_465/CO[3]
                         net (fo=1, routed)           0.000    47.452    wavelet_resampler_1/y_reg_reg[11]_i_465_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.723 r  wavelet_resampler_1/y_reg_reg[11]_i_420/CO[0]
                         net (fo=46, routed)          1.038    48.760    wavelet_resampler_1/y_reg_reg[11]_i_420_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I0_O)        0.373    49.133 r  wavelet_resampler_1/y_reg[11]_i_587/O
                         net (fo=1, routed)           0.000    49.133    wavelet_resampler_1/y_reg[11]_i_587_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.666 r  wavelet_resampler_1/y_reg_reg[11]_i_545/CO[3]
                         net (fo=1, routed)           0.000    49.666    wavelet_resampler_1/y_reg_reg[11]_i_545_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.783 r  wavelet_resampler_1/y_reg_reg[11]_i_540/CO[3]
                         net (fo=1, routed)           0.000    49.783    wavelet_resampler_1/y_reg_reg[11]_i_540_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.900 r  wavelet_resampler_1/y_reg_reg[11]_i_539/CO[3]
                         net (fo=1, routed)           0.000    49.900    wavelet_resampler_1/y_reg_reg[11]_i_539_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.017 r  wavelet_resampler_1/y_reg_reg[11]_i_524/CO[3]
                         net (fo=1, routed)           0.000    50.017    wavelet_resampler_1/y_reg_reg[11]_i_524_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.134 r  wavelet_resampler_1/y_reg_reg[11]_i_494/CO[3]
                         net (fo=1, routed)           0.000    50.134    wavelet_resampler_1/y_reg_reg[11]_i_494_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.251 r  wavelet_resampler_1/y_reg_reg[11]_i_460/CO[3]
                         net (fo=1, routed)           0.000    50.251    wavelet_resampler_1/y_reg_reg[11]_i_460_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.368 r  wavelet_resampler_1/y_reg_reg[11]_i_419/CO[3]
                         net (fo=1, routed)           0.000    50.368    wavelet_resampler_1/y_reg_reg[11]_i_419_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.525 r  wavelet_resampler_1/y_reg_reg[11]_i_368/CO[1]
                         net (fo=48, routed)          0.843    51.368    wavelet_resampler_1/y_reg_reg[11]_i_368_n_2
    SLICE_X53Y58         LUT5 (Prop_lut5_I0_O)        0.332    51.700 r  wavelet_resampler_1/y_reg[11]_i_553/O
                         net (fo=1, routed)           0.000    51.700    wavelet_resampler_1/y_reg[11]_i_553_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.250 r  wavelet_resampler_1/y_reg_reg[11]_i_511/CO[3]
                         net (fo=1, routed)           0.000    52.250    wavelet_resampler_1/y_reg_reg[11]_i_511_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  wavelet_resampler_1/y_reg_reg[11]_i_506/CO[3]
                         net (fo=1, routed)           0.000    52.364    wavelet_resampler_1/y_reg_reg[11]_i_506_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.478 r  wavelet_resampler_1/y_reg_reg[11]_i_505/CO[3]
                         net (fo=1, routed)           0.000    52.478    wavelet_resampler_1/y_reg_reg[11]_i_505_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.592 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    52.592    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.706 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    52.706    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.820 r  wavelet_resampler_1/y_reg_reg[11]_i_414/CO[3]
                         net (fo=1, routed)           0.000    52.820    wavelet_resampler_1/y_reg_reg[11]_i_414_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.934 r  wavelet_resampler_1/y_reg_reg[11]_i_367/CO[3]
                         net (fo=1, routed)           0.000    52.934    wavelet_resampler_1/y_reg_reg[11]_i_367_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.162 r  wavelet_resampler_1/y_reg_reg[11]_i_303/CO[2]
                         net (fo=50, routed)          0.740    53.903    wavelet_resampler_1/y_reg_reg[11]_i_303_n_1
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.313    54.216 r  wavelet_resampler_1/y_reg[11]_i_519/O
                         net (fo=1, routed)           0.000    54.216    wavelet_resampler_1/y_reg[11]_i_519_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.749 r  wavelet_resampler_1/y_reg_reg[11]_i_476/CO[3]
                         net (fo=1, routed)           0.000    54.749    wavelet_resampler_1/y_reg_reg[11]_i_476_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.866 r  wavelet_resampler_1/y_reg_reg[11]_i_471/CO[3]
                         net (fo=1, routed)           0.000    54.866    wavelet_resampler_1/y_reg_reg[11]_i_471_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.983 r  wavelet_resampler_1/y_reg_reg[11]_i_470/CO[3]
                         net (fo=1, routed)           0.000    54.983    wavelet_resampler_1/y_reg_reg[11]_i_470_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.100 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    55.100    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.217 r  wavelet_resampler_1/y_reg_reg[11]_i_409/CO[3]
                         net (fo=1, routed)           0.000    55.217    wavelet_resampler_1/y_reg_reg[11]_i_409_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.334 r  wavelet_resampler_1/y_reg_reg[11]_i_362/CO[3]
                         net (fo=1, routed)           0.000    55.334    wavelet_resampler_1/y_reg_reg[11]_i_362_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.451 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    55.451    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.568 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=52, routed)          1.039    56.607    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124    56.731 r  wavelet_resampler_1/y_reg[11]_i_484/O
                         net (fo=1, routed)           0.000    56.731    wavelet_resampler_1/y_reg[11]_i_484_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.281 r  wavelet_resampler_1/y_reg_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    57.281    wavelet_resampler_1/y_reg_reg[11]_i_433_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.395 r  wavelet_resampler_1/y_reg_reg[11]_i_428/CO[3]
                         net (fo=1, routed)           0.000    57.395    wavelet_resampler_1/y_reg_reg[11]_i_428_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.509 r  wavelet_resampler_1/y_reg_reg[11]_i_427/CO[3]
                         net (fo=1, routed)           0.000    57.509    wavelet_resampler_1/y_reg_reg[11]_i_427_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  wavelet_resampler_1/y_reg_reg[11]_i_404/CO[3]
                         net (fo=1, routed)           0.000    57.623    wavelet_resampler_1/y_reg_reg[11]_i_404_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.737 r  wavelet_resampler_1/y_reg_reg[11]_i_357/CO[3]
                         net (fo=1, routed)           0.000    57.737    wavelet_resampler_1/y_reg_reg[11]_i_357_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.851 r  wavelet_resampler_1/y_reg_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    57.851    wavelet_resampler_1/y_reg_reg[11]_i_297_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.965 r  wavelet_resampler_1/y_reg_reg[11]_i_241/CO[3]
                         net (fo=1, routed)           0.000    57.965    wavelet_resampler_1/y_reg_reg[11]_i_241_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.079 r  wavelet_resampler_1/y_reg_reg[11]_i_199/CO[3]
                         net (fo=1, routed)           0.009    58.088    wavelet_resampler_1/y_reg_reg[11]_i_199_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.359 r  wavelet_resampler_1/y_reg_reg[11]_i_157/CO[0]
                         net (fo=54, routed)          0.739    59.098    wavelet_resampler_1/y_reg_reg[11]_i_157_n_3
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.373    59.471 r  wavelet_resampler_1/y_reg[11]_i_441/O
                         net (fo=1, routed)           0.000    59.471    wavelet_resampler_1/y_reg[11]_i_441_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.004 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.009    60.013    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.130 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    60.130    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.247 r  wavelet_resampler_1/y_reg_reg[11]_i_384/CO[3]
                         net (fo=1, routed)           0.000    60.247    wavelet_resampler_1/y_reg_reg[11]_i_384_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.364 r  wavelet_resampler_1/y_reg_reg[11]_i_352/CO[3]
                         net (fo=1, routed)           0.000    60.364    wavelet_resampler_1/y_reg_reg[11]_i_352_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.481 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    60.481    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.598 r  wavelet_resampler_1/y_reg_reg[11]_i_236/CO[3]
                         net (fo=1, routed)           0.000    60.598    wavelet_resampler_1/y_reg_reg[11]_i_236_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.715 r  wavelet_resampler_1/y_reg_reg[11]_i_194/CO[3]
                         net (fo=1, routed)           0.000    60.715    wavelet_resampler_1/y_reg_reg[11]_i_194_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.832 r  wavelet_resampler_1/y_reg_reg[11]_i_156/CO[3]
                         net (fo=1, routed)           0.000    60.832    wavelet_resampler_1/y_reg_reg[11]_i_156_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.989 r  wavelet_resampler_1/y_reg_reg[11]_i_118/CO[1]
                         net (fo=56, routed)          0.782    61.771    wavelet_resampler_1/y_reg_reg[11]_i_118_n_2
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.332    62.103 r  wavelet_resampler_1/y_reg[11]_i_398/O
                         net (fo=1, routed)           0.000    62.103    wavelet_resampler_1/y_reg[11]_i_398_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.636 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    62.636    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.753 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    62.753    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.870 r  wavelet_resampler_1/y_reg_reg[11]_i_333/CO[3]
                         net (fo=1, routed)           0.000    62.870    wavelet_resampler_1/y_reg_reg[11]_i_333_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.987 r  wavelet_resampler_1/y_reg_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.000    62.987    wavelet_resampler_1/y_reg_reg[11]_i_287_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.104 r  wavelet_resampler_1/y_reg_reg[11]_i_231/CO[3]
                         net (fo=1, routed)           0.000    63.104    wavelet_resampler_1/y_reg_reg[11]_i_231_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.221 r  wavelet_resampler_1/y_reg_reg[11]_i_189/CO[3]
                         net (fo=1, routed)           0.000    63.221    wavelet_resampler_1/y_reg_reg[11]_i_189_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.338 r  wavelet_resampler_1/y_reg_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    63.338    wavelet_resampler_1/y_reg_reg[11]_i_151_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.455 r  wavelet_resampler_1/y_reg_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    63.455    wavelet_resampler_1/y_reg_reg[11]_i_117_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.684 r  wavelet_resampler_1/y_reg_reg[11]_i_83/CO[2]
                         net (fo=58, routed)          0.686    64.369    wavelet_resampler_1/y_reg_reg[11]_i_83_n_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.310    64.679 r  wavelet_resampler_1/y_reg[11]_i_347/O
                         net (fo=1, routed)           0.000    64.679    wavelet_resampler_1/y_reg[11]_i_347_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.229 r  wavelet_resampler_1/y_reg_reg[11]_i_274/CO[3]
                         net (fo=1, routed)           0.000    65.229    wavelet_resampler_1/y_reg_reg[11]_i_274_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.343 r  wavelet_resampler_1/y_reg_reg[11]_i_269/CO[3]
                         net (fo=1, routed)           0.000    65.343    wavelet_resampler_1/y_reg_reg[11]_i_269_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.457 r  wavelet_resampler_1/y_reg_reg[11]_i_268/CO[3]
                         net (fo=1, routed)           0.000    65.457    wavelet_resampler_1/y_reg_reg[11]_i_268_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.571 r  wavelet_resampler_1/y_reg_reg[11]_i_226/CO[3]
                         net (fo=1, routed)           0.000    65.571    wavelet_resampler_1/y_reg_reg[11]_i_226_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.685 r  wavelet_resampler_1/y_reg_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000    65.685    wavelet_resampler_1/y_reg_reg[11]_i_184_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.799 r  wavelet_resampler_1/y_reg_reg[11]_i_146/CO[3]
                         net (fo=1, routed)           0.000    65.799    wavelet_resampler_1/y_reg_reg[11]_i_146_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.913 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000    65.913    wavelet_resampler_1/y_reg_reg[11]_i_112_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.027 r  wavelet_resampler_1/y_reg_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    66.027    wavelet_resampler_1/y_reg_reg[11]_i_82_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.141 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=60, routed)          1.214    67.355    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X52Y88         LUT5 (Prop_lut5_I0_O)        0.124    67.479 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    67.479    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.012 r  wavelet_resampler_1/y_reg_reg[11]_i_263/CO[3]
                         net (fo=1, routed)           0.000    68.012    wavelet_resampler_1/y_reg_reg[11]_i_263_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.129 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    68.129    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.246 r  wavelet_resampler_1/y_reg_reg[11]_i_216/CO[3]
                         net (fo=1, routed)           0.000    68.246    wavelet_resampler_1/y_reg_reg[11]_i_216_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.363 r  wavelet_resampler_1/y_reg_reg[11]_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.363    wavelet_resampler_1/y_reg_reg[11]_i_179_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.480 r  wavelet_resampler_1/y_reg_reg[11]_i_141/CO[3]
                         net (fo=1, routed)           0.000    68.480    wavelet_resampler_1/y_reg_reg[11]_i_141_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.597 r  wavelet_resampler_1/y_reg_reg[11]_i_107/CO[3]
                         net (fo=1, routed)           0.000    68.597    wavelet_resampler_1/y_reg_reg[11]_i_107_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.714 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    68.714    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.831 r  wavelet_resampler_1/y_reg_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.831    wavelet_resampler_1/y_reg_reg[11]_i_51_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.948 r  wavelet_resampler_1/y_reg_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.948    wavelet_resampler_1/y_reg_reg[11]_i_30_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    69.202 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[0]
                         net (fo=62, routed)          1.002    70.204    wavelet_resampler_1/y_reg_reg[11]_i_12_n_3
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.367    70.571 r  wavelet_resampler_1/y_reg[11]_i_325/O
                         net (fo=1, routed)           0.000    70.571    wavelet_resampler_1/y_reg[11]_i_325_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.121 r  wavelet_resampler_1/y_reg_reg[11]_i_262/CO[3]
                         net (fo=1, routed)           0.000    71.121    wavelet_resampler_1/y_reg_reg[11]_i_262_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.235 r  wavelet_resampler_1/y_reg_reg[11]_i_215/CO[3]
                         net (fo=1, routed)           0.000    71.235    wavelet_resampler_1/y_reg_reg[11]_i_215_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.349 r  wavelet_resampler_1/y_reg_reg[11]_i_174/CO[3]
                         net (fo=1, routed)           0.000    71.349    wavelet_resampler_1/y_reg_reg[11]_i_174_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.463 r  wavelet_resampler_1/y_reg_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    71.463    wavelet_resampler_1/y_reg_reg[11]_i_136_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.577 r  wavelet_resampler_1/y_reg_reg[11]_i_102/CO[3]
                         net (fo=1, routed)           0.000    71.577    wavelet_resampler_1/y_reg_reg[11]_i_102_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.691 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    71.691    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.805 r  wavelet_resampler_1/y_reg_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    71.805    wavelet_resampler_1/y_reg_reg[11]_i_46_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.919 r  wavelet_resampler_1/y_reg_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    71.920    wavelet_resampler_1/y_reg_reg[11]_i_25_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.034 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.034    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.191 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[1]
                         net (fo=65, routed)          0.992    73.183    wavelet_resampler_1/y_reg_reg[11]_i_7_n_2
    SLICE_X50Y94         LUT5 (Prop_lut5_I0_O)        0.329    73.512 r  wavelet_resampler_1/y_reg[11]_i_374/O
                         net (fo=1, routed)           0.000    73.512    wavelet_resampler_1/y_reg[11]_i_374_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.045 r  wavelet_resampler_1/y_reg_reg[11]_i_307/CO[3]
                         net (fo=1, routed)           0.000    74.045    wavelet_resampler_1/y_reg_reg[11]_i_307_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.162 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    74.162    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.279 r  wavelet_resampler_1/y_reg_reg[11]_i_200/CO[3]
                         net (fo=1, routed)           0.000    74.279    wavelet_resampler_1/y_reg_reg[11]_i_200_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.396 r  wavelet_resampler_1/y_reg_reg[11]_i_159/CO[3]
                         net (fo=1, routed)           0.000    74.396    wavelet_resampler_1/y_reg_reg[11]_i_159_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.513 r  wavelet_resampler_1/y_reg_reg[11]_i_121/CO[3]
                         net (fo=1, routed)           0.000    74.513    wavelet_resampler_1/y_reg_reg[11]_i_121_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.630 r  wavelet_resampler_1/y_reg_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.001    74.631    wavelet_resampler_1/y_reg_reg[11]_i_87_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.747 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    74.747    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.864 r  wavelet_resampler_1/y_reg_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.864    wavelet_resampler_1/y_reg_reg[11]_i_31_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.981 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    74.981    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.210 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[2]
                         net (fo=67, routed)          0.750    75.961    wavelet_resampler_1/y_reg_reg[11]_i_8_n_1
    SLICE_X49Y101        LUT5 (Prop_lut5_I0_O)        0.310    76.271 r  wavelet_resampler_1/y_reg[11]_i_378/O
                         net (fo=1, routed)           0.000    76.271    wavelet_resampler_1/y_reg[11]_i_378_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.821 r  wavelet_resampler_1/y_reg_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    76.821    wavelet_resampler_1/y_reg_reg[11]_i_312_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.935 r  wavelet_resampler_1/y_reg_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    76.935    wavelet_resampler_1/y_reg_reg[11]_i_252_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.049 r  wavelet_resampler_1/y_reg_reg[11]_i_205/CO[3]
                         net (fo=1, routed)           0.000    77.049    wavelet_resampler_1/y_reg_reg[11]_i_205_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.163 r  wavelet_resampler_1/y_reg_reg[11]_i_164/CO[3]
                         net (fo=1, routed)           0.000    77.163    wavelet_resampler_1/y_reg_reg[11]_i_164_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.277 r  wavelet_resampler_1/y_reg_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000    77.277    wavelet_resampler_1/y_reg_reg[11]_i_126_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.391 r  wavelet_resampler_1/y_reg_reg[11]_i_92/CO[3]
                         net (fo=1, routed)           0.000    77.391    wavelet_resampler_1/y_reg_reg[11]_i_92_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.505 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.505    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.619 r  wavelet_resampler_1/y_reg_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.619    wavelet_resampler_1/y_reg_reg[11]_i_36_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.733 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.733    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    77.961 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=67, routed)          0.698    78.659    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X50Y108        LUT5 (Prop_lut5_I0_O)        0.313    78.972 r  wavelet_resampler_1/y_reg[11]_i_382/O
                         net (fo=1, routed)           0.000    78.972    wavelet_resampler_1/y_reg[11]_i_382_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.505 r  wavelet_resampler_1/y_reg_reg[11]_i_317/CO[3]
                         net (fo=1, routed)           0.000    79.505    wavelet_resampler_1/y_reg_reg[11]_i_317_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.622 r  wavelet_resampler_1/y_reg_reg[11]_i_257/CO[3]
                         net (fo=1, routed)           0.000    79.622    wavelet_resampler_1/y_reg_reg[11]_i_257_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.739 r  wavelet_resampler_1/y_reg_reg[11]_i_210/CO[3]
                         net (fo=1, routed)           0.000    79.739    wavelet_resampler_1/y_reg_reg[11]_i_210_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.856 r  wavelet_resampler_1/y_reg_reg[11]_i_169/CO[3]
                         net (fo=1, routed)           0.000    79.856    wavelet_resampler_1/y_reg_reg[11]_i_169_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.973 r  wavelet_resampler_1/y_reg_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    79.973    wavelet_resampler_1/y_reg_reg[11]_i_131_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.090 r  wavelet_resampler_1/y_reg_reg[11]_i_97/CO[3]
                         net (fo=1, routed)           0.000    80.090    wavelet_resampler_1/y_reg_reg[11]_i_97_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.207 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    80.207    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.324 r  wavelet_resampler_1/y_reg_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.324    wavelet_resampler_1/y_reg_reg[11]_i_41_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.441 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    80.441    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.670 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=67, routed)          0.736    81.405    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X51Y114        LUT5 (Prop_lut5_I0_O)        0.310    81.715 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    81.715    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.265 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    82.265    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.379 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    82.379    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.493 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    82.493    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.607 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    82.607    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.721 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.721    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.835 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.835    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.949 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.949    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.063 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.063    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.177 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.177    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.405 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=67, routed)          0.697    84.102    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X52Y121        LUT5 (Prop_lut5_I0_O)        0.313    84.415 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    84.415    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.948 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.948    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.065 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    85.065    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.182 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.182    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.299 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.009    85.308    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.425 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.425    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.542 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    85.542    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.659 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    85.659    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.776 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.776    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.893 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.893    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    86.122 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=67, routed)          0.721    86.843    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X50Y128        LUT5 (Prop_lut5_I0_O)        0.310    87.153 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    87.153    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.686 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    87.686    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.803 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    87.803    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X50Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.920 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.920    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X50Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.037 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    88.037    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X50Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.154 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    88.154    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.271 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    88.271    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.388 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    88.388    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.505 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.505    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.622 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.622    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    88.851 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=67, routed)          0.716    89.566    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X51Y134        LUT5 (Prop_lut5_I0_O)        0.310    89.876 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    89.876    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.426 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    90.426    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.540 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    90.540    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.654 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.654    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.768 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.768    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.882 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.882    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.996 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.996    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.110 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.110    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.224 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    91.224    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.338 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.338    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X51Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.566 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=67, routed)          0.936    92.502    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X53Y137        LUT3 (Prop_lut3_I0_O)        0.313    92.815 r  wavelet_resampler_1/y_reg[3]_i_170/O
                         net (fo=1, routed)           0.000    92.815    wavelet_resampler_1/y_reg[3]_i_170_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.347 r  wavelet_resampler_1/y_reg_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.347    wavelet_resampler_1/y_reg_reg[3]_i_146_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.461 r  wavelet_resampler_1/y_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    93.461    wavelet_resampler_1/y_reg_reg[3]_i_126_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.575 r  wavelet_resampler_1/y_reg_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    93.575    wavelet_resampler_1/y_reg_reg[3]_i_106_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.689 r  wavelet_resampler_1/y_reg_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    93.689    wavelet_resampler_1/y_reg_reg[3]_i_86_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.803 r  wavelet_resampler_1/y_reg_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.803    wavelet_resampler_1/y_reg_reg[3]_i_66_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.917 r  wavelet_resampler_1/y_reg_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.917    wavelet_resampler_1/y_reg_reg[3]_i_46_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.031 r  wavelet_resampler_1/y_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    94.031    wavelet_resampler_1/y_reg_reg[3]_i_26_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.145 r  wavelet_resampler_1/y_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.145    wavelet_resampler_1/y_reg_reg[3]_i_11_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.373 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=67, routed)          0.963    95.336    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X52Y139        LUT3 (Prop_lut3_I0_O)        0.313    95.649 r  wavelet_resampler_1/y_reg[3]_i_174/O
                         net (fo=1, routed)           0.000    95.649    wavelet_resampler_1/y_reg[3]_i_174_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.182 r  wavelet_resampler_1/y_reg_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    96.182    wavelet_resampler_1/y_reg_reg[3]_i_151_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.299 r  wavelet_resampler_1/y_reg_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    96.299    wavelet_resampler_1/y_reg_reg[3]_i_131_n_0
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.416 r  wavelet_resampler_1/y_reg_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.416    wavelet_resampler_1/y_reg_reg[3]_i_111_n_0
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.533 r  wavelet_resampler_1/y_reg_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    96.533    wavelet_resampler_1/y_reg_reg[3]_i_91_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.650 r  wavelet_resampler_1/y_reg_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    96.650    wavelet_resampler_1/y_reg_reg[3]_i_71_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.767 r  wavelet_resampler_1/y_reg_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.767    wavelet_resampler_1/y_reg_reg[3]_i_51_n_0
    SLICE_X52Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.884 r  wavelet_resampler_1/y_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    96.884    wavelet_resampler_1/y_reg_reg[3]_i_31_n_0
    SLICE_X52Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.001 r  wavelet_resampler_1/y_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.001    wavelet_resampler_1/y_reg_reg[3]_i_15_n_0
    SLICE_X52Y147        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    97.230 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=67, routed)          1.012    98.242    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X50Y138        LUT5 (Prop_lut5_I0_O)        0.310    98.552 r  wavelet_resampler_1/y_reg[3]_i_197/O
                         net (fo=1, routed)           0.000    98.552    wavelet_resampler_1/y_reg[3]_i_197_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.085 r  wavelet_resampler_1/y_reg_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    99.085    wavelet_resampler_1/y_reg_reg[3]_i_176_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.202 r  wavelet_resampler_1/y_reg_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    99.202    wavelet_resampler_1/y_reg_reg[3]_i_156_n_0
    SLICE_X50Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.319 r  wavelet_resampler_1/y_reg_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    99.319    wavelet_resampler_1/y_reg_reg[3]_i_136_n_0
    SLICE_X50Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.436 r  wavelet_resampler_1/y_reg_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    99.436    wavelet_resampler_1/y_reg_reg[3]_i_116_n_0
    SLICE_X50Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.553 r  wavelet_resampler_1/y_reg_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    99.553    wavelet_resampler_1/y_reg_reg[3]_i_96_n_0
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.670 r  wavelet_resampler_1/y_reg_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    99.670    wavelet_resampler_1/y_reg_reg[3]_i_76_n_0
    SLICE_X50Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.787 r  wavelet_resampler_1/y_reg_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    99.787    wavelet_resampler_1/y_reg_reg[3]_i_56_n_0
    SLICE_X50Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.904 r  wavelet_resampler_1/y_reg_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.904    wavelet_resampler_1/y_reg_reg[3]_i_36_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.021 r  wavelet_resampler_1/y_reg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000   100.021    wavelet_resampler_1/y_reg_reg[3]_i_19_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.250 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[2]
                         net (fo=67, routed)          0.992   101.242    wavelet_resampler_1/y_reg_reg[3]_i_9_n_1
    SLICE_X49Y138        LUT5 (Prop_lut5_I0_O)        0.310   101.552 r  wavelet_resampler_1/y_reg[3]_i_200/O
                         net (fo=1, routed)           0.000   101.552    wavelet_resampler_1/y_reg[3]_i_200_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.102 r  wavelet_resampler_1/y_reg_reg[3]_i_181/CO[3]
                         net (fo=1, routed)           0.000   102.102    wavelet_resampler_1/y_reg_reg[3]_i_181_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.216 r  wavelet_resampler_1/y_reg_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.000   102.216    wavelet_resampler_1/y_reg_reg[3]_i_161_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  wavelet_resampler_1/y_reg_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000   102.330    wavelet_resampler_1/y_reg_reg[3]_i_141_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  wavelet_resampler_1/y_reg_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000   102.444    wavelet_resampler_1/y_reg_reg[3]_i_121_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.558 r  wavelet_resampler_1/y_reg_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000   102.558    wavelet_resampler_1/y_reg_reg[3]_i_101_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.672 r  wavelet_resampler_1/y_reg_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000   102.672    wavelet_resampler_1/y_reg_reg[3]_i_81_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.786 r  wavelet_resampler_1/y_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.786    wavelet_resampler_1/y_reg_reg[3]_i_61_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.900 r  wavelet_resampler_1/y_reg_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000   102.900    wavelet_resampler_1/y_reg_reg[3]_i_41_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.014 r  wavelet_resampler_1/y_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.014    wavelet_resampler_1/y_reg_reg[3]_i_23_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.171 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[1]
                         net (fo=1, routed)           0.610   103.781    wavelet_resampler_1/y_reg_reg[3]_i_10_n_2
    SLICE_X48Y147        LUT4 (Prop_lut4_I3_O)        0.329   104.110 r  wavelet_resampler_1/y_reg[3]_i_6/O
                         net (fo=1, routed)           0.000   104.110    wavelet_resampler_1/y_reg[3]_i_6_n_0
    SLICE_X48Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   104.642 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.642    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.756 r  wavelet_resampler_1/y_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.756    wavelet_resampler_1/y_reg_reg[7]_i_1_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   104.979 r  wavelet_resampler_1/y_reg_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000   104.979    wavelet_resampler_1/y_reg_reg[11]_i_2_n_7
    SLICE_X48Y149        FDRE                                         r  wavelet_resampler_1/y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.610    14.981    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y149        FDRE                                         r  wavelet_resampler_1/y_reg_reg[8]/C
                         clock pessimism              0.180    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X48Y149        FDRE (Setup_fdre_C_D)        0.062    15.188    wavelet_resampler_1/y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                        -104.980    
  -------------------------------------------------------------------
                         slack                                -89.791    

Slack (VIOLATED) :        -89.788ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        99.763ns  (logic 65.171ns (65.326%)  route 34.592ns (34.675%))
  Logic Levels:           332  (CARRY4=294 LUT1=1 LUT3=3 LUT4=2 LUT5=32)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.662     5.213    wavelet_resampler_1/CLK100MHZ
    DSP48_X1Y16          DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.647 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.777     6.424    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X55Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.548 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.189     6.737    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.332 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.332    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  wavelet_resampler_1/y_reg_reg[11]_i_422/CO[3]
                         net (fo=1, routed)           0.000     7.449    wavelet_resampler_1/y_reg_reg[11]_i_422_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  wavelet_resampler_1/y_reg_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000     7.566    wavelet_resampler_1/y_reg_reg[11]_i_383_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  wavelet_resampler_1/y_reg_reg[11]_i_399/CO[3]
                         net (fo=1, routed)           0.000     7.683    wavelet_resampler_1/y_reg_reg[11]_i_399_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  wavelet_resampler_1/y_reg_reg[11]_i_554/CO[3]
                         net (fo=1, routed)           0.000     7.800    wavelet_resampler_1/y_reg_reg[11]_i_554_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  wavelet_resampler_1/y_reg_reg[11]_i_684/CO[3]
                         net (fo=1, routed)           0.000     7.917    wavelet_resampler_1/y_reg_reg[11]_i_684_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  wavelet_resampler_1/y_reg_reg[11]_i_798/CO[3]
                         net (fo=1, routed)           0.000     8.034    wavelet_resampler_1/y_reg_reg[11]_i_798_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  wavelet_resampler_1/y_reg_reg[11]_i_897/CO[3]
                         net (fo=1, routed)           0.000     8.151    wavelet_resampler_1/y_reg_reg[11]_i_897_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  wavelet_resampler_1/y_reg_reg[11]_i_979/CO[3]
                         net (fo=2, routed)           1.043     9.311    wavelet_resampler_1/y_reg_reg[11]_i_979_n_0
    SLICE_X55Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.435 r  wavelet_resampler_1/y_reg[11]_i_1020/O
                         net (fo=1, routed)           0.000     9.435    wavelet_resampler_1/y_reg[11]_i_1020_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.967 r  wavelet_resampler_1/y_reg_reg[11]_i_987/CO[3]
                         net (fo=1, routed)           0.000     9.967    wavelet_resampler_1/y_reg_reg[11]_i_987_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  wavelet_resampler_1/y_reg_reg[11]_i_982/CO[3]
                         net (fo=1, routed)           0.000    10.081    wavelet_resampler_1/y_reg_reg[11]_i_982_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  wavelet_resampler_1/y_reg_reg[11]_i_980/CO[3]
                         net (fo=14, routed)          0.905    11.099    wavelet_resampler_1/y_reg_reg[11]_i_980_n_0
    SLICE_X53Y43         LUT4 (Prop_lut4_I0_O)        0.124    11.223 r  wavelet_resampler_1/y_reg[11]_i_995/O
                         net (fo=1, routed)           0.000    11.223    wavelet_resampler_1/y_reg[11]_i_995_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.773 r  wavelet_resampler_1/y_reg_reg[11]_i_970/CO[3]
                         net (fo=1, routed)           0.000    11.773    wavelet_resampler_1/y_reg_reg[11]_i_970_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  wavelet_resampler_1/y_reg_reg[11]_i_965/CO[3]
                         net (fo=1, routed)           0.000    11.887    wavelet_resampler_1/y_reg_reg[11]_i_965_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.001 r  wavelet_resampler_1/y_reg_reg[11]_i_964/CO[3]
                         net (fo=1, routed)           0.000    12.001    wavelet_resampler_1/y_reg_reg[11]_i_964_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.158 r  wavelet_resampler_1/y_reg_reg[11]_i_961/CO[1]
                         net (fo=16, routed)          0.920    13.078    wavelet_resampler_1/y_reg_reg[11]_i_961_n_2
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.329    13.407 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000    13.407    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.940 r  wavelet_resampler_1/y_reg_reg[11]_i_952/CO[3]
                         net (fo=1, routed)           0.000    13.940    wavelet_resampler_1/y_reg_reg[11]_i_952_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.057 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000    14.057    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.174 r  wavelet_resampler_1/y_reg_reg[11]_i_946/CO[3]
                         net (fo=1, routed)           0.000    14.174    wavelet_resampler_1/y_reg_reg[11]_i_946_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.403 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[2]
                         net (fo=18, routed)          0.660    15.064    wavelet_resampler_1/y_reg_reg[11]_i_942_n_1
    SLICE_X55Y45         LUT5 (Prop_lut5_I0_O)        0.310    15.374 r  wavelet_resampler_1/y_reg[11]_i_960/O
                         net (fo=1, routed)           0.000    15.374    wavelet_resampler_1/y_reg[11]_i_960_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.924 r  wavelet_resampler_1/y_reg_reg[11]_i_933/CO[3]
                         net (fo=1, routed)           0.000    15.924    wavelet_resampler_1/y_reg_reg[11]_i_933_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.038 r  wavelet_resampler_1/y_reg_reg[11]_i_928/CO[3]
                         net (fo=1, routed)           0.000    16.038    wavelet_resampler_1/y_reg_reg[11]_i_928_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.152 r  wavelet_resampler_1/y_reg_reg[11]_i_927/CO[3]
                         net (fo=1, routed)           0.000    16.152    wavelet_resampler_1/y_reg_reg[11]_i_927_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.266 r  wavelet_resampler_1/y_reg_reg[11]_i_922/CO[3]
                         net (fo=20, routed)          0.992    17.258    wavelet_resampler_1/y_reg_reg[11]_i_922_n_0
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.124    17.382 r  wavelet_resampler_1/y_reg[11]_i_941/O
                         net (fo=1, routed)           0.000    17.382    wavelet_resampler_1/y_reg[11]_i_941_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.915 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.915    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.032 r  wavelet_resampler_1/y_reg_reg[11]_i_904/CO[3]
                         net (fo=1, routed)           0.000    18.032    wavelet_resampler_1/y_reg_reg[11]_i_904_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.149 r  wavelet_resampler_1/y_reg_reg[11]_i_903/CO[3]
                         net (fo=1, routed)           0.000    18.149    wavelet_resampler_1/y_reg_reg[11]_i_903_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.266 r  wavelet_resampler_1/y_reg_reg[11]_i_902/CO[3]
                         net (fo=1, routed)           0.000    18.266    wavelet_resampler_1/y_reg_reg[11]_i_902_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.520 r  wavelet_resampler_1/y_reg_reg[11]_i_880/CO[0]
                         net (fo=22, routed)          1.046    19.565    wavelet_resampler_1/y_reg_reg[11]_i_880_n_3
    SLICE_X56Y39         LUT5 (Prop_lut5_I0_O)        0.367    19.932 r  wavelet_resampler_1/y_reg[11]_i_917/O
                         net (fo=1, routed)           0.000    19.932    wavelet_resampler_1/y_reg[11]_i_917_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.465 r  wavelet_resampler_1/y_reg_reg[11]_i_888/CO[3]
                         net (fo=1, routed)           0.000    20.465    wavelet_resampler_1/y_reg_reg[11]_i_888_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.582 r  wavelet_resampler_1/y_reg_reg[11]_i_883/CO[3]
                         net (fo=1, routed)           0.000    20.582    wavelet_resampler_1/y_reg_reg[11]_i_883_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.699 r  wavelet_resampler_1/y_reg_reg[11]_i_882/CO[3]
                         net (fo=1, routed)           0.000    20.699    wavelet_resampler_1/y_reg_reg[11]_i_882_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.816 r  wavelet_resampler_1/y_reg_reg[11]_i_879/CO[3]
                         net (fo=1, routed)           0.000    20.816    wavelet_resampler_1/y_reg_reg[11]_i_879_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.973 r  wavelet_resampler_1/y_reg_reg[11]_i_857/CO[1]
                         net (fo=24, routed)          0.851    21.825    wavelet_resampler_1/y_reg_reg[11]_i_857_n_2
    SLICE_X57Y40         LUT5 (Prop_lut5_I0_O)        0.332    22.157 r  wavelet_resampler_1/y_reg[11]_i_896/O
                         net (fo=1, routed)           0.000    22.157    wavelet_resampler_1/y_reg[11]_i_896_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.707 r  wavelet_resampler_1/y_reg_reg[11]_i_866/CO[3]
                         net (fo=1, routed)           0.000    22.707    wavelet_resampler_1/y_reg_reg[11]_i_866_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.821 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000    22.821    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.935 r  wavelet_resampler_1/y_reg_reg[11]_i_860/CO[3]
                         net (fo=1, routed)           0.000    22.935    wavelet_resampler_1/y_reg_reg[11]_i_860_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.049 r  wavelet_resampler_1/y_reg_reg[11]_i_856/CO[3]
                         net (fo=1, routed)           0.000    23.049    wavelet_resampler_1/y_reg_reg[11]_i_856_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.277 r  wavelet_resampler_1/y_reg_reg[11]_i_833/CO[2]
                         net (fo=26, routed)          0.805    24.082    wavelet_resampler_1/y_reg_reg[11]_i_833_n_1
    SLICE_X58Y41         LUT5 (Prop_lut5_I0_O)        0.313    24.395 r  wavelet_resampler_1/y_reg[11]_i_874/O
                         net (fo=1, routed)           0.000    24.395    wavelet_resampler_1/y_reg[11]_i_874_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.945 r  wavelet_resampler_1/y_reg_reg[11]_i_843/CO[3]
                         net (fo=1, routed)           0.000    24.945    wavelet_resampler_1/y_reg_reg[11]_i_843_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.059 r  wavelet_resampler_1/y_reg_reg[11]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.059    wavelet_resampler_1/y_reg_reg[11]_i_838_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.173 r  wavelet_resampler_1/y_reg_reg[11]_i_837/CO[3]
                         net (fo=1, routed)           0.000    25.173    wavelet_resampler_1/y_reg_reg[11]_i_837_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.287 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    25.287    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.401 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=28, routed)          1.171    26.572    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I0_O)        0.124    26.696 r  wavelet_resampler_1/y_reg[11]_i_851/O
                         net (fo=1, routed)           0.000    26.696    wavelet_resampler_1/y_reg[11]_i_851_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.246 r  wavelet_resampler_1/y_reg_reg[11]_i_815/CO[3]
                         net (fo=1, routed)           0.000    27.246    wavelet_resampler_1/y_reg_reg[11]_i_815_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.360 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    27.360    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.474 r  wavelet_resampler_1/y_reg_reg[11]_i_809/CO[3]
                         net (fo=1, routed)           0.000    27.474    wavelet_resampler_1/y_reg_reg[11]_i_809_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.588 r  wavelet_resampler_1/y_reg_reg[11]_i_803/CO[3]
                         net (fo=1, routed)           0.000    27.588    wavelet_resampler_1/y_reg_reg[11]_i_803_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.702 r  wavelet_resampler_1/y_reg_reg[11]_i_782/CO[3]
                         net (fo=1, routed)           0.000    27.702    wavelet_resampler_1/y_reg_reg[11]_i_782_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.973 r  wavelet_resampler_1/y_reg_reg[11]_i_756/CO[0]
                         net (fo=30, routed)          0.824    28.797    wavelet_resampler_1/y_reg_reg[11]_i_756_n_3
    SLICE_X61Y41         LUT5 (Prop_lut5_I0_O)        0.373    29.170 r  wavelet_resampler_1/y_reg[11]_i_823/O
                         net (fo=1, routed)           0.000    29.170    wavelet_resampler_1/y_reg[11]_i_823_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.720 r  wavelet_resampler_1/y_reg_reg[11]_i_789/CO[3]
                         net (fo=1, routed)           0.000    29.720    wavelet_resampler_1/y_reg_reg[11]_i_789_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.834 r  wavelet_resampler_1/y_reg_reg[11]_i_784/CO[3]
                         net (fo=1, routed)           0.000    29.834    wavelet_resampler_1/y_reg_reg[11]_i_784_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.948 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    29.948    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.062 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    30.062    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.176 r  wavelet_resampler_1/y_reg_reg[11]_i_755/CO[3]
                         net (fo=1, routed)           0.000    30.176    wavelet_resampler_1/y_reg_reg[11]_i_755_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.333 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[1]
                         net (fo=32, routed)          0.907    31.239    wavelet_resampler_1/y_reg_reg[11]_i_728_n_2
    SLICE_X60Y43         LUT5 (Prop_lut5_I0_O)        0.329    31.568 r  wavelet_resampler_1/y_reg[11]_i_797/O
                         net (fo=1, routed)           0.000    31.568    wavelet_resampler_1/y_reg[11]_i_797_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.101 r  wavelet_resampler_1/y_reg_reg[11]_i_764/CO[3]
                         net (fo=1, routed)           0.000    32.101    wavelet_resampler_1/y_reg_reg[11]_i_764_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.218 r  wavelet_resampler_1/y_reg_reg[11]_i_759/CO[3]
                         net (fo=1, routed)           0.000    32.218    wavelet_resampler_1/y_reg_reg[11]_i_759_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.335 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000    32.335    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.452 r  wavelet_resampler_1/y_reg_reg[11]_i_750/CO[3]
                         net (fo=1, routed)           0.000    32.452    wavelet_resampler_1/y_reg_reg[11]_i_750_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.569 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    32.569    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.798 r  wavelet_resampler_1/y_reg_reg[11]_i_695/CO[2]
                         net (fo=34, routed)          0.494    33.292    wavelet_resampler_1/y_reg_reg[11]_i_695_n_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I0_O)        0.310    33.602 r  wavelet_resampler_1/y_reg[11]_i_772/O
                         net (fo=1, routed)           0.000    33.602    wavelet_resampler_1/y_reg[11]_i_772_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.152 r  wavelet_resampler_1/y_reg_reg[11]_i_737/CO[3]
                         net (fo=1, routed)           0.000    34.152    wavelet_resampler_1/y_reg_reg[11]_i_737_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.266 r  wavelet_resampler_1/y_reg_reg[11]_i_732/CO[3]
                         net (fo=1, routed)           0.000    34.266    wavelet_resampler_1/y_reg_reg[11]_i_732_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.380 r  wavelet_resampler_1/y_reg_reg[11]_i_731/CO[3]
                         net (fo=1, routed)           0.001    34.381    wavelet_resampler_1/y_reg_reg[11]_i_731_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.495 r  wavelet_resampler_1/y_reg_reg[11]_i_722/CO[3]
                         net (fo=1, routed)           0.000    34.495    wavelet_resampler_1/y_reg_reg[11]_i_722_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.609 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.000    34.609    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.723 r  wavelet_resampler_1/y_reg_reg[11]_i_664/CO[3]
                         net (fo=36, routed)          1.174    35.897    wavelet_resampler_1/y_reg_reg[11]_i_664_n_0
    SLICE_X62Y46         LUT5 (Prop_lut5_I0_O)        0.124    36.021 r  wavelet_resampler_1/y_reg[11]_i_745/O
                         net (fo=1, routed)           0.000    36.021    wavelet_resampler_1/y_reg[11]_i_745_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.571 r  wavelet_resampler_1/y_reg_reg[11]_i_705/CO[3]
                         net (fo=1, routed)           0.000    36.571    wavelet_resampler_1/y_reg_reg[11]_i_705_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.685 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[3]
                         net (fo=1, routed)           0.000    36.685    wavelet_resampler_1/y_reg_reg[11]_i_700_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    36.799    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  wavelet_resampler_1/y_reg_reg[11]_i_689/CO[3]
                         net (fo=1, routed)           0.001    36.914    wavelet_resampler_1/y_reg_reg[11]_i_689_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.028 r  wavelet_resampler_1/y_reg_reg[11]_i_663/CO[3]
                         net (fo=1, routed)           0.000    37.028    wavelet_resampler_1/y_reg_reg[11]_i_663_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.142 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[3]
                         net (fo=1, routed)           0.000    37.142    wavelet_resampler_1/y_reg_reg[11]_i_638_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.413 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[0]
                         net (fo=38, routed)          1.011    38.424    wavelet_resampler_1/y_reg_reg[11]_i_607_n_3
    SLICE_X63Y47         LUT5 (Prop_lut5_I0_O)        0.373    38.797 r  wavelet_resampler_1/y_reg[11]_i_713/O
                         net (fo=1, routed)           0.000    38.797    wavelet_resampler_1/y_reg[11]_i_713_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.347 r  wavelet_resampler_1/y_reg_reg[11]_i_675/CO[3]
                         net (fo=1, routed)           0.000    39.347    wavelet_resampler_1/y_reg_reg[11]_i_675_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.461 r  wavelet_resampler_1/y_reg_reg[11]_i_670/CO[3]
                         net (fo=1, routed)           0.000    39.461    wavelet_resampler_1/y_reg_reg[11]_i_670_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.575 r  wavelet_resampler_1/y_reg_reg[11]_i_669/CO[3]
                         net (fo=1, routed)           0.001    39.576    wavelet_resampler_1/y_reg_reg[11]_i_669_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.690 r  wavelet_resampler_1/y_reg_reg[11]_i_658/CO[3]
                         net (fo=1, routed)           0.000    39.690    wavelet_resampler_1/y_reg_reg[11]_i_658_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.804 r  wavelet_resampler_1/y_reg_reg[11]_i_633/CO[3]
                         net (fo=1, routed)           0.000    39.804    wavelet_resampler_1/y_reg_reg[11]_i_633_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.918 r  wavelet_resampler_1/y_reg_reg[11]_i_606/CO[3]
                         net (fo=1, routed)           0.000    39.918    wavelet_resampler_1/y_reg_reg[11]_i_606_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.075 r  wavelet_resampler_1/y_reg_reg[11]_i_570/CO[1]
                         net (fo=40, routed)          0.863    40.938    wavelet_resampler_1/y_reg_reg[11]_i_570_n_2
    SLICE_X59Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.723 r  wavelet_resampler_1/y_reg_reg[11]_i_645/CO[3]
                         net (fo=1, routed)           0.001    41.724    wavelet_resampler_1/y_reg_reg[11]_i_645_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.838 r  wavelet_resampler_1/y_reg_reg[11]_i_640/CO[3]
                         net (fo=1, routed)           0.000    41.838    wavelet_resampler_1/y_reg_reg[11]_i_640_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.952 r  wavelet_resampler_1/y_reg_reg[11]_i_639/CO[3]
                         net (fo=1, routed)           0.000    41.952    wavelet_resampler_1/y_reg_reg[11]_i_639_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.066 r  wavelet_resampler_1/y_reg_reg[11]_i_628/CO[3]
                         net (fo=1, routed)           0.000    42.066    wavelet_resampler_1/y_reg_reg[11]_i_628_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.180 r  wavelet_resampler_1/y_reg_reg[11]_i_601/CO[3]
                         net (fo=1, routed)           0.000    42.180    wavelet_resampler_1/y_reg_reg[11]_i_601_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.294 r  wavelet_resampler_1/y_reg_reg[11]_i_569/CO[3]
                         net (fo=1, routed)           0.000    42.294    wavelet_resampler_1/y_reg_reg[11]_i_569_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.522 r  wavelet_resampler_1/y_reg_reg[11]_i_535/CO[2]
                         net (fo=42, routed)          0.718    43.240    wavelet_resampler_1/y_reg_reg[11]_i_535_n_1
    SLICE_X58Y51         LUT5 (Prop_lut5_I0_O)        0.313    43.553 r  wavelet_resampler_1/y_reg[11]_i_653/O
                         net (fo=1, routed)           0.000    43.553    wavelet_resampler_1/y_reg[11]_i_653_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.103 r  wavelet_resampler_1/y_reg_reg[11]_i_615/CO[3]
                         net (fo=1, routed)           0.000    44.103    wavelet_resampler_1/y_reg_reg[11]_i_615_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.217 r  wavelet_resampler_1/y_reg_reg[11]_i_610/CO[3]
                         net (fo=1, routed)           0.000    44.217    wavelet_resampler_1/y_reg_reg[11]_i_610_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.331 r  wavelet_resampler_1/y_reg_reg[11]_i_609/CO[3]
                         net (fo=1, routed)           0.000    44.331    wavelet_resampler_1/y_reg_reg[11]_i_609_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.445 r  wavelet_resampler_1/y_reg_reg[11]_i_596/CO[3]
                         net (fo=1, routed)           0.000    44.445    wavelet_resampler_1/y_reg_reg[11]_i_596_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.559 r  wavelet_resampler_1/y_reg_reg[11]_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.559    wavelet_resampler_1/y_reg_reg[11]_i_564_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.673 r  wavelet_resampler_1/y_reg_reg[11]_i_534/CO[3]
                         net (fo=1, routed)           0.000    44.673    wavelet_resampler_1/y_reg_reg[11]_i_534_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.787 r  wavelet_resampler_1/y_reg_reg[11]_i_500/CO[3]
                         net (fo=44, routed)          1.306    46.094    wavelet_resampler_1/y_reg_reg[11]_i_500_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124    46.218 r  wavelet_resampler_1/y_reg[11]_i_623/O
                         net (fo=1, routed)           0.000    46.218    wavelet_resampler_1/y_reg[11]_i_623_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.768 r  wavelet_resampler_1/y_reg_reg[11]_i_579/CO[3]
                         net (fo=1, routed)           0.000    46.768    wavelet_resampler_1/y_reg_reg[11]_i_579_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.882 r  wavelet_resampler_1/y_reg_reg[11]_i_574/CO[3]
                         net (fo=1, routed)           0.000    46.882    wavelet_resampler_1/y_reg_reg[11]_i_574_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.996 r  wavelet_resampler_1/y_reg_reg[11]_i_573/CO[3]
                         net (fo=1, routed)           0.000    46.996    wavelet_resampler_1/y_reg_reg[11]_i_573_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.110 r  wavelet_resampler_1/y_reg_reg[11]_i_559/CO[3]
                         net (fo=1, routed)           0.000    47.110    wavelet_resampler_1/y_reg_reg[11]_i_559_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.224 r  wavelet_resampler_1/y_reg_reg[11]_i_529/CO[3]
                         net (fo=1, routed)           0.000    47.224    wavelet_resampler_1/y_reg_reg[11]_i_529_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.338 r  wavelet_resampler_1/y_reg_reg[11]_i_499/CO[3]
                         net (fo=1, routed)           0.000    47.338    wavelet_resampler_1/y_reg_reg[11]_i_499_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.452 r  wavelet_resampler_1/y_reg_reg[11]_i_465/CO[3]
                         net (fo=1, routed)           0.000    47.452    wavelet_resampler_1/y_reg_reg[11]_i_465_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.723 r  wavelet_resampler_1/y_reg_reg[11]_i_420/CO[0]
                         net (fo=46, routed)          1.038    48.760    wavelet_resampler_1/y_reg_reg[11]_i_420_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I0_O)        0.373    49.133 r  wavelet_resampler_1/y_reg[11]_i_587/O
                         net (fo=1, routed)           0.000    49.133    wavelet_resampler_1/y_reg[11]_i_587_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.666 r  wavelet_resampler_1/y_reg_reg[11]_i_545/CO[3]
                         net (fo=1, routed)           0.000    49.666    wavelet_resampler_1/y_reg_reg[11]_i_545_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.783 r  wavelet_resampler_1/y_reg_reg[11]_i_540/CO[3]
                         net (fo=1, routed)           0.000    49.783    wavelet_resampler_1/y_reg_reg[11]_i_540_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.900 r  wavelet_resampler_1/y_reg_reg[11]_i_539/CO[3]
                         net (fo=1, routed)           0.000    49.900    wavelet_resampler_1/y_reg_reg[11]_i_539_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.017 r  wavelet_resampler_1/y_reg_reg[11]_i_524/CO[3]
                         net (fo=1, routed)           0.000    50.017    wavelet_resampler_1/y_reg_reg[11]_i_524_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.134 r  wavelet_resampler_1/y_reg_reg[11]_i_494/CO[3]
                         net (fo=1, routed)           0.000    50.134    wavelet_resampler_1/y_reg_reg[11]_i_494_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.251 r  wavelet_resampler_1/y_reg_reg[11]_i_460/CO[3]
                         net (fo=1, routed)           0.000    50.251    wavelet_resampler_1/y_reg_reg[11]_i_460_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.368 r  wavelet_resampler_1/y_reg_reg[11]_i_419/CO[3]
                         net (fo=1, routed)           0.000    50.368    wavelet_resampler_1/y_reg_reg[11]_i_419_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.525 r  wavelet_resampler_1/y_reg_reg[11]_i_368/CO[1]
                         net (fo=48, routed)          0.843    51.368    wavelet_resampler_1/y_reg_reg[11]_i_368_n_2
    SLICE_X53Y58         LUT5 (Prop_lut5_I0_O)        0.332    51.700 r  wavelet_resampler_1/y_reg[11]_i_553/O
                         net (fo=1, routed)           0.000    51.700    wavelet_resampler_1/y_reg[11]_i_553_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.250 r  wavelet_resampler_1/y_reg_reg[11]_i_511/CO[3]
                         net (fo=1, routed)           0.000    52.250    wavelet_resampler_1/y_reg_reg[11]_i_511_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  wavelet_resampler_1/y_reg_reg[11]_i_506/CO[3]
                         net (fo=1, routed)           0.000    52.364    wavelet_resampler_1/y_reg_reg[11]_i_506_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.478 r  wavelet_resampler_1/y_reg_reg[11]_i_505/CO[3]
                         net (fo=1, routed)           0.000    52.478    wavelet_resampler_1/y_reg_reg[11]_i_505_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.592 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    52.592    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.706 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    52.706    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.820 r  wavelet_resampler_1/y_reg_reg[11]_i_414/CO[3]
                         net (fo=1, routed)           0.000    52.820    wavelet_resampler_1/y_reg_reg[11]_i_414_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.934 r  wavelet_resampler_1/y_reg_reg[11]_i_367/CO[3]
                         net (fo=1, routed)           0.000    52.934    wavelet_resampler_1/y_reg_reg[11]_i_367_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.162 r  wavelet_resampler_1/y_reg_reg[11]_i_303/CO[2]
                         net (fo=50, routed)          0.740    53.903    wavelet_resampler_1/y_reg_reg[11]_i_303_n_1
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.313    54.216 r  wavelet_resampler_1/y_reg[11]_i_519/O
                         net (fo=1, routed)           0.000    54.216    wavelet_resampler_1/y_reg[11]_i_519_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.749 r  wavelet_resampler_1/y_reg_reg[11]_i_476/CO[3]
                         net (fo=1, routed)           0.000    54.749    wavelet_resampler_1/y_reg_reg[11]_i_476_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.866 r  wavelet_resampler_1/y_reg_reg[11]_i_471/CO[3]
                         net (fo=1, routed)           0.000    54.866    wavelet_resampler_1/y_reg_reg[11]_i_471_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.983 r  wavelet_resampler_1/y_reg_reg[11]_i_470/CO[3]
                         net (fo=1, routed)           0.000    54.983    wavelet_resampler_1/y_reg_reg[11]_i_470_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.100 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    55.100    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.217 r  wavelet_resampler_1/y_reg_reg[11]_i_409/CO[3]
                         net (fo=1, routed)           0.000    55.217    wavelet_resampler_1/y_reg_reg[11]_i_409_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.334 r  wavelet_resampler_1/y_reg_reg[11]_i_362/CO[3]
                         net (fo=1, routed)           0.000    55.334    wavelet_resampler_1/y_reg_reg[11]_i_362_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.451 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    55.451    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.568 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=52, routed)          1.039    56.607    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124    56.731 r  wavelet_resampler_1/y_reg[11]_i_484/O
                         net (fo=1, routed)           0.000    56.731    wavelet_resampler_1/y_reg[11]_i_484_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.281 r  wavelet_resampler_1/y_reg_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    57.281    wavelet_resampler_1/y_reg_reg[11]_i_433_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.395 r  wavelet_resampler_1/y_reg_reg[11]_i_428/CO[3]
                         net (fo=1, routed)           0.000    57.395    wavelet_resampler_1/y_reg_reg[11]_i_428_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.509 r  wavelet_resampler_1/y_reg_reg[11]_i_427/CO[3]
                         net (fo=1, routed)           0.000    57.509    wavelet_resampler_1/y_reg_reg[11]_i_427_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  wavelet_resampler_1/y_reg_reg[11]_i_404/CO[3]
                         net (fo=1, routed)           0.000    57.623    wavelet_resampler_1/y_reg_reg[11]_i_404_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.737 r  wavelet_resampler_1/y_reg_reg[11]_i_357/CO[3]
                         net (fo=1, routed)           0.000    57.737    wavelet_resampler_1/y_reg_reg[11]_i_357_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.851 r  wavelet_resampler_1/y_reg_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    57.851    wavelet_resampler_1/y_reg_reg[11]_i_297_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.965 r  wavelet_resampler_1/y_reg_reg[11]_i_241/CO[3]
                         net (fo=1, routed)           0.000    57.965    wavelet_resampler_1/y_reg_reg[11]_i_241_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.079 r  wavelet_resampler_1/y_reg_reg[11]_i_199/CO[3]
                         net (fo=1, routed)           0.009    58.088    wavelet_resampler_1/y_reg_reg[11]_i_199_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.359 r  wavelet_resampler_1/y_reg_reg[11]_i_157/CO[0]
                         net (fo=54, routed)          0.739    59.098    wavelet_resampler_1/y_reg_reg[11]_i_157_n_3
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.373    59.471 r  wavelet_resampler_1/y_reg[11]_i_441/O
                         net (fo=1, routed)           0.000    59.471    wavelet_resampler_1/y_reg[11]_i_441_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.004 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.009    60.013    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.130 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    60.130    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.247 r  wavelet_resampler_1/y_reg_reg[11]_i_384/CO[3]
                         net (fo=1, routed)           0.000    60.247    wavelet_resampler_1/y_reg_reg[11]_i_384_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.364 r  wavelet_resampler_1/y_reg_reg[11]_i_352/CO[3]
                         net (fo=1, routed)           0.000    60.364    wavelet_resampler_1/y_reg_reg[11]_i_352_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.481 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    60.481    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.598 r  wavelet_resampler_1/y_reg_reg[11]_i_236/CO[3]
                         net (fo=1, routed)           0.000    60.598    wavelet_resampler_1/y_reg_reg[11]_i_236_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.715 r  wavelet_resampler_1/y_reg_reg[11]_i_194/CO[3]
                         net (fo=1, routed)           0.000    60.715    wavelet_resampler_1/y_reg_reg[11]_i_194_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.832 r  wavelet_resampler_1/y_reg_reg[11]_i_156/CO[3]
                         net (fo=1, routed)           0.000    60.832    wavelet_resampler_1/y_reg_reg[11]_i_156_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.989 r  wavelet_resampler_1/y_reg_reg[11]_i_118/CO[1]
                         net (fo=56, routed)          0.782    61.771    wavelet_resampler_1/y_reg_reg[11]_i_118_n_2
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.332    62.103 r  wavelet_resampler_1/y_reg[11]_i_398/O
                         net (fo=1, routed)           0.000    62.103    wavelet_resampler_1/y_reg[11]_i_398_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.636 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    62.636    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.753 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    62.753    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.870 r  wavelet_resampler_1/y_reg_reg[11]_i_333/CO[3]
                         net (fo=1, routed)           0.000    62.870    wavelet_resampler_1/y_reg_reg[11]_i_333_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.987 r  wavelet_resampler_1/y_reg_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.000    62.987    wavelet_resampler_1/y_reg_reg[11]_i_287_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.104 r  wavelet_resampler_1/y_reg_reg[11]_i_231/CO[3]
                         net (fo=1, routed)           0.000    63.104    wavelet_resampler_1/y_reg_reg[11]_i_231_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.221 r  wavelet_resampler_1/y_reg_reg[11]_i_189/CO[3]
                         net (fo=1, routed)           0.000    63.221    wavelet_resampler_1/y_reg_reg[11]_i_189_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.338 r  wavelet_resampler_1/y_reg_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    63.338    wavelet_resampler_1/y_reg_reg[11]_i_151_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.455 r  wavelet_resampler_1/y_reg_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    63.455    wavelet_resampler_1/y_reg_reg[11]_i_117_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.684 r  wavelet_resampler_1/y_reg_reg[11]_i_83/CO[2]
                         net (fo=58, routed)          0.686    64.369    wavelet_resampler_1/y_reg_reg[11]_i_83_n_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.310    64.679 r  wavelet_resampler_1/y_reg[11]_i_347/O
                         net (fo=1, routed)           0.000    64.679    wavelet_resampler_1/y_reg[11]_i_347_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.229 r  wavelet_resampler_1/y_reg_reg[11]_i_274/CO[3]
                         net (fo=1, routed)           0.000    65.229    wavelet_resampler_1/y_reg_reg[11]_i_274_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.343 r  wavelet_resampler_1/y_reg_reg[11]_i_269/CO[3]
                         net (fo=1, routed)           0.000    65.343    wavelet_resampler_1/y_reg_reg[11]_i_269_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.457 r  wavelet_resampler_1/y_reg_reg[11]_i_268/CO[3]
                         net (fo=1, routed)           0.000    65.457    wavelet_resampler_1/y_reg_reg[11]_i_268_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.571 r  wavelet_resampler_1/y_reg_reg[11]_i_226/CO[3]
                         net (fo=1, routed)           0.000    65.571    wavelet_resampler_1/y_reg_reg[11]_i_226_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.685 r  wavelet_resampler_1/y_reg_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000    65.685    wavelet_resampler_1/y_reg_reg[11]_i_184_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.799 r  wavelet_resampler_1/y_reg_reg[11]_i_146/CO[3]
                         net (fo=1, routed)           0.000    65.799    wavelet_resampler_1/y_reg_reg[11]_i_146_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.913 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000    65.913    wavelet_resampler_1/y_reg_reg[11]_i_112_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.027 r  wavelet_resampler_1/y_reg_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    66.027    wavelet_resampler_1/y_reg_reg[11]_i_82_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.141 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=60, routed)          1.214    67.355    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X52Y88         LUT5 (Prop_lut5_I0_O)        0.124    67.479 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    67.479    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.012 r  wavelet_resampler_1/y_reg_reg[11]_i_263/CO[3]
                         net (fo=1, routed)           0.000    68.012    wavelet_resampler_1/y_reg_reg[11]_i_263_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.129 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    68.129    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.246 r  wavelet_resampler_1/y_reg_reg[11]_i_216/CO[3]
                         net (fo=1, routed)           0.000    68.246    wavelet_resampler_1/y_reg_reg[11]_i_216_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.363 r  wavelet_resampler_1/y_reg_reg[11]_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.363    wavelet_resampler_1/y_reg_reg[11]_i_179_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.480 r  wavelet_resampler_1/y_reg_reg[11]_i_141/CO[3]
                         net (fo=1, routed)           0.000    68.480    wavelet_resampler_1/y_reg_reg[11]_i_141_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.597 r  wavelet_resampler_1/y_reg_reg[11]_i_107/CO[3]
                         net (fo=1, routed)           0.000    68.597    wavelet_resampler_1/y_reg_reg[11]_i_107_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.714 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    68.714    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.831 r  wavelet_resampler_1/y_reg_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.831    wavelet_resampler_1/y_reg_reg[11]_i_51_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.948 r  wavelet_resampler_1/y_reg_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.948    wavelet_resampler_1/y_reg_reg[11]_i_30_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    69.202 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[0]
                         net (fo=62, routed)          1.002    70.204    wavelet_resampler_1/y_reg_reg[11]_i_12_n_3
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.367    70.571 r  wavelet_resampler_1/y_reg[11]_i_325/O
                         net (fo=1, routed)           0.000    70.571    wavelet_resampler_1/y_reg[11]_i_325_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.121 r  wavelet_resampler_1/y_reg_reg[11]_i_262/CO[3]
                         net (fo=1, routed)           0.000    71.121    wavelet_resampler_1/y_reg_reg[11]_i_262_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.235 r  wavelet_resampler_1/y_reg_reg[11]_i_215/CO[3]
                         net (fo=1, routed)           0.000    71.235    wavelet_resampler_1/y_reg_reg[11]_i_215_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.349 r  wavelet_resampler_1/y_reg_reg[11]_i_174/CO[3]
                         net (fo=1, routed)           0.000    71.349    wavelet_resampler_1/y_reg_reg[11]_i_174_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.463 r  wavelet_resampler_1/y_reg_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    71.463    wavelet_resampler_1/y_reg_reg[11]_i_136_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.577 r  wavelet_resampler_1/y_reg_reg[11]_i_102/CO[3]
                         net (fo=1, routed)           0.000    71.577    wavelet_resampler_1/y_reg_reg[11]_i_102_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.691 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    71.691    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.805 r  wavelet_resampler_1/y_reg_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    71.805    wavelet_resampler_1/y_reg_reg[11]_i_46_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.919 r  wavelet_resampler_1/y_reg_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    71.920    wavelet_resampler_1/y_reg_reg[11]_i_25_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.034 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.034    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.191 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[1]
                         net (fo=65, routed)          0.992    73.183    wavelet_resampler_1/y_reg_reg[11]_i_7_n_2
    SLICE_X50Y94         LUT5 (Prop_lut5_I0_O)        0.329    73.512 r  wavelet_resampler_1/y_reg[11]_i_374/O
                         net (fo=1, routed)           0.000    73.512    wavelet_resampler_1/y_reg[11]_i_374_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.045 r  wavelet_resampler_1/y_reg_reg[11]_i_307/CO[3]
                         net (fo=1, routed)           0.000    74.045    wavelet_resampler_1/y_reg_reg[11]_i_307_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.162 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    74.162    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.279 r  wavelet_resampler_1/y_reg_reg[11]_i_200/CO[3]
                         net (fo=1, routed)           0.000    74.279    wavelet_resampler_1/y_reg_reg[11]_i_200_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.396 r  wavelet_resampler_1/y_reg_reg[11]_i_159/CO[3]
                         net (fo=1, routed)           0.000    74.396    wavelet_resampler_1/y_reg_reg[11]_i_159_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.513 r  wavelet_resampler_1/y_reg_reg[11]_i_121/CO[3]
                         net (fo=1, routed)           0.000    74.513    wavelet_resampler_1/y_reg_reg[11]_i_121_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.630 r  wavelet_resampler_1/y_reg_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.001    74.631    wavelet_resampler_1/y_reg_reg[11]_i_87_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.747 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    74.747    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.864 r  wavelet_resampler_1/y_reg_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.864    wavelet_resampler_1/y_reg_reg[11]_i_31_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.981 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    74.981    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.210 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[2]
                         net (fo=67, routed)          0.750    75.961    wavelet_resampler_1/y_reg_reg[11]_i_8_n_1
    SLICE_X49Y101        LUT5 (Prop_lut5_I0_O)        0.310    76.271 r  wavelet_resampler_1/y_reg[11]_i_378/O
                         net (fo=1, routed)           0.000    76.271    wavelet_resampler_1/y_reg[11]_i_378_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.821 r  wavelet_resampler_1/y_reg_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    76.821    wavelet_resampler_1/y_reg_reg[11]_i_312_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.935 r  wavelet_resampler_1/y_reg_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    76.935    wavelet_resampler_1/y_reg_reg[11]_i_252_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.049 r  wavelet_resampler_1/y_reg_reg[11]_i_205/CO[3]
                         net (fo=1, routed)           0.000    77.049    wavelet_resampler_1/y_reg_reg[11]_i_205_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.163 r  wavelet_resampler_1/y_reg_reg[11]_i_164/CO[3]
                         net (fo=1, routed)           0.000    77.163    wavelet_resampler_1/y_reg_reg[11]_i_164_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.277 r  wavelet_resampler_1/y_reg_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000    77.277    wavelet_resampler_1/y_reg_reg[11]_i_126_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.391 r  wavelet_resampler_1/y_reg_reg[11]_i_92/CO[3]
                         net (fo=1, routed)           0.000    77.391    wavelet_resampler_1/y_reg_reg[11]_i_92_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.505 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.505    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.619 r  wavelet_resampler_1/y_reg_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.619    wavelet_resampler_1/y_reg_reg[11]_i_36_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.733 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.733    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    77.961 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=67, routed)          0.698    78.659    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X50Y108        LUT5 (Prop_lut5_I0_O)        0.313    78.972 r  wavelet_resampler_1/y_reg[11]_i_382/O
                         net (fo=1, routed)           0.000    78.972    wavelet_resampler_1/y_reg[11]_i_382_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.505 r  wavelet_resampler_1/y_reg_reg[11]_i_317/CO[3]
                         net (fo=1, routed)           0.000    79.505    wavelet_resampler_1/y_reg_reg[11]_i_317_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.622 r  wavelet_resampler_1/y_reg_reg[11]_i_257/CO[3]
                         net (fo=1, routed)           0.000    79.622    wavelet_resampler_1/y_reg_reg[11]_i_257_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.739 r  wavelet_resampler_1/y_reg_reg[11]_i_210/CO[3]
                         net (fo=1, routed)           0.000    79.739    wavelet_resampler_1/y_reg_reg[11]_i_210_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.856 r  wavelet_resampler_1/y_reg_reg[11]_i_169/CO[3]
                         net (fo=1, routed)           0.000    79.856    wavelet_resampler_1/y_reg_reg[11]_i_169_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.973 r  wavelet_resampler_1/y_reg_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    79.973    wavelet_resampler_1/y_reg_reg[11]_i_131_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.090 r  wavelet_resampler_1/y_reg_reg[11]_i_97/CO[3]
                         net (fo=1, routed)           0.000    80.090    wavelet_resampler_1/y_reg_reg[11]_i_97_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.207 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    80.207    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.324 r  wavelet_resampler_1/y_reg_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.324    wavelet_resampler_1/y_reg_reg[11]_i_41_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.441 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    80.441    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.670 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=67, routed)          0.736    81.405    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X51Y114        LUT5 (Prop_lut5_I0_O)        0.310    81.715 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    81.715    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.265 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    82.265    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.379 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    82.379    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.493 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    82.493    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.607 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    82.607    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.721 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.721    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.835 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.835    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.949 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.949    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.063 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.063    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.177 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.177    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.405 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=67, routed)          0.697    84.102    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X52Y121        LUT5 (Prop_lut5_I0_O)        0.313    84.415 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    84.415    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.948 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.948    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.065 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    85.065    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.182 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.182    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.299 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.009    85.308    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.425 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.425    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.542 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    85.542    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.659 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    85.659    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.776 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.776    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.893 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.893    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    86.122 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=67, routed)          0.721    86.843    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X50Y128        LUT5 (Prop_lut5_I0_O)        0.310    87.153 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    87.153    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.686 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    87.686    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.803 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    87.803    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X50Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.920 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.920    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X50Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.037 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    88.037    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X50Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.154 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    88.154    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.271 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    88.271    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.388 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    88.388    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.505 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.505    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.622 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.622    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    88.851 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=67, routed)          0.716    89.566    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X51Y134        LUT5 (Prop_lut5_I0_O)        0.310    89.876 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    89.876    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.426 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    90.426    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.540 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    90.540    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.654 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.654    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.768 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.768    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.882 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.882    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.996 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.996    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.110 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.110    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.224 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    91.224    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.338 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.338    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X51Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.566 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=67, routed)          0.936    92.502    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X53Y137        LUT3 (Prop_lut3_I0_O)        0.313    92.815 r  wavelet_resampler_1/y_reg[3]_i_170/O
                         net (fo=1, routed)           0.000    92.815    wavelet_resampler_1/y_reg[3]_i_170_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.347 r  wavelet_resampler_1/y_reg_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.347    wavelet_resampler_1/y_reg_reg[3]_i_146_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.461 r  wavelet_resampler_1/y_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    93.461    wavelet_resampler_1/y_reg_reg[3]_i_126_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.575 r  wavelet_resampler_1/y_reg_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    93.575    wavelet_resampler_1/y_reg_reg[3]_i_106_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.689 r  wavelet_resampler_1/y_reg_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    93.689    wavelet_resampler_1/y_reg_reg[3]_i_86_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.803 r  wavelet_resampler_1/y_reg_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.803    wavelet_resampler_1/y_reg_reg[3]_i_66_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.917 r  wavelet_resampler_1/y_reg_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.917    wavelet_resampler_1/y_reg_reg[3]_i_46_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.031 r  wavelet_resampler_1/y_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    94.031    wavelet_resampler_1/y_reg_reg[3]_i_26_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.145 r  wavelet_resampler_1/y_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.145    wavelet_resampler_1/y_reg_reg[3]_i_11_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.373 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=67, routed)          0.963    95.336    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X52Y139        LUT3 (Prop_lut3_I0_O)        0.313    95.649 r  wavelet_resampler_1/y_reg[3]_i_174/O
                         net (fo=1, routed)           0.000    95.649    wavelet_resampler_1/y_reg[3]_i_174_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.182 r  wavelet_resampler_1/y_reg_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    96.182    wavelet_resampler_1/y_reg_reg[3]_i_151_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.299 r  wavelet_resampler_1/y_reg_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    96.299    wavelet_resampler_1/y_reg_reg[3]_i_131_n_0
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.416 r  wavelet_resampler_1/y_reg_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.416    wavelet_resampler_1/y_reg_reg[3]_i_111_n_0
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.533 r  wavelet_resampler_1/y_reg_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    96.533    wavelet_resampler_1/y_reg_reg[3]_i_91_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.650 r  wavelet_resampler_1/y_reg_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    96.650    wavelet_resampler_1/y_reg_reg[3]_i_71_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.767 r  wavelet_resampler_1/y_reg_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.767    wavelet_resampler_1/y_reg_reg[3]_i_51_n_0
    SLICE_X52Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.884 r  wavelet_resampler_1/y_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    96.884    wavelet_resampler_1/y_reg_reg[3]_i_31_n_0
    SLICE_X52Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.001 r  wavelet_resampler_1/y_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.001    wavelet_resampler_1/y_reg_reg[3]_i_15_n_0
    SLICE_X52Y147        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    97.230 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=67, routed)          1.012    98.242    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X50Y138        LUT5 (Prop_lut5_I0_O)        0.310    98.552 r  wavelet_resampler_1/y_reg[3]_i_197/O
                         net (fo=1, routed)           0.000    98.552    wavelet_resampler_1/y_reg[3]_i_197_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.085 r  wavelet_resampler_1/y_reg_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    99.085    wavelet_resampler_1/y_reg_reg[3]_i_176_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.202 r  wavelet_resampler_1/y_reg_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    99.202    wavelet_resampler_1/y_reg_reg[3]_i_156_n_0
    SLICE_X50Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.319 r  wavelet_resampler_1/y_reg_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    99.319    wavelet_resampler_1/y_reg_reg[3]_i_136_n_0
    SLICE_X50Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.436 r  wavelet_resampler_1/y_reg_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    99.436    wavelet_resampler_1/y_reg_reg[3]_i_116_n_0
    SLICE_X50Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.553 r  wavelet_resampler_1/y_reg_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    99.553    wavelet_resampler_1/y_reg_reg[3]_i_96_n_0
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.670 r  wavelet_resampler_1/y_reg_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    99.670    wavelet_resampler_1/y_reg_reg[3]_i_76_n_0
    SLICE_X50Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.787 r  wavelet_resampler_1/y_reg_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    99.787    wavelet_resampler_1/y_reg_reg[3]_i_56_n_0
    SLICE_X50Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.904 r  wavelet_resampler_1/y_reg_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.904    wavelet_resampler_1/y_reg_reg[3]_i_36_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.021 r  wavelet_resampler_1/y_reg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000   100.021    wavelet_resampler_1/y_reg_reg[3]_i_19_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.250 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[2]
                         net (fo=67, routed)          0.992   101.242    wavelet_resampler_1/y_reg_reg[3]_i_9_n_1
    SLICE_X49Y138        LUT5 (Prop_lut5_I0_O)        0.310   101.552 r  wavelet_resampler_1/y_reg[3]_i_200/O
                         net (fo=1, routed)           0.000   101.552    wavelet_resampler_1/y_reg[3]_i_200_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.102 r  wavelet_resampler_1/y_reg_reg[3]_i_181/CO[3]
                         net (fo=1, routed)           0.000   102.102    wavelet_resampler_1/y_reg_reg[3]_i_181_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.216 r  wavelet_resampler_1/y_reg_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.000   102.216    wavelet_resampler_1/y_reg_reg[3]_i_161_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  wavelet_resampler_1/y_reg_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000   102.330    wavelet_resampler_1/y_reg_reg[3]_i_141_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  wavelet_resampler_1/y_reg_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000   102.444    wavelet_resampler_1/y_reg_reg[3]_i_121_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.558 r  wavelet_resampler_1/y_reg_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000   102.558    wavelet_resampler_1/y_reg_reg[3]_i_101_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.672 r  wavelet_resampler_1/y_reg_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000   102.672    wavelet_resampler_1/y_reg_reg[3]_i_81_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.786 r  wavelet_resampler_1/y_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.786    wavelet_resampler_1/y_reg_reg[3]_i_61_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.900 r  wavelet_resampler_1/y_reg_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000   102.900    wavelet_resampler_1/y_reg_reg[3]_i_41_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.014 r  wavelet_resampler_1/y_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.014    wavelet_resampler_1/y_reg_reg[3]_i_23_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.171 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[1]
                         net (fo=1, routed)           0.610   103.781    wavelet_resampler_1/y_reg_reg[3]_i_10_n_2
    SLICE_X48Y147        LUT4 (Prop_lut4_I3_O)        0.329   104.110 r  wavelet_resampler_1/y_reg[3]_i_6/O
                         net (fo=1, routed)           0.000   104.110    wavelet_resampler_1/y_reg[3]_i_6_n_0
    SLICE_X48Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   104.642 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.642    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   104.976 r  wavelet_resampler_1/y_reg_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000   104.976    wavelet_resampler_1/y_reg_reg[7]_i_1_n_6
    SLICE_X48Y148        FDRE                                         r  wavelet_resampler_1/y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.610    14.981    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y148        FDRE                                         r  wavelet_resampler_1/y_reg_reg[5]/C
                         clock pessimism              0.180    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.062    15.188    wavelet_resampler_1/y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                        -104.977    
  -------------------------------------------------------------------
                         slack                                -89.788    

Slack (VIOLATED) :        -89.767ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        99.742ns  (logic 65.150ns (65.318%)  route 34.592ns (34.682%))
  Logic Levels:           332  (CARRY4=294 LUT1=1 LUT3=3 LUT4=2 LUT5=32)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.662     5.213    wavelet_resampler_1/CLK100MHZ
    DSP48_X1Y16          DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.647 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.777     6.424    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X55Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.548 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.189     6.737    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.332 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.332    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  wavelet_resampler_1/y_reg_reg[11]_i_422/CO[3]
                         net (fo=1, routed)           0.000     7.449    wavelet_resampler_1/y_reg_reg[11]_i_422_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  wavelet_resampler_1/y_reg_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000     7.566    wavelet_resampler_1/y_reg_reg[11]_i_383_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  wavelet_resampler_1/y_reg_reg[11]_i_399/CO[3]
                         net (fo=1, routed)           0.000     7.683    wavelet_resampler_1/y_reg_reg[11]_i_399_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  wavelet_resampler_1/y_reg_reg[11]_i_554/CO[3]
                         net (fo=1, routed)           0.000     7.800    wavelet_resampler_1/y_reg_reg[11]_i_554_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  wavelet_resampler_1/y_reg_reg[11]_i_684/CO[3]
                         net (fo=1, routed)           0.000     7.917    wavelet_resampler_1/y_reg_reg[11]_i_684_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  wavelet_resampler_1/y_reg_reg[11]_i_798/CO[3]
                         net (fo=1, routed)           0.000     8.034    wavelet_resampler_1/y_reg_reg[11]_i_798_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  wavelet_resampler_1/y_reg_reg[11]_i_897/CO[3]
                         net (fo=1, routed)           0.000     8.151    wavelet_resampler_1/y_reg_reg[11]_i_897_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  wavelet_resampler_1/y_reg_reg[11]_i_979/CO[3]
                         net (fo=2, routed)           1.043     9.311    wavelet_resampler_1/y_reg_reg[11]_i_979_n_0
    SLICE_X55Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.435 r  wavelet_resampler_1/y_reg[11]_i_1020/O
                         net (fo=1, routed)           0.000     9.435    wavelet_resampler_1/y_reg[11]_i_1020_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.967 r  wavelet_resampler_1/y_reg_reg[11]_i_987/CO[3]
                         net (fo=1, routed)           0.000     9.967    wavelet_resampler_1/y_reg_reg[11]_i_987_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  wavelet_resampler_1/y_reg_reg[11]_i_982/CO[3]
                         net (fo=1, routed)           0.000    10.081    wavelet_resampler_1/y_reg_reg[11]_i_982_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  wavelet_resampler_1/y_reg_reg[11]_i_980/CO[3]
                         net (fo=14, routed)          0.905    11.099    wavelet_resampler_1/y_reg_reg[11]_i_980_n_0
    SLICE_X53Y43         LUT4 (Prop_lut4_I0_O)        0.124    11.223 r  wavelet_resampler_1/y_reg[11]_i_995/O
                         net (fo=1, routed)           0.000    11.223    wavelet_resampler_1/y_reg[11]_i_995_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.773 r  wavelet_resampler_1/y_reg_reg[11]_i_970/CO[3]
                         net (fo=1, routed)           0.000    11.773    wavelet_resampler_1/y_reg_reg[11]_i_970_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  wavelet_resampler_1/y_reg_reg[11]_i_965/CO[3]
                         net (fo=1, routed)           0.000    11.887    wavelet_resampler_1/y_reg_reg[11]_i_965_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.001 r  wavelet_resampler_1/y_reg_reg[11]_i_964/CO[3]
                         net (fo=1, routed)           0.000    12.001    wavelet_resampler_1/y_reg_reg[11]_i_964_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.158 r  wavelet_resampler_1/y_reg_reg[11]_i_961/CO[1]
                         net (fo=16, routed)          0.920    13.078    wavelet_resampler_1/y_reg_reg[11]_i_961_n_2
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.329    13.407 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000    13.407    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.940 r  wavelet_resampler_1/y_reg_reg[11]_i_952/CO[3]
                         net (fo=1, routed)           0.000    13.940    wavelet_resampler_1/y_reg_reg[11]_i_952_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.057 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000    14.057    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.174 r  wavelet_resampler_1/y_reg_reg[11]_i_946/CO[3]
                         net (fo=1, routed)           0.000    14.174    wavelet_resampler_1/y_reg_reg[11]_i_946_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.403 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[2]
                         net (fo=18, routed)          0.660    15.064    wavelet_resampler_1/y_reg_reg[11]_i_942_n_1
    SLICE_X55Y45         LUT5 (Prop_lut5_I0_O)        0.310    15.374 r  wavelet_resampler_1/y_reg[11]_i_960/O
                         net (fo=1, routed)           0.000    15.374    wavelet_resampler_1/y_reg[11]_i_960_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.924 r  wavelet_resampler_1/y_reg_reg[11]_i_933/CO[3]
                         net (fo=1, routed)           0.000    15.924    wavelet_resampler_1/y_reg_reg[11]_i_933_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.038 r  wavelet_resampler_1/y_reg_reg[11]_i_928/CO[3]
                         net (fo=1, routed)           0.000    16.038    wavelet_resampler_1/y_reg_reg[11]_i_928_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.152 r  wavelet_resampler_1/y_reg_reg[11]_i_927/CO[3]
                         net (fo=1, routed)           0.000    16.152    wavelet_resampler_1/y_reg_reg[11]_i_927_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.266 r  wavelet_resampler_1/y_reg_reg[11]_i_922/CO[3]
                         net (fo=20, routed)          0.992    17.258    wavelet_resampler_1/y_reg_reg[11]_i_922_n_0
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.124    17.382 r  wavelet_resampler_1/y_reg[11]_i_941/O
                         net (fo=1, routed)           0.000    17.382    wavelet_resampler_1/y_reg[11]_i_941_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.915 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.915    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.032 r  wavelet_resampler_1/y_reg_reg[11]_i_904/CO[3]
                         net (fo=1, routed)           0.000    18.032    wavelet_resampler_1/y_reg_reg[11]_i_904_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.149 r  wavelet_resampler_1/y_reg_reg[11]_i_903/CO[3]
                         net (fo=1, routed)           0.000    18.149    wavelet_resampler_1/y_reg_reg[11]_i_903_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.266 r  wavelet_resampler_1/y_reg_reg[11]_i_902/CO[3]
                         net (fo=1, routed)           0.000    18.266    wavelet_resampler_1/y_reg_reg[11]_i_902_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.520 r  wavelet_resampler_1/y_reg_reg[11]_i_880/CO[0]
                         net (fo=22, routed)          1.046    19.565    wavelet_resampler_1/y_reg_reg[11]_i_880_n_3
    SLICE_X56Y39         LUT5 (Prop_lut5_I0_O)        0.367    19.932 r  wavelet_resampler_1/y_reg[11]_i_917/O
                         net (fo=1, routed)           0.000    19.932    wavelet_resampler_1/y_reg[11]_i_917_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.465 r  wavelet_resampler_1/y_reg_reg[11]_i_888/CO[3]
                         net (fo=1, routed)           0.000    20.465    wavelet_resampler_1/y_reg_reg[11]_i_888_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.582 r  wavelet_resampler_1/y_reg_reg[11]_i_883/CO[3]
                         net (fo=1, routed)           0.000    20.582    wavelet_resampler_1/y_reg_reg[11]_i_883_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.699 r  wavelet_resampler_1/y_reg_reg[11]_i_882/CO[3]
                         net (fo=1, routed)           0.000    20.699    wavelet_resampler_1/y_reg_reg[11]_i_882_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.816 r  wavelet_resampler_1/y_reg_reg[11]_i_879/CO[3]
                         net (fo=1, routed)           0.000    20.816    wavelet_resampler_1/y_reg_reg[11]_i_879_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.973 r  wavelet_resampler_1/y_reg_reg[11]_i_857/CO[1]
                         net (fo=24, routed)          0.851    21.825    wavelet_resampler_1/y_reg_reg[11]_i_857_n_2
    SLICE_X57Y40         LUT5 (Prop_lut5_I0_O)        0.332    22.157 r  wavelet_resampler_1/y_reg[11]_i_896/O
                         net (fo=1, routed)           0.000    22.157    wavelet_resampler_1/y_reg[11]_i_896_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.707 r  wavelet_resampler_1/y_reg_reg[11]_i_866/CO[3]
                         net (fo=1, routed)           0.000    22.707    wavelet_resampler_1/y_reg_reg[11]_i_866_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.821 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000    22.821    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.935 r  wavelet_resampler_1/y_reg_reg[11]_i_860/CO[3]
                         net (fo=1, routed)           0.000    22.935    wavelet_resampler_1/y_reg_reg[11]_i_860_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.049 r  wavelet_resampler_1/y_reg_reg[11]_i_856/CO[3]
                         net (fo=1, routed)           0.000    23.049    wavelet_resampler_1/y_reg_reg[11]_i_856_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.277 r  wavelet_resampler_1/y_reg_reg[11]_i_833/CO[2]
                         net (fo=26, routed)          0.805    24.082    wavelet_resampler_1/y_reg_reg[11]_i_833_n_1
    SLICE_X58Y41         LUT5 (Prop_lut5_I0_O)        0.313    24.395 r  wavelet_resampler_1/y_reg[11]_i_874/O
                         net (fo=1, routed)           0.000    24.395    wavelet_resampler_1/y_reg[11]_i_874_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.945 r  wavelet_resampler_1/y_reg_reg[11]_i_843/CO[3]
                         net (fo=1, routed)           0.000    24.945    wavelet_resampler_1/y_reg_reg[11]_i_843_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.059 r  wavelet_resampler_1/y_reg_reg[11]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.059    wavelet_resampler_1/y_reg_reg[11]_i_838_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.173 r  wavelet_resampler_1/y_reg_reg[11]_i_837/CO[3]
                         net (fo=1, routed)           0.000    25.173    wavelet_resampler_1/y_reg_reg[11]_i_837_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.287 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    25.287    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.401 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=28, routed)          1.171    26.572    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I0_O)        0.124    26.696 r  wavelet_resampler_1/y_reg[11]_i_851/O
                         net (fo=1, routed)           0.000    26.696    wavelet_resampler_1/y_reg[11]_i_851_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.246 r  wavelet_resampler_1/y_reg_reg[11]_i_815/CO[3]
                         net (fo=1, routed)           0.000    27.246    wavelet_resampler_1/y_reg_reg[11]_i_815_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.360 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    27.360    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.474 r  wavelet_resampler_1/y_reg_reg[11]_i_809/CO[3]
                         net (fo=1, routed)           0.000    27.474    wavelet_resampler_1/y_reg_reg[11]_i_809_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.588 r  wavelet_resampler_1/y_reg_reg[11]_i_803/CO[3]
                         net (fo=1, routed)           0.000    27.588    wavelet_resampler_1/y_reg_reg[11]_i_803_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.702 r  wavelet_resampler_1/y_reg_reg[11]_i_782/CO[3]
                         net (fo=1, routed)           0.000    27.702    wavelet_resampler_1/y_reg_reg[11]_i_782_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.973 r  wavelet_resampler_1/y_reg_reg[11]_i_756/CO[0]
                         net (fo=30, routed)          0.824    28.797    wavelet_resampler_1/y_reg_reg[11]_i_756_n_3
    SLICE_X61Y41         LUT5 (Prop_lut5_I0_O)        0.373    29.170 r  wavelet_resampler_1/y_reg[11]_i_823/O
                         net (fo=1, routed)           0.000    29.170    wavelet_resampler_1/y_reg[11]_i_823_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.720 r  wavelet_resampler_1/y_reg_reg[11]_i_789/CO[3]
                         net (fo=1, routed)           0.000    29.720    wavelet_resampler_1/y_reg_reg[11]_i_789_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.834 r  wavelet_resampler_1/y_reg_reg[11]_i_784/CO[3]
                         net (fo=1, routed)           0.000    29.834    wavelet_resampler_1/y_reg_reg[11]_i_784_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.948 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    29.948    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.062 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    30.062    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.176 r  wavelet_resampler_1/y_reg_reg[11]_i_755/CO[3]
                         net (fo=1, routed)           0.000    30.176    wavelet_resampler_1/y_reg_reg[11]_i_755_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.333 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[1]
                         net (fo=32, routed)          0.907    31.239    wavelet_resampler_1/y_reg_reg[11]_i_728_n_2
    SLICE_X60Y43         LUT5 (Prop_lut5_I0_O)        0.329    31.568 r  wavelet_resampler_1/y_reg[11]_i_797/O
                         net (fo=1, routed)           0.000    31.568    wavelet_resampler_1/y_reg[11]_i_797_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.101 r  wavelet_resampler_1/y_reg_reg[11]_i_764/CO[3]
                         net (fo=1, routed)           0.000    32.101    wavelet_resampler_1/y_reg_reg[11]_i_764_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.218 r  wavelet_resampler_1/y_reg_reg[11]_i_759/CO[3]
                         net (fo=1, routed)           0.000    32.218    wavelet_resampler_1/y_reg_reg[11]_i_759_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.335 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000    32.335    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.452 r  wavelet_resampler_1/y_reg_reg[11]_i_750/CO[3]
                         net (fo=1, routed)           0.000    32.452    wavelet_resampler_1/y_reg_reg[11]_i_750_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.569 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    32.569    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.798 r  wavelet_resampler_1/y_reg_reg[11]_i_695/CO[2]
                         net (fo=34, routed)          0.494    33.292    wavelet_resampler_1/y_reg_reg[11]_i_695_n_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I0_O)        0.310    33.602 r  wavelet_resampler_1/y_reg[11]_i_772/O
                         net (fo=1, routed)           0.000    33.602    wavelet_resampler_1/y_reg[11]_i_772_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.152 r  wavelet_resampler_1/y_reg_reg[11]_i_737/CO[3]
                         net (fo=1, routed)           0.000    34.152    wavelet_resampler_1/y_reg_reg[11]_i_737_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.266 r  wavelet_resampler_1/y_reg_reg[11]_i_732/CO[3]
                         net (fo=1, routed)           0.000    34.266    wavelet_resampler_1/y_reg_reg[11]_i_732_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.380 r  wavelet_resampler_1/y_reg_reg[11]_i_731/CO[3]
                         net (fo=1, routed)           0.001    34.381    wavelet_resampler_1/y_reg_reg[11]_i_731_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.495 r  wavelet_resampler_1/y_reg_reg[11]_i_722/CO[3]
                         net (fo=1, routed)           0.000    34.495    wavelet_resampler_1/y_reg_reg[11]_i_722_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.609 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.000    34.609    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.723 r  wavelet_resampler_1/y_reg_reg[11]_i_664/CO[3]
                         net (fo=36, routed)          1.174    35.897    wavelet_resampler_1/y_reg_reg[11]_i_664_n_0
    SLICE_X62Y46         LUT5 (Prop_lut5_I0_O)        0.124    36.021 r  wavelet_resampler_1/y_reg[11]_i_745/O
                         net (fo=1, routed)           0.000    36.021    wavelet_resampler_1/y_reg[11]_i_745_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.571 r  wavelet_resampler_1/y_reg_reg[11]_i_705/CO[3]
                         net (fo=1, routed)           0.000    36.571    wavelet_resampler_1/y_reg_reg[11]_i_705_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.685 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[3]
                         net (fo=1, routed)           0.000    36.685    wavelet_resampler_1/y_reg_reg[11]_i_700_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    36.799    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  wavelet_resampler_1/y_reg_reg[11]_i_689/CO[3]
                         net (fo=1, routed)           0.001    36.914    wavelet_resampler_1/y_reg_reg[11]_i_689_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.028 r  wavelet_resampler_1/y_reg_reg[11]_i_663/CO[3]
                         net (fo=1, routed)           0.000    37.028    wavelet_resampler_1/y_reg_reg[11]_i_663_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.142 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[3]
                         net (fo=1, routed)           0.000    37.142    wavelet_resampler_1/y_reg_reg[11]_i_638_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.413 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[0]
                         net (fo=38, routed)          1.011    38.424    wavelet_resampler_1/y_reg_reg[11]_i_607_n_3
    SLICE_X63Y47         LUT5 (Prop_lut5_I0_O)        0.373    38.797 r  wavelet_resampler_1/y_reg[11]_i_713/O
                         net (fo=1, routed)           0.000    38.797    wavelet_resampler_1/y_reg[11]_i_713_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.347 r  wavelet_resampler_1/y_reg_reg[11]_i_675/CO[3]
                         net (fo=1, routed)           0.000    39.347    wavelet_resampler_1/y_reg_reg[11]_i_675_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.461 r  wavelet_resampler_1/y_reg_reg[11]_i_670/CO[3]
                         net (fo=1, routed)           0.000    39.461    wavelet_resampler_1/y_reg_reg[11]_i_670_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.575 r  wavelet_resampler_1/y_reg_reg[11]_i_669/CO[3]
                         net (fo=1, routed)           0.001    39.576    wavelet_resampler_1/y_reg_reg[11]_i_669_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.690 r  wavelet_resampler_1/y_reg_reg[11]_i_658/CO[3]
                         net (fo=1, routed)           0.000    39.690    wavelet_resampler_1/y_reg_reg[11]_i_658_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.804 r  wavelet_resampler_1/y_reg_reg[11]_i_633/CO[3]
                         net (fo=1, routed)           0.000    39.804    wavelet_resampler_1/y_reg_reg[11]_i_633_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.918 r  wavelet_resampler_1/y_reg_reg[11]_i_606/CO[3]
                         net (fo=1, routed)           0.000    39.918    wavelet_resampler_1/y_reg_reg[11]_i_606_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.075 r  wavelet_resampler_1/y_reg_reg[11]_i_570/CO[1]
                         net (fo=40, routed)          0.863    40.938    wavelet_resampler_1/y_reg_reg[11]_i_570_n_2
    SLICE_X59Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.723 r  wavelet_resampler_1/y_reg_reg[11]_i_645/CO[3]
                         net (fo=1, routed)           0.001    41.724    wavelet_resampler_1/y_reg_reg[11]_i_645_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.838 r  wavelet_resampler_1/y_reg_reg[11]_i_640/CO[3]
                         net (fo=1, routed)           0.000    41.838    wavelet_resampler_1/y_reg_reg[11]_i_640_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.952 r  wavelet_resampler_1/y_reg_reg[11]_i_639/CO[3]
                         net (fo=1, routed)           0.000    41.952    wavelet_resampler_1/y_reg_reg[11]_i_639_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.066 r  wavelet_resampler_1/y_reg_reg[11]_i_628/CO[3]
                         net (fo=1, routed)           0.000    42.066    wavelet_resampler_1/y_reg_reg[11]_i_628_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.180 r  wavelet_resampler_1/y_reg_reg[11]_i_601/CO[3]
                         net (fo=1, routed)           0.000    42.180    wavelet_resampler_1/y_reg_reg[11]_i_601_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.294 r  wavelet_resampler_1/y_reg_reg[11]_i_569/CO[3]
                         net (fo=1, routed)           0.000    42.294    wavelet_resampler_1/y_reg_reg[11]_i_569_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.522 r  wavelet_resampler_1/y_reg_reg[11]_i_535/CO[2]
                         net (fo=42, routed)          0.718    43.240    wavelet_resampler_1/y_reg_reg[11]_i_535_n_1
    SLICE_X58Y51         LUT5 (Prop_lut5_I0_O)        0.313    43.553 r  wavelet_resampler_1/y_reg[11]_i_653/O
                         net (fo=1, routed)           0.000    43.553    wavelet_resampler_1/y_reg[11]_i_653_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.103 r  wavelet_resampler_1/y_reg_reg[11]_i_615/CO[3]
                         net (fo=1, routed)           0.000    44.103    wavelet_resampler_1/y_reg_reg[11]_i_615_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.217 r  wavelet_resampler_1/y_reg_reg[11]_i_610/CO[3]
                         net (fo=1, routed)           0.000    44.217    wavelet_resampler_1/y_reg_reg[11]_i_610_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.331 r  wavelet_resampler_1/y_reg_reg[11]_i_609/CO[3]
                         net (fo=1, routed)           0.000    44.331    wavelet_resampler_1/y_reg_reg[11]_i_609_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.445 r  wavelet_resampler_1/y_reg_reg[11]_i_596/CO[3]
                         net (fo=1, routed)           0.000    44.445    wavelet_resampler_1/y_reg_reg[11]_i_596_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.559 r  wavelet_resampler_1/y_reg_reg[11]_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.559    wavelet_resampler_1/y_reg_reg[11]_i_564_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.673 r  wavelet_resampler_1/y_reg_reg[11]_i_534/CO[3]
                         net (fo=1, routed)           0.000    44.673    wavelet_resampler_1/y_reg_reg[11]_i_534_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.787 r  wavelet_resampler_1/y_reg_reg[11]_i_500/CO[3]
                         net (fo=44, routed)          1.306    46.094    wavelet_resampler_1/y_reg_reg[11]_i_500_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124    46.218 r  wavelet_resampler_1/y_reg[11]_i_623/O
                         net (fo=1, routed)           0.000    46.218    wavelet_resampler_1/y_reg[11]_i_623_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.768 r  wavelet_resampler_1/y_reg_reg[11]_i_579/CO[3]
                         net (fo=1, routed)           0.000    46.768    wavelet_resampler_1/y_reg_reg[11]_i_579_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.882 r  wavelet_resampler_1/y_reg_reg[11]_i_574/CO[3]
                         net (fo=1, routed)           0.000    46.882    wavelet_resampler_1/y_reg_reg[11]_i_574_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.996 r  wavelet_resampler_1/y_reg_reg[11]_i_573/CO[3]
                         net (fo=1, routed)           0.000    46.996    wavelet_resampler_1/y_reg_reg[11]_i_573_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.110 r  wavelet_resampler_1/y_reg_reg[11]_i_559/CO[3]
                         net (fo=1, routed)           0.000    47.110    wavelet_resampler_1/y_reg_reg[11]_i_559_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.224 r  wavelet_resampler_1/y_reg_reg[11]_i_529/CO[3]
                         net (fo=1, routed)           0.000    47.224    wavelet_resampler_1/y_reg_reg[11]_i_529_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.338 r  wavelet_resampler_1/y_reg_reg[11]_i_499/CO[3]
                         net (fo=1, routed)           0.000    47.338    wavelet_resampler_1/y_reg_reg[11]_i_499_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.452 r  wavelet_resampler_1/y_reg_reg[11]_i_465/CO[3]
                         net (fo=1, routed)           0.000    47.452    wavelet_resampler_1/y_reg_reg[11]_i_465_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.723 r  wavelet_resampler_1/y_reg_reg[11]_i_420/CO[0]
                         net (fo=46, routed)          1.038    48.760    wavelet_resampler_1/y_reg_reg[11]_i_420_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I0_O)        0.373    49.133 r  wavelet_resampler_1/y_reg[11]_i_587/O
                         net (fo=1, routed)           0.000    49.133    wavelet_resampler_1/y_reg[11]_i_587_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.666 r  wavelet_resampler_1/y_reg_reg[11]_i_545/CO[3]
                         net (fo=1, routed)           0.000    49.666    wavelet_resampler_1/y_reg_reg[11]_i_545_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.783 r  wavelet_resampler_1/y_reg_reg[11]_i_540/CO[3]
                         net (fo=1, routed)           0.000    49.783    wavelet_resampler_1/y_reg_reg[11]_i_540_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.900 r  wavelet_resampler_1/y_reg_reg[11]_i_539/CO[3]
                         net (fo=1, routed)           0.000    49.900    wavelet_resampler_1/y_reg_reg[11]_i_539_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.017 r  wavelet_resampler_1/y_reg_reg[11]_i_524/CO[3]
                         net (fo=1, routed)           0.000    50.017    wavelet_resampler_1/y_reg_reg[11]_i_524_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.134 r  wavelet_resampler_1/y_reg_reg[11]_i_494/CO[3]
                         net (fo=1, routed)           0.000    50.134    wavelet_resampler_1/y_reg_reg[11]_i_494_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.251 r  wavelet_resampler_1/y_reg_reg[11]_i_460/CO[3]
                         net (fo=1, routed)           0.000    50.251    wavelet_resampler_1/y_reg_reg[11]_i_460_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.368 r  wavelet_resampler_1/y_reg_reg[11]_i_419/CO[3]
                         net (fo=1, routed)           0.000    50.368    wavelet_resampler_1/y_reg_reg[11]_i_419_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.525 r  wavelet_resampler_1/y_reg_reg[11]_i_368/CO[1]
                         net (fo=48, routed)          0.843    51.368    wavelet_resampler_1/y_reg_reg[11]_i_368_n_2
    SLICE_X53Y58         LUT5 (Prop_lut5_I0_O)        0.332    51.700 r  wavelet_resampler_1/y_reg[11]_i_553/O
                         net (fo=1, routed)           0.000    51.700    wavelet_resampler_1/y_reg[11]_i_553_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.250 r  wavelet_resampler_1/y_reg_reg[11]_i_511/CO[3]
                         net (fo=1, routed)           0.000    52.250    wavelet_resampler_1/y_reg_reg[11]_i_511_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  wavelet_resampler_1/y_reg_reg[11]_i_506/CO[3]
                         net (fo=1, routed)           0.000    52.364    wavelet_resampler_1/y_reg_reg[11]_i_506_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.478 r  wavelet_resampler_1/y_reg_reg[11]_i_505/CO[3]
                         net (fo=1, routed)           0.000    52.478    wavelet_resampler_1/y_reg_reg[11]_i_505_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.592 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    52.592    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.706 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    52.706    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.820 r  wavelet_resampler_1/y_reg_reg[11]_i_414/CO[3]
                         net (fo=1, routed)           0.000    52.820    wavelet_resampler_1/y_reg_reg[11]_i_414_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.934 r  wavelet_resampler_1/y_reg_reg[11]_i_367/CO[3]
                         net (fo=1, routed)           0.000    52.934    wavelet_resampler_1/y_reg_reg[11]_i_367_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.162 r  wavelet_resampler_1/y_reg_reg[11]_i_303/CO[2]
                         net (fo=50, routed)          0.740    53.903    wavelet_resampler_1/y_reg_reg[11]_i_303_n_1
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.313    54.216 r  wavelet_resampler_1/y_reg[11]_i_519/O
                         net (fo=1, routed)           0.000    54.216    wavelet_resampler_1/y_reg[11]_i_519_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.749 r  wavelet_resampler_1/y_reg_reg[11]_i_476/CO[3]
                         net (fo=1, routed)           0.000    54.749    wavelet_resampler_1/y_reg_reg[11]_i_476_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.866 r  wavelet_resampler_1/y_reg_reg[11]_i_471/CO[3]
                         net (fo=1, routed)           0.000    54.866    wavelet_resampler_1/y_reg_reg[11]_i_471_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.983 r  wavelet_resampler_1/y_reg_reg[11]_i_470/CO[3]
                         net (fo=1, routed)           0.000    54.983    wavelet_resampler_1/y_reg_reg[11]_i_470_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.100 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    55.100    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.217 r  wavelet_resampler_1/y_reg_reg[11]_i_409/CO[3]
                         net (fo=1, routed)           0.000    55.217    wavelet_resampler_1/y_reg_reg[11]_i_409_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.334 r  wavelet_resampler_1/y_reg_reg[11]_i_362/CO[3]
                         net (fo=1, routed)           0.000    55.334    wavelet_resampler_1/y_reg_reg[11]_i_362_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.451 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    55.451    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.568 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=52, routed)          1.039    56.607    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124    56.731 r  wavelet_resampler_1/y_reg[11]_i_484/O
                         net (fo=1, routed)           0.000    56.731    wavelet_resampler_1/y_reg[11]_i_484_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.281 r  wavelet_resampler_1/y_reg_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    57.281    wavelet_resampler_1/y_reg_reg[11]_i_433_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.395 r  wavelet_resampler_1/y_reg_reg[11]_i_428/CO[3]
                         net (fo=1, routed)           0.000    57.395    wavelet_resampler_1/y_reg_reg[11]_i_428_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.509 r  wavelet_resampler_1/y_reg_reg[11]_i_427/CO[3]
                         net (fo=1, routed)           0.000    57.509    wavelet_resampler_1/y_reg_reg[11]_i_427_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  wavelet_resampler_1/y_reg_reg[11]_i_404/CO[3]
                         net (fo=1, routed)           0.000    57.623    wavelet_resampler_1/y_reg_reg[11]_i_404_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.737 r  wavelet_resampler_1/y_reg_reg[11]_i_357/CO[3]
                         net (fo=1, routed)           0.000    57.737    wavelet_resampler_1/y_reg_reg[11]_i_357_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.851 r  wavelet_resampler_1/y_reg_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    57.851    wavelet_resampler_1/y_reg_reg[11]_i_297_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.965 r  wavelet_resampler_1/y_reg_reg[11]_i_241/CO[3]
                         net (fo=1, routed)           0.000    57.965    wavelet_resampler_1/y_reg_reg[11]_i_241_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.079 r  wavelet_resampler_1/y_reg_reg[11]_i_199/CO[3]
                         net (fo=1, routed)           0.009    58.088    wavelet_resampler_1/y_reg_reg[11]_i_199_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.359 r  wavelet_resampler_1/y_reg_reg[11]_i_157/CO[0]
                         net (fo=54, routed)          0.739    59.098    wavelet_resampler_1/y_reg_reg[11]_i_157_n_3
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.373    59.471 r  wavelet_resampler_1/y_reg[11]_i_441/O
                         net (fo=1, routed)           0.000    59.471    wavelet_resampler_1/y_reg[11]_i_441_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.004 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.009    60.013    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.130 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    60.130    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.247 r  wavelet_resampler_1/y_reg_reg[11]_i_384/CO[3]
                         net (fo=1, routed)           0.000    60.247    wavelet_resampler_1/y_reg_reg[11]_i_384_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.364 r  wavelet_resampler_1/y_reg_reg[11]_i_352/CO[3]
                         net (fo=1, routed)           0.000    60.364    wavelet_resampler_1/y_reg_reg[11]_i_352_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.481 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    60.481    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.598 r  wavelet_resampler_1/y_reg_reg[11]_i_236/CO[3]
                         net (fo=1, routed)           0.000    60.598    wavelet_resampler_1/y_reg_reg[11]_i_236_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.715 r  wavelet_resampler_1/y_reg_reg[11]_i_194/CO[3]
                         net (fo=1, routed)           0.000    60.715    wavelet_resampler_1/y_reg_reg[11]_i_194_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.832 r  wavelet_resampler_1/y_reg_reg[11]_i_156/CO[3]
                         net (fo=1, routed)           0.000    60.832    wavelet_resampler_1/y_reg_reg[11]_i_156_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.989 r  wavelet_resampler_1/y_reg_reg[11]_i_118/CO[1]
                         net (fo=56, routed)          0.782    61.771    wavelet_resampler_1/y_reg_reg[11]_i_118_n_2
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.332    62.103 r  wavelet_resampler_1/y_reg[11]_i_398/O
                         net (fo=1, routed)           0.000    62.103    wavelet_resampler_1/y_reg[11]_i_398_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.636 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    62.636    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.753 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    62.753    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.870 r  wavelet_resampler_1/y_reg_reg[11]_i_333/CO[3]
                         net (fo=1, routed)           0.000    62.870    wavelet_resampler_1/y_reg_reg[11]_i_333_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.987 r  wavelet_resampler_1/y_reg_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.000    62.987    wavelet_resampler_1/y_reg_reg[11]_i_287_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.104 r  wavelet_resampler_1/y_reg_reg[11]_i_231/CO[3]
                         net (fo=1, routed)           0.000    63.104    wavelet_resampler_1/y_reg_reg[11]_i_231_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.221 r  wavelet_resampler_1/y_reg_reg[11]_i_189/CO[3]
                         net (fo=1, routed)           0.000    63.221    wavelet_resampler_1/y_reg_reg[11]_i_189_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.338 r  wavelet_resampler_1/y_reg_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    63.338    wavelet_resampler_1/y_reg_reg[11]_i_151_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.455 r  wavelet_resampler_1/y_reg_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    63.455    wavelet_resampler_1/y_reg_reg[11]_i_117_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.684 r  wavelet_resampler_1/y_reg_reg[11]_i_83/CO[2]
                         net (fo=58, routed)          0.686    64.369    wavelet_resampler_1/y_reg_reg[11]_i_83_n_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.310    64.679 r  wavelet_resampler_1/y_reg[11]_i_347/O
                         net (fo=1, routed)           0.000    64.679    wavelet_resampler_1/y_reg[11]_i_347_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.229 r  wavelet_resampler_1/y_reg_reg[11]_i_274/CO[3]
                         net (fo=1, routed)           0.000    65.229    wavelet_resampler_1/y_reg_reg[11]_i_274_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.343 r  wavelet_resampler_1/y_reg_reg[11]_i_269/CO[3]
                         net (fo=1, routed)           0.000    65.343    wavelet_resampler_1/y_reg_reg[11]_i_269_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.457 r  wavelet_resampler_1/y_reg_reg[11]_i_268/CO[3]
                         net (fo=1, routed)           0.000    65.457    wavelet_resampler_1/y_reg_reg[11]_i_268_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.571 r  wavelet_resampler_1/y_reg_reg[11]_i_226/CO[3]
                         net (fo=1, routed)           0.000    65.571    wavelet_resampler_1/y_reg_reg[11]_i_226_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.685 r  wavelet_resampler_1/y_reg_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000    65.685    wavelet_resampler_1/y_reg_reg[11]_i_184_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.799 r  wavelet_resampler_1/y_reg_reg[11]_i_146/CO[3]
                         net (fo=1, routed)           0.000    65.799    wavelet_resampler_1/y_reg_reg[11]_i_146_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.913 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000    65.913    wavelet_resampler_1/y_reg_reg[11]_i_112_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.027 r  wavelet_resampler_1/y_reg_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    66.027    wavelet_resampler_1/y_reg_reg[11]_i_82_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.141 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=60, routed)          1.214    67.355    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X52Y88         LUT5 (Prop_lut5_I0_O)        0.124    67.479 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    67.479    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.012 r  wavelet_resampler_1/y_reg_reg[11]_i_263/CO[3]
                         net (fo=1, routed)           0.000    68.012    wavelet_resampler_1/y_reg_reg[11]_i_263_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.129 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    68.129    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.246 r  wavelet_resampler_1/y_reg_reg[11]_i_216/CO[3]
                         net (fo=1, routed)           0.000    68.246    wavelet_resampler_1/y_reg_reg[11]_i_216_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.363 r  wavelet_resampler_1/y_reg_reg[11]_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.363    wavelet_resampler_1/y_reg_reg[11]_i_179_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.480 r  wavelet_resampler_1/y_reg_reg[11]_i_141/CO[3]
                         net (fo=1, routed)           0.000    68.480    wavelet_resampler_1/y_reg_reg[11]_i_141_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.597 r  wavelet_resampler_1/y_reg_reg[11]_i_107/CO[3]
                         net (fo=1, routed)           0.000    68.597    wavelet_resampler_1/y_reg_reg[11]_i_107_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.714 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    68.714    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.831 r  wavelet_resampler_1/y_reg_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.831    wavelet_resampler_1/y_reg_reg[11]_i_51_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.948 r  wavelet_resampler_1/y_reg_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.948    wavelet_resampler_1/y_reg_reg[11]_i_30_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    69.202 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[0]
                         net (fo=62, routed)          1.002    70.204    wavelet_resampler_1/y_reg_reg[11]_i_12_n_3
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.367    70.571 r  wavelet_resampler_1/y_reg[11]_i_325/O
                         net (fo=1, routed)           0.000    70.571    wavelet_resampler_1/y_reg[11]_i_325_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.121 r  wavelet_resampler_1/y_reg_reg[11]_i_262/CO[3]
                         net (fo=1, routed)           0.000    71.121    wavelet_resampler_1/y_reg_reg[11]_i_262_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.235 r  wavelet_resampler_1/y_reg_reg[11]_i_215/CO[3]
                         net (fo=1, routed)           0.000    71.235    wavelet_resampler_1/y_reg_reg[11]_i_215_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.349 r  wavelet_resampler_1/y_reg_reg[11]_i_174/CO[3]
                         net (fo=1, routed)           0.000    71.349    wavelet_resampler_1/y_reg_reg[11]_i_174_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.463 r  wavelet_resampler_1/y_reg_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    71.463    wavelet_resampler_1/y_reg_reg[11]_i_136_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.577 r  wavelet_resampler_1/y_reg_reg[11]_i_102/CO[3]
                         net (fo=1, routed)           0.000    71.577    wavelet_resampler_1/y_reg_reg[11]_i_102_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.691 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    71.691    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.805 r  wavelet_resampler_1/y_reg_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    71.805    wavelet_resampler_1/y_reg_reg[11]_i_46_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.919 r  wavelet_resampler_1/y_reg_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    71.920    wavelet_resampler_1/y_reg_reg[11]_i_25_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.034 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.034    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.191 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[1]
                         net (fo=65, routed)          0.992    73.183    wavelet_resampler_1/y_reg_reg[11]_i_7_n_2
    SLICE_X50Y94         LUT5 (Prop_lut5_I0_O)        0.329    73.512 r  wavelet_resampler_1/y_reg[11]_i_374/O
                         net (fo=1, routed)           0.000    73.512    wavelet_resampler_1/y_reg[11]_i_374_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.045 r  wavelet_resampler_1/y_reg_reg[11]_i_307/CO[3]
                         net (fo=1, routed)           0.000    74.045    wavelet_resampler_1/y_reg_reg[11]_i_307_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.162 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    74.162    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.279 r  wavelet_resampler_1/y_reg_reg[11]_i_200/CO[3]
                         net (fo=1, routed)           0.000    74.279    wavelet_resampler_1/y_reg_reg[11]_i_200_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.396 r  wavelet_resampler_1/y_reg_reg[11]_i_159/CO[3]
                         net (fo=1, routed)           0.000    74.396    wavelet_resampler_1/y_reg_reg[11]_i_159_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.513 r  wavelet_resampler_1/y_reg_reg[11]_i_121/CO[3]
                         net (fo=1, routed)           0.000    74.513    wavelet_resampler_1/y_reg_reg[11]_i_121_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.630 r  wavelet_resampler_1/y_reg_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.001    74.631    wavelet_resampler_1/y_reg_reg[11]_i_87_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.747 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    74.747    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.864 r  wavelet_resampler_1/y_reg_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.864    wavelet_resampler_1/y_reg_reg[11]_i_31_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.981 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    74.981    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.210 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[2]
                         net (fo=67, routed)          0.750    75.961    wavelet_resampler_1/y_reg_reg[11]_i_8_n_1
    SLICE_X49Y101        LUT5 (Prop_lut5_I0_O)        0.310    76.271 r  wavelet_resampler_1/y_reg[11]_i_378/O
                         net (fo=1, routed)           0.000    76.271    wavelet_resampler_1/y_reg[11]_i_378_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.821 r  wavelet_resampler_1/y_reg_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    76.821    wavelet_resampler_1/y_reg_reg[11]_i_312_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.935 r  wavelet_resampler_1/y_reg_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    76.935    wavelet_resampler_1/y_reg_reg[11]_i_252_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.049 r  wavelet_resampler_1/y_reg_reg[11]_i_205/CO[3]
                         net (fo=1, routed)           0.000    77.049    wavelet_resampler_1/y_reg_reg[11]_i_205_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.163 r  wavelet_resampler_1/y_reg_reg[11]_i_164/CO[3]
                         net (fo=1, routed)           0.000    77.163    wavelet_resampler_1/y_reg_reg[11]_i_164_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.277 r  wavelet_resampler_1/y_reg_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000    77.277    wavelet_resampler_1/y_reg_reg[11]_i_126_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.391 r  wavelet_resampler_1/y_reg_reg[11]_i_92/CO[3]
                         net (fo=1, routed)           0.000    77.391    wavelet_resampler_1/y_reg_reg[11]_i_92_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.505 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.505    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.619 r  wavelet_resampler_1/y_reg_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.619    wavelet_resampler_1/y_reg_reg[11]_i_36_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.733 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.733    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    77.961 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=67, routed)          0.698    78.659    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X50Y108        LUT5 (Prop_lut5_I0_O)        0.313    78.972 r  wavelet_resampler_1/y_reg[11]_i_382/O
                         net (fo=1, routed)           0.000    78.972    wavelet_resampler_1/y_reg[11]_i_382_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.505 r  wavelet_resampler_1/y_reg_reg[11]_i_317/CO[3]
                         net (fo=1, routed)           0.000    79.505    wavelet_resampler_1/y_reg_reg[11]_i_317_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.622 r  wavelet_resampler_1/y_reg_reg[11]_i_257/CO[3]
                         net (fo=1, routed)           0.000    79.622    wavelet_resampler_1/y_reg_reg[11]_i_257_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.739 r  wavelet_resampler_1/y_reg_reg[11]_i_210/CO[3]
                         net (fo=1, routed)           0.000    79.739    wavelet_resampler_1/y_reg_reg[11]_i_210_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.856 r  wavelet_resampler_1/y_reg_reg[11]_i_169/CO[3]
                         net (fo=1, routed)           0.000    79.856    wavelet_resampler_1/y_reg_reg[11]_i_169_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.973 r  wavelet_resampler_1/y_reg_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    79.973    wavelet_resampler_1/y_reg_reg[11]_i_131_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.090 r  wavelet_resampler_1/y_reg_reg[11]_i_97/CO[3]
                         net (fo=1, routed)           0.000    80.090    wavelet_resampler_1/y_reg_reg[11]_i_97_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.207 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    80.207    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.324 r  wavelet_resampler_1/y_reg_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.324    wavelet_resampler_1/y_reg_reg[11]_i_41_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.441 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    80.441    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.670 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=67, routed)          0.736    81.405    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X51Y114        LUT5 (Prop_lut5_I0_O)        0.310    81.715 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    81.715    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.265 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    82.265    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.379 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    82.379    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.493 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    82.493    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.607 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    82.607    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.721 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.721    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.835 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.835    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.949 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.949    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.063 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.063    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.177 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.177    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.405 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=67, routed)          0.697    84.102    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X52Y121        LUT5 (Prop_lut5_I0_O)        0.313    84.415 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    84.415    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.948 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.948    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.065 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    85.065    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.182 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.182    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.299 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.009    85.308    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.425 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.425    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.542 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    85.542    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.659 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    85.659    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.776 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.776    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.893 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.893    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    86.122 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=67, routed)          0.721    86.843    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X50Y128        LUT5 (Prop_lut5_I0_O)        0.310    87.153 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    87.153    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.686 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    87.686    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.803 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    87.803    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X50Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.920 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.920    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X50Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.037 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    88.037    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X50Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.154 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    88.154    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.271 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    88.271    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.388 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    88.388    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.505 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.505    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.622 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.622    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    88.851 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=67, routed)          0.716    89.566    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X51Y134        LUT5 (Prop_lut5_I0_O)        0.310    89.876 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    89.876    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.426 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    90.426    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.540 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    90.540    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.654 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.654    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.768 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.768    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.882 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.882    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.996 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.996    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.110 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.110    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.224 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    91.224    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.338 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.338    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X51Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.566 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=67, routed)          0.936    92.502    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X53Y137        LUT3 (Prop_lut3_I0_O)        0.313    92.815 r  wavelet_resampler_1/y_reg[3]_i_170/O
                         net (fo=1, routed)           0.000    92.815    wavelet_resampler_1/y_reg[3]_i_170_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.347 r  wavelet_resampler_1/y_reg_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.347    wavelet_resampler_1/y_reg_reg[3]_i_146_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.461 r  wavelet_resampler_1/y_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    93.461    wavelet_resampler_1/y_reg_reg[3]_i_126_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.575 r  wavelet_resampler_1/y_reg_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    93.575    wavelet_resampler_1/y_reg_reg[3]_i_106_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.689 r  wavelet_resampler_1/y_reg_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    93.689    wavelet_resampler_1/y_reg_reg[3]_i_86_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.803 r  wavelet_resampler_1/y_reg_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.803    wavelet_resampler_1/y_reg_reg[3]_i_66_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.917 r  wavelet_resampler_1/y_reg_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.917    wavelet_resampler_1/y_reg_reg[3]_i_46_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.031 r  wavelet_resampler_1/y_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    94.031    wavelet_resampler_1/y_reg_reg[3]_i_26_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.145 r  wavelet_resampler_1/y_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.145    wavelet_resampler_1/y_reg_reg[3]_i_11_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.373 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=67, routed)          0.963    95.336    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X52Y139        LUT3 (Prop_lut3_I0_O)        0.313    95.649 r  wavelet_resampler_1/y_reg[3]_i_174/O
                         net (fo=1, routed)           0.000    95.649    wavelet_resampler_1/y_reg[3]_i_174_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.182 r  wavelet_resampler_1/y_reg_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    96.182    wavelet_resampler_1/y_reg_reg[3]_i_151_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.299 r  wavelet_resampler_1/y_reg_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    96.299    wavelet_resampler_1/y_reg_reg[3]_i_131_n_0
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.416 r  wavelet_resampler_1/y_reg_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.416    wavelet_resampler_1/y_reg_reg[3]_i_111_n_0
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.533 r  wavelet_resampler_1/y_reg_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    96.533    wavelet_resampler_1/y_reg_reg[3]_i_91_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.650 r  wavelet_resampler_1/y_reg_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    96.650    wavelet_resampler_1/y_reg_reg[3]_i_71_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.767 r  wavelet_resampler_1/y_reg_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.767    wavelet_resampler_1/y_reg_reg[3]_i_51_n_0
    SLICE_X52Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.884 r  wavelet_resampler_1/y_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    96.884    wavelet_resampler_1/y_reg_reg[3]_i_31_n_0
    SLICE_X52Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.001 r  wavelet_resampler_1/y_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.001    wavelet_resampler_1/y_reg_reg[3]_i_15_n_0
    SLICE_X52Y147        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    97.230 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=67, routed)          1.012    98.242    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X50Y138        LUT5 (Prop_lut5_I0_O)        0.310    98.552 r  wavelet_resampler_1/y_reg[3]_i_197/O
                         net (fo=1, routed)           0.000    98.552    wavelet_resampler_1/y_reg[3]_i_197_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.085 r  wavelet_resampler_1/y_reg_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    99.085    wavelet_resampler_1/y_reg_reg[3]_i_176_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.202 r  wavelet_resampler_1/y_reg_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    99.202    wavelet_resampler_1/y_reg_reg[3]_i_156_n_0
    SLICE_X50Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.319 r  wavelet_resampler_1/y_reg_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    99.319    wavelet_resampler_1/y_reg_reg[3]_i_136_n_0
    SLICE_X50Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.436 r  wavelet_resampler_1/y_reg_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    99.436    wavelet_resampler_1/y_reg_reg[3]_i_116_n_0
    SLICE_X50Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.553 r  wavelet_resampler_1/y_reg_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    99.553    wavelet_resampler_1/y_reg_reg[3]_i_96_n_0
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.670 r  wavelet_resampler_1/y_reg_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    99.670    wavelet_resampler_1/y_reg_reg[3]_i_76_n_0
    SLICE_X50Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.787 r  wavelet_resampler_1/y_reg_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    99.787    wavelet_resampler_1/y_reg_reg[3]_i_56_n_0
    SLICE_X50Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.904 r  wavelet_resampler_1/y_reg_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.904    wavelet_resampler_1/y_reg_reg[3]_i_36_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.021 r  wavelet_resampler_1/y_reg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000   100.021    wavelet_resampler_1/y_reg_reg[3]_i_19_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.250 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[2]
                         net (fo=67, routed)          0.992   101.242    wavelet_resampler_1/y_reg_reg[3]_i_9_n_1
    SLICE_X49Y138        LUT5 (Prop_lut5_I0_O)        0.310   101.552 r  wavelet_resampler_1/y_reg[3]_i_200/O
                         net (fo=1, routed)           0.000   101.552    wavelet_resampler_1/y_reg[3]_i_200_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.102 r  wavelet_resampler_1/y_reg_reg[3]_i_181/CO[3]
                         net (fo=1, routed)           0.000   102.102    wavelet_resampler_1/y_reg_reg[3]_i_181_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.216 r  wavelet_resampler_1/y_reg_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.000   102.216    wavelet_resampler_1/y_reg_reg[3]_i_161_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  wavelet_resampler_1/y_reg_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000   102.330    wavelet_resampler_1/y_reg_reg[3]_i_141_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  wavelet_resampler_1/y_reg_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000   102.444    wavelet_resampler_1/y_reg_reg[3]_i_121_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.558 r  wavelet_resampler_1/y_reg_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000   102.558    wavelet_resampler_1/y_reg_reg[3]_i_101_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.672 r  wavelet_resampler_1/y_reg_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000   102.672    wavelet_resampler_1/y_reg_reg[3]_i_81_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.786 r  wavelet_resampler_1/y_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.786    wavelet_resampler_1/y_reg_reg[3]_i_61_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.900 r  wavelet_resampler_1/y_reg_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000   102.900    wavelet_resampler_1/y_reg_reg[3]_i_41_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.014 r  wavelet_resampler_1/y_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.014    wavelet_resampler_1/y_reg_reg[3]_i_23_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.171 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[1]
                         net (fo=1, routed)           0.610   103.781    wavelet_resampler_1/y_reg_reg[3]_i_10_n_2
    SLICE_X48Y147        LUT4 (Prop_lut4_I3_O)        0.329   104.110 r  wavelet_resampler_1/y_reg[3]_i_6/O
                         net (fo=1, routed)           0.000   104.110    wavelet_resampler_1/y_reg[3]_i_6_n_0
    SLICE_X48Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   104.642 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.642    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   104.955 r  wavelet_resampler_1/y_reg_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000   104.955    wavelet_resampler_1/y_reg_reg[7]_i_1_n_4
    SLICE_X48Y148        FDRE                                         r  wavelet_resampler_1/y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.610    14.981    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y148        FDRE                                         r  wavelet_resampler_1/y_reg_reg[7]/C
                         clock pessimism              0.180    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.062    15.188    wavelet_resampler_1/y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                        -104.956    
  -------------------------------------------------------------------
                         slack                                -89.767    

Slack (VIOLATED) :        -89.693ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        99.668ns  (logic 65.076ns (65.293%)  route 34.592ns (34.708%))
  Logic Levels:           332  (CARRY4=294 LUT1=1 LUT3=3 LUT4=2 LUT5=32)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.662     5.213    wavelet_resampler_1/CLK100MHZ
    DSP48_X1Y16          DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.647 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.777     6.424    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X55Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.548 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.189     6.737    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.332 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.332    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  wavelet_resampler_1/y_reg_reg[11]_i_422/CO[3]
                         net (fo=1, routed)           0.000     7.449    wavelet_resampler_1/y_reg_reg[11]_i_422_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  wavelet_resampler_1/y_reg_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000     7.566    wavelet_resampler_1/y_reg_reg[11]_i_383_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  wavelet_resampler_1/y_reg_reg[11]_i_399/CO[3]
                         net (fo=1, routed)           0.000     7.683    wavelet_resampler_1/y_reg_reg[11]_i_399_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  wavelet_resampler_1/y_reg_reg[11]_i_554/CO[3]
                         net (fo=1, routed)           0.000     7.800    wavelet_resampler_1/y_reg_reg[11]_i_554_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  wavelet_resampler_1/y_reg_reg[11]_i_684/CO[3]
                         net (fo=1, routed)           0.000     7.917    wavelet_resampler_1/y_reg_reg[11]_i_684_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  wavelet_resampler_1/y_reg_reg[11]_i_798/CO[3]
                         net (fo=1, routed)           0.000     8.034    wavelet_resampler_1/y_reg_reg[11]_i_798_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  wavelet_resampler_1/y_reg_reg[11]_i_897/CO[3]
                         net (fo=1, routed)           0.000     8.151    wavelet_resampler_1/y_reg_reg[11]_i_897_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  wavelet_resampler_1/y_reg_reg[11]_i_979/CO[3]
                         net (fo=2, routed)           1.043     9.311    wavelet_resampler_1/y_reg_reg[11]_i_979_n_0
    SLICE_X55Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.435 r  wavelet_resampler_1/y_reg[11]_i_1020/O
                         net (fo=1, routed)           0.000     9.435    wavelet_resampler_1/y_reg[11]_i_1020_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.967 r  wavelet_resampler_1/y_reg_reg[11]_i_987/CO[3]
                         net (fo=1, routed)           0.000     9.967    wavelet_resampler_1/y_reg_reg[11]_i_987_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  wavelet_resampler_1/y_reg_reg[11]_i_982/CO[3]
                         net (fo=1, routed)           0.000    10.081    wavelet_resampler_1/y_reg_reg[11]_i_982_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  wavelet_resampler_1/y_reg_reg[11]_i_980/CO[3]
                         net (fo=14, routed)          0.905    11.099    wavelet_resampler_1/y_reg_reg[11]_i_980_n_0
    SLICE_X53Y43         LUT4 (Prop_lut4_I0_O)        0.124    11.223 r  wavelet_resampler_1/y_reg[11]_i_995/O
                         net (fo=1, routed)           0.000    11.223    wavelet_resampler_1/y_reg[11]_i_995_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.773 r  wavelet_resampler_1/y_reg_reg[11]_i_970/CO[3]
                         net (fo=1, routed)           0.000    11.773    wavelet_resampler_1/y_reg_reg[11]_i_970_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  wavelet_resampler_1/y_reg_reg[11]_i_965/CO[3]
                         net (fo=1, routed)           0.000    11.887    wavelet_resampler_1/y_reg_reg[11]_i_965_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.001 r  wavelet_resampler_1/y_reg_reg[11]_i_964/CO[3]
                         net (fo=1, routed)           0.000    12.001    wavelet_resampler_1/y_reg_reg[11]_i_964_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.158 r  wavelet_resampler_1/y_reg_reg[11]_i_961/CO[1]
                         net (fo=16, routed)          0.920    13.078    wavelet_resampler_1/y_reg_reg[11]_i_961_n_2
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.329    13.407 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000    13.407    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.940 r  wavelet_resampler_1/y_reg_reg[11]_i_952/CO[3]
                         net (fo=1, routed)           0.000    13.940    wavelet_resampler_1/y_reg_reg[11]_i_952_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.057 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000    14.057    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.174 r  wavelet_resampler_1/y_reg_reg[11]_i_946/CO[3]
                         net (fo=1, routed)           0.000    14.174    wavelet_resampler_1/y_reg_reg[11]_i_946_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.403 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[2]
                         net (fo=18, routed)          0.660    15.064    wavelet_resampler_1/y_reg_reg[11]_i_942_n_1
    SLICE_X55Y45         LUT5 (Prop_lut5_I0_O)        0.310    15.374 r  wavelet_resampler_1/y_reg[11]_i_960/O
                         net (fo=1, routed)           0.000    15.374    wavelet_resampler_1/y_reg[11]_i_960_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.924 r  wavelet_resampler_1/y_reg_reg[11]_i_933/CO[3]
                         net (fo=1, routed)           0.000    15.924    wavelet_resampler_1/y_reg_reg[11]_i_933_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.038 r  wavelet_resampler_1/y_reg_reg[11]_i_928/CO[3]
                         net (fo=1, routed)           0.000    16.038    wavelet_resampler_1/y_reg_reg[11]_i_928_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.152 r  wavelet_resampler_1/y_reg_reg[11]_i_927/CO[3]
                         net (fo=1, routed)           0.000    16.152    wavelet_resampler_1/y_reg_reg[11]_i_927_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.266 r  wavelet_resampler_1/y_reg_reg[11]_i_922/CO[3]
                         net (fo=20, routed)          0.992    17.258    wavelet_resampler_1/y_reg_reg[11]_i_922_n_0
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.124    17.382 r  wavelet_resampler_1/y_reg[11]_i_941/O
                         net (fo=1, routed)           0.000    17.382    wavelet_resampler_1/y_reg[11]_i_941_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.915 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.915    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.032 r  wavelet_resampler_1/y_reg_reg[11]_i_904/CO[3]
                         net (fo=1, routed)           0.000    18.032    wavelet_resampler_1/y_reg_reg[11]_i_904_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.149 r  wavelet_resampler_1/y_reg_reg[11]_i_903/CO[3]
                         net (fo=1, routed)           0.000    18.149    wavelet_resampler_1/y_reg_reg[11]_i_903_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.266 r  wavelet_resampler_1/y_reg_reg[11]_i_902/CO[3]
                         net (fo=1, routed)           0.000    18.266    wavelet_resampler_1/y_reg_reg[11]_i_902_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.520 r  wavelet_resampler_1/y_reg_reg[11]_i_880/CO[0]
                         net (fo=22, routed)          1.046    19.565    wavelet_resampler_1/y_reg_reg[11]_i_880_n_3
    SLICE_X56Y39         LUT5 (Prop_lut5_I0_O)        0.367    19.932 r  wavelet_resampler_1/y_reg[11]_i_917/O
                         net (fo=1, routed)           0.000    19.932    wavelet_resampler_1/y_reg[11]_i_917_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.465 r  wavelet_resampler_1/y_reg_reg[11]_i_888/CO[3]
                         net (fo=1, routed)           0.000    20.465    wavelet_resampler_1/y_reg_reg[11]_i_888_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.582 r  wavelet_resampler_1/y_reg_reg[11]_i_883/CO[3]
                         net (fo=1, routed)           0.000    20.582    wavelet_resampler_1/y_reg_reg[11]_i_883_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.699 r  wavelet_resampler_1/y_reg_reg[11]_i_882/CO[3]
                         net (fo=1, routed)           0.000    20.699    wavelet_resampler_1/y_reg_reg[11]_i_882_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.816 r  wavelet_resampler_1/y_reg_reg[11]_i_879/CO[3]
                         net (fo=1, routed)           0.000    20.816    wavelet_resampler_1/y_reg_reg[11]_i_879_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.973 r  wavelet_resampler_1/y_reg_reg[11]_i_857/CO[1]
                         net (fo=24, routed)          0.851    21.825    wavelet_resampler_1/y_reg_reg[11]_i_857_n_2
    SLICE_X57Y40         LUT5 (Prop_lut5_I0_O)        0.332    22.157 r  wavelet_resampler_1/y_reg[11]_i_896/O
                         net (fo=1, routed)           0.000    22.157    wavelet_resampler_1/y_reg[11]_i_896_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.707 r  wavelet_resampler_1/y_reg_reg[11]_i_866/CO[3]
                         net (fo=1, routed)           0.000    22.707    wavelet_resampler_1/y_reg_reg[11]_i_866_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.821 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000    22.821    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.935 r  wavelet_resampler_1/y_reg_reg[11]_i_860/CO[3]
                         net (fo=1, routed)           0.000    22.935    wavelet_resampler_1/y_reg_reg[11]_i_860_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.049 r  wavelet_resampler_1/y_reg_reg[11]_i_856/CO[3]
                         net (fo=1, routed)           0.000    23.049    wavelet_resampler_1/y_reg_reg[11]_i_856_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.277 r  wavelet_resampler_1/y_reg_reg[11]_i_833/CO[2]
                         net (fo=26, routed)          0.805    24.082    wavelet_resampler_1/y_reg_reg[11]_i_833_n_1
    SLICE_X58Y41         LUT5 (Prop_lut5_I0_O)        0.313    24.395 r  wavelet_resampler_1/y_reg[11]_i_874/O
                         net (fo=1, routed)           0.000    24.395    wavelet_resampler_1/y_reg[11]_i_874_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.945 r  wavelet_resampler_1/y_reg_reg[11]_i_843/CO[3]
                         net (fo=1, routed)           0.000    24.945    wavelet_resampler_1/y_reg_reg[11]_i_843_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.059 r  wavelet_resampler_1/y_reg_reg[11]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.059    wavelet_resampler_1/y_reg_reg[11]_i_838_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.173 r  wavelet_resampler_1/y_reg_reg[11]_i_837/CO[3]
                         net (fo=1, routed)           0.000    25.173    wavelet_resampler_1/y_reg_reg[11]_i_837_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.287 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    25.287    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.401 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=28, routed)          1.171    26.572    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I0_O)        0.124    26.696 r  wavelet_resampler_1/y_reg[11]_i_851/O
                         net (fo=1, routed)           0.000    26.696    wavelet_resampler_1/y_reg[11]_i_851_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.246 r  wavelet_resampler_1/y_reg_reg[11]_i_815/CO[3]
                         net (fo=1, routed)           0.000    27.246    wavelet_resampler_1/y_reg_reg[11]_i_815_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.360 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    27.360    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.474 r  wavelet_resampler_1/y_reg_reg[11]_i_809/CO[3]
                         net (fo=1, routed)           0.000    27.474    wavelet_resampler_1/y_reg_reg[11]_i_809_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.588 r  wavelet_resampler_1/y_reg_reg[11]_i_803/CO[3]
                         net (fo=1, routed)           0.000    27.588    wavelet_resampler_1/y_reg_reg[11]_i_803_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.702 r  wavelet_resampler_1/y_reg_reg[11]_i_782/CO[3]
                         net (fo=1, routed)           0.000    27.702    wavelet_resampler_1/y_reg_reg[11]_i_782_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.973 r  wavelet_resampler_1/y_reg_reg[11]_i_756/CO[0]
                         net (fo=30, routed)          0.824    28.797    wavelet_resampler_1/y_reg_reg[11]_i_756_n_3
    SLICE_X61Y41         LUT5 (Prop_lut5_I0_O)        0.373    29.170 r  wavelet_resampler_1/y_reg[11]_i_823/O
                         net (fo=1, routed)           0.000    29.170    wavelet_resampler_1/y_reg[11]_i_823_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.720 r  wavelet_resampler_1/y_reg_reg[11]_i_789/CO[3]
                         net (fo=1, routed)           0.000    29.720    wavelet_resampler_1/y_reg_reg[11]_i_789_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.834 r  wavelet_resampler_1/y_reg_reg[11]_i_784/CO[3]
                         net (fo=1, routed)           0.000    29.834    wavelet_resampler_1/y_reg_reg[11]_i_784_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.948 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    29.948    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.062 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    30.062    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.176 r  wavelet_resampler_1/y_reg_reg[11]_i_755/CO[3]
                         net (fo=1, routed)           0.000    30.176    wavelet_resampler_1/y_reg_reg[11]_i_755_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.333 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[1]
                         net (fo=32, routed)          0.907    31.239    wavelet_resampler_1/y_reg_reg[11]_i_728_n_2
    SLICE_X60Y43         LUT5 (Prop_lut5_I0_O)        0.329    31.568 r  wavelet_resampler_1/y_reg[11]_i_797/O
                         net (fo=1, routed)           0.000    31.568    wavelet_resampler_1/y_reg[11]_i_797_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.101 r  wavelet_resampler_1/y_reg_reg[11]_i_764/CO[3]
                         net (fo=1, routed)           0.000    32.101    wavelet_resampler_1/y_reg_reg[11]_i_764_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.218 r  wavelet_resampler_1/y_reg_reg[11]_i_759/CO[3]
                         net (fo=1, routed)           0.000    32.218    wavelet_resampler_1/y_reg_reg[11]_i_759_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.335 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000    32.335    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.452 r  wavelet_resampler_1/y_reg_reg[11]_i_750/CO[3]
                         net (fo=1, routed)           0.000    32.452    wavelet_resampler_1/y_reg_reg[11]_i_750_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.569 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    32.569    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.798 r  wavelet_resampler_1/y_reg_reg[11]_i_695/CO[2]
                         net (fo=34, routed)          0.494    33.292    wavelet_resampler_1/y_reg_reg[11]_i_695_n_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I0_O)        0.310    33.602 r  wavelet_resampler_1/y_reg[11]_i_772/O
                         net (fo=1, routed)           0.000    33.602    wavelet_resampler_1/y_reg[11]_i_772_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.152 r  wavelet_resampler_1/y_reg_reg[11]_i_737/CO[3]
                         net (fo=1, routed)           0.000    34.152    wavelet_resampler_1/y_reg_reg[11]_i_737_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.266 r  wavelet_resampler_1/y_reg_reg[11]_i_732/CO[3]
                         net (fo=1, routed)           0.000    34.266    wavelet_resampler_1/y_reg_reg[11]_i_732_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.380 r  wavelet_resampler_1/y_reg_reg[11]_i_731/CO[3]
                         net (fo=1, routed)           0.001    34.381    wavelet_resampler_1/y_reg_reg[11]_i_731_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.495 r  wavelet_resampler_1/y_reg_reg[11]_i_722/CO[3]
                         net (fo=1, routed)           0.000    34.495    wavelet_resampler_1/y_reg_reg[11]_i_722_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.609 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.000    34.609    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.723 r  wavelet_resampler_1/y_reg_reg[11]_i_664/CO[3]
                         net (fo=36, routed)          1.174    35.897    wavelet_resampler_1/y_reg_reg[11]_i_664_n_0
    SLICE_X62Y46         LUT5 (Prop_lut5_I0_O)        0.124    36.021 r  wavelet_resampler_1/y_reg[11]_i_745/O
                         net (fo=1, routed)           0.000    36.021    wavelet_resampler_1/y_reg[11]_i_745_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.571 r  wavelet_resampler_1/y_reg_reg[11]_i_705/CO[3]
                         net (fo=1, routed)           0.000    36.571    wavelet_resampler_1/y_reg_reg[11]_i_705_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.685 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[3]
                         net (fo=1, routed)           0.000    36.685    wavelet_resampler_1/y_reg_reg[11]_i_700_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    36.799    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  wavelet_resampler_1/y_reg_reg[11]_i_689/CO[3]
                         net (fo=1, routed)           0.001    36.914    wavelet_resampler_1/y_reg_reg[11]_i_689_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.028 r  wavelet_resampler_1/y_reg_reg[11]_i_663/CO[3]
                         net (fo=1, routed)           0.000    37.028    wavelet_resampler_1/y_reg_reg[11]_i_663_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.142 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[3]
                         net (fo=1, routed)           0.000    37.142    wavelet_resampler_1/y_reg_reg[11]_i_638_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.413 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[0]
                         net (fo=38, routed)          1.011    38.424    wavelet_resampler_1/y_reg_reg[11]_i_607_n_3
    SLICE_X63Y47         LUT5 (Prop_lut5_I0_O)        0.373    38.797 r  wavelet_resampler_1/y_reg[11]_i_713/O
                         net (fo=1, routed)           0.000    38.797    wavelet_resampler_1/y_reg[11]_i_713_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.347 r  wavelet_resampler_1/y_reg_reg[11]_i_675/CO[3]
                         net (fo=1, routed)           0.000    39.347    wavelet_resampler_1/y_reg_reg[11]_i_675_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.461 r  wavelet_resampler_1/y_reg_reg[11]_i_670/CO[3]
                         net (fo=1, routed)           0.000    39.461    wavelet_resampler_1/y_reg_reg[11]_i_670_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.575 r  wavelet_resampler_1/y_reg_reg[11]_i_669/CO[3]
                         net (fo=1, routed)           0.001    39.576    wavelet_resampler_1/y_reg_reg[11]_i_669_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.690 r  wavelet_resampler_1/y_reg_reg[11]_i_658/CO[3]
                         net (fo=1, routed)           0.000    39.690    wavelet_resampler_1/y_reg_reg[11]_i_658_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.804 r  wavelet_resampler_1/y_reg_reg[11]_i_633/CO[3]
                         net (fo=1, routed)           0.000    39.804    wavelet_resampler_1/y_reg_reg[11]_i_633_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.918 r  wavelet_resampler_1/y_reg_reg[11]_i_606/CO[3]
                         net (fo=1, routed)           0.000    39.918    wavelet_resampler_1/y_reg_reg[11]_i_606_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.075 r  wavelet_resampler_1/y_reg_reg[11]_i_570/CO[1]
                         net (fo=40, routed)          0.863    40.938    wavelet_resampler_1/y_reg_reg[11]_i_570_n_2
    SLICE_X59Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.723 r  wavelet_resampler_1/y_reg_reg[11]_i_645/CO[3]
                         net (fo=1, routed)           0.001    41.724    wavelet_resampler_1/y_reg_reg[11]_i_645_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.838 r  wavelet_resampler_1/y_reg_reg[11]_i_640/CO[3]
                         net (fo=1, routed)           0.000    41.838    wavelet_resampler_1/y_reg_reg[11]_i_640_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.952 r  wavelet_resampler_1/y_reg_reg[11]_i_639/CO[3]
                         net (fo=1, routed)           0.000    41.952    wavelet_resampler_1/y_reg_reg[11]_i_639_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.066 r  wavelet_resampler_1/y_reg_reg[11]_i_628/CO[3]
                         net (fo=1, routed)           0.000    42.066    wavelet_resampler_1/y_reg_reg[11]_i_628_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.180 r  wavelet_resampler_1/y_reg_reg[11]_i_601/CO[3]
                         net (fo=1, routed)           0.000    42.180    wavelet_resampler_1/y_reg_reg[11]_i_601_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.294 r  wavelet_resampler_1/y_reg_reg[11]_i_569/CO[3]
                         net (fo=1, routed)           0.000    42.294    wavelet_resampler_1/y_reg_reg[11]_i_569_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.522 r  wavelet_resampler_1/y_reg_reg[11]_i_535/CO[2]
                         net (fo=42, routed)          0.718    43.240    wavelet_resampler_1/y_reg_reg[11]_i_535_n_1
    SLICE_X58Y51         LUT5 (Prop_lut5_I0_O)        0.313    43.553 r  wavelet_resampler_1/y_reg[11]_i_653/O
                         net (fo=1, routed)           0.000    43.553    wavelet_resampler_1/y_reg[11]_i_653_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.103 r  wavelet_resampler_1/y_reg_reg[11]_i_615/CO[3]
                         net (fo=1, routed)           0.000    44.103    wavelet_resampler_1/y_reg_reg[11]_i_615_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.217 r  wavelet_resampler_1/y_reg_reg[11]_i_610/CO[3]
                         net (fo=1, routed)           0.000    44.217    wavelet_resampler_1/y_reg_reg[11]_i_610_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.331 r  wavelet_resampler_1/y_reg_reg[11]_i_609/CO[3]
                         net (fo=1, routed)           0.000    44.331    wavelet_resampler_1/y_reg_reg[11]_i_609_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.445 r  wavelet_resampler_1/y_reg_reg[11]_i_596/CO[3]
                         net (fo=1, routed)           0.000    44.445    wavelet_resampler_1/y_reg_reg[11]_i_596_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.559 r  wavelet_resampler_1/y_reg_reg[11]_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.559    wavelet_resampler_1/y_reg_reg[11]_i_564_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.673 r  wavelet_resampler_1/y_reg_reg[11]_i_534/CO[3]
                         net (fo=1, routed)           0.000    44.673    wavelet_resampler_1/y_reg_reg[11]_i_534_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.787 r  wavelet_resampler_1/y_reg_reg[11]_i_500/CO[3]
                         net (fo=44, routed)          1.306    46.094    wavelet_resampler_1/y_reg_reg[11]_i_500_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124    46.218 r  wavelet_resampler_1/y_reg[11]_i_623/O
                         net (fo=1, routed)           0.000    46.218    wavelet_resampler_1/y_reg[11]_i_623_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.768 r  wavelet_resampler_1/y_reg_reg[11]_i_579/CO[3]
                         net (fo=1, routed)           0.000    46.768    wavelet_resampler_1/y_reg_reg[11]_i_579_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.882 r  wavelet_resampler_1/y_reg_reg[11]_i_574/CO[3]
                         net (fo=1, routed)           0.000    46.882    wavelet_resampler_1/y_reg_reg[11]_i_574_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.996 r  wavelet_resampler_1/y_reg_reg[11]_i_573/CO[3]
                         net (fo=1, routed)           0.000    46.996    wavelet_resampler_1/y_reg_reg[11]_i_573_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.110 r  wavelet_resampler_1/y_reg_reg[11]_i_559/CO[3]
                         net (fo=1, routed)           0.000    47.110    wavelet_resampler_1/y_reg_reg[11]_i_559_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.224 r  wavelet_resampler_1/y_reg_reg[11]_i_529/CO[3]
                         net (fo=1, routed)           0.000    47.224    wavelet_resampler_1/y_reg_reg[11]_i_529_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.338 r  wavelet_resampler_1/y_reg_reg[11]_i_499/CO[3]
                         net (fo=1, routed)           0.000    47.338    wavelet_resampler_1/y_reg_reg[11]_i_499_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.452 r  wavelet_resampler_1/y_reg_reg[11]_i_465/CO[3]
                         net (fo=1, routed)           0.000    47.452    wavelet_resampler_1/y_reg_reg[11]_i_465_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.723 r  wavelet_resampler_1/y_reg_reg[11]_i_420/CO[0]
                         net (fo=46, routed)          1.038    48.760    wavelet_resampler_1/y_reg_reg[11]_i_420_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I0_O)        0.373    49.133 r  wavelet_resampler_1/y_reg[11]_i_587/O
                         net (fo=1, routed)           0.000    49.133    wavelet_resampler_1/y_reg[11]_i_587_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.666 r  wavelet_resampler_1/y_reg_reg[11]_i_545/CO[3]
                         net (fo=1, routed)           0.000    49.666    wavelet_resampler_1/y_reg_reg[11]_i_545_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.783 r  wavelet_resampler_1/y_reg_reg[11]_i_540/CO[3]
                         net (fo=1, routed)           0.000    49.783    wavelet_resampler_1/y_reg_reg[11]_i_540_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.900 r  wavelet_resampler_1/y_reg_reg[11]_i_539/CO[3]
                         net (fo=1, routed)           0.000    49.900    wavelet_resampler_1/y_reg_reg[11]_i_539_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.017 r  wavelet_resampler_1/y_reg_reg[11]_i_524/CO[3]
                         net (fo=1, routed)           0.000    50.017    wavelet_resampler_1/y_reg_reg[11]_i_524_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.134 r  wavelet_resampler_1/y_reg_reg[11]_i_494/CO[3]
                         net (fo=1, routed)           0.000    50.134    wavelet_resampler_1/y_reg_reg[11]_i_494_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.251 r  wavelet_resampler_1/y_reg_reg[11]_i_460/CO[3]
                         net (fo=1, routed)           0.000    50.251    wavelet_resampler_1/y_reg_reg[11]_i_460_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.368 r  wavelet_resampler_1/y_reg_reg[11]_i_419/CO[3]
                         net (fo=1, routed)           0.000    50.368    wavelet_resampler_1/y_reg_reg[11]_i_419_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.525 r  wavelet_resampler_1/y_reg_reg[11]_i_368/CO[1]
                         net (fo=48, routed)          0.843    51.368    wavelet_resampler_1/y_reg_reg[11]_i_368_n_2
    SLICE_X53Y58         LUT5 (Prop_lut5_I0_O)        0.332    51.700 r  wavelet_resampler_1/y_reg[11]_i_553/O
                         net (fo=1, routed)           0.000    51.700    wavelet_resampler_1/y_reg[11]_i_553_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.250 r  wavelet_resampler_1/y_reg_reg[11]_i_511/CO[3]
                         net (fo=1, routed)           0.000    52.250    wavelet_resampler_1/y_reg_reg[11]_i_511_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  wavelet_resampler_1/y_reg_reg[11]_i_506/CO[3]
                         net (fo=1, routed)           0.000    52.364    wavelet_resampler_1/y_reg_reg[11]_i_506_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.478 r  wavelet_resampler_1/y_reg_reg[11]_i_505/CO[3]
                         net (fo=1, routed)           0.000    52.478    wavelet_resampler_1/y_reg_reg[11]_i_505_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.592 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    52.592    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.706 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    52.706    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.820 r  wavelet_resampler_1/y_reg_reg[11]_i_414/CO[3]
                         net (fo=1, routed)           0.000    52.820    wavelet_resampler_1/y_reg_reg[11]_i_414_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.934 r  wavelet_resampler_1/y_reg_reg[11]_i_367/CO[3]
                         net (fo=1, routed)           0.000    52.934    wavelet_resampler_1/y_reg_reg[11]_i_367_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.162 r  wavelet_resampler_1/y_reg_reg[11]_i_303/CO[2]
                         net (fo=50, routed)          0.740    53.903    wavelet_resampler_1/y_reg_reg[11]_i_303_n_1
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.313    54.216 r  wavelet_resampler_1/y_reg[11]_i_519/O
                         net (fo=1, routed)           0.000    54.216    wavelet_resampler_1/y_reg[11]_i_519_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.749 r  wavelet_resampler_1/y_reg_reg[11]_i_476/CO[3]
                         net (fo=1, routed)           0.000    54.749    wavelet_resampler_1/y_reg_reg[11]_i_476_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.866 r  wavelet_resampler_1/y_reg_reg[11]_i_471/CO[3]
                         net (fo=1, routed)           0.000    54.866    wavelet_resampler_1/y_reg_reg[11]_i_471_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.983 r  wavelet_resampler_1/y_reg_reg[11]_i_470/CO[3]
                         net (fo=1, routed)           0.000    54.983    wavelet_resampler_1/y_reg_reg[11]_i_470_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.100 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    55.100    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.217 r  wavelet_resampler_1/y_reg_reg[11]_i_409/CO[3]
                         net (fo=1, routed)           0.000    55.217    wavelet_resampler_1/y_reg_reg[11]_i_409_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.334 r  wavelet_resampler_1/y_reg_reg[11]_i_362/CO[3]
                         net (fo=1, routed)           0.000    55.334    wavelet_resampler_1/y_reg_reg[11]_i_362_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.451 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    55.451    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.568 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=52, routed)          1.039    56.607    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124    56.731 r  wavelet_resampler_1/y_reg[11]_i_484/O
                         net (fo=1, routed)           0.000    56.731    wavelet_resampler_1/y_reg[11]_i_484_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.281 r  wavelet_resampler_1/y_reg_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    57.281    wavelet_resampler_1/y_reg_reg[11]_i_433_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.395 r  wavelet_resampler_1/y_reg_reg[11]_i_428/CO[3]
                         net (fo=1, routed)           0.000    57.395    wavelet_resampler_1/y_reg_reg[11]_i_428_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.509 r  wavelet_resampler_1/y_reg_reg[11]_i_427/CO[3]
                         net (fo=1, routed)           0.000    57.509    wavelet_resampler_1/y_reg_reg[11]_i_427_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  wavelet_resampler_1/y_reg_reg[11]_i_404/CO[3]
                         net (fo=1, routed)           0.000    57.623    wavelet_resampler_1/y_reg_reg[11]_i_404_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.737 r  wavelet_resampler_1/y_reg_reg[11]_i_357/CO[3]
                         net (fo=1, routed)           0.000    57.737    wavelet_resampler_1/y_reg_reg[11]_i_357_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.851 r  wavelet_resampler_1/y_reg_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    57.851    wavelet_resampler_1/y_reg_reg[11]_i_297_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.965 r  wavelet_resampler_1/y_reg_reg[11]_i_241/CO[3]
                         net (fo=1, routed)           0.000    57.965    wavelet_resampler_1/y_reg_reg[11]_i_241_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.079 r  wavelet_resampler_1/y_reg_reg[11]_i_199/CO[3]
                         net (fo=1, routed)           0.009    58.088    wavelet_resampler_1/y_reg_reg[11]_i_199_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.359 r  wavelet_resampler_1/y_reg_reg[11]_i_157/CO[0]
                         net (fo=54, routed)          0.739    59.098    wavelet_resampler_1/y_reg_reg[11]_i_157_n_3
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.373    59.471 r  wavelet_resampler_1/y_reg[11]_i_441/O
                         net (fo=1, routed)           0.000    59.471    wavelet_resampler_1/y_reg[11]_i_441_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.004 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.009    60.013    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.130 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    60.130    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.247 r  wavelet_resampler_1/y_reg_reg[11]_i_384/CO[3]
                         net (fo=1, routed)           0.000    60.247    wavelet_resampler_1/y_reg_reg[11]_i_384_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.364 r  wavelet_resampler_1/y_reg_reg[11]_i_352/CO[3]
                         net (fo=1, routed)           0.000    60.364    wavelet_resampler_1/y_reg_reg[11]_i_352_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.481 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    60.481    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.598 r  wavelet_resampler_1/y_reg_reg[11]_i_236/CO[3]
                         net (fo=1, routed)           0.000    60.598    wavelet_resampler_1/y_reg_reg[11]_i_236_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.715 r  wavelet_resampler_1/y_reg_reg[11]_i_194/CO[3]
                         net (fo=1, routed)           0.000    60.715    wavelet_resampler_1/y_reg_reg[11]_i_194_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.832 r  wavelet_resampler_1/y_reg_reg[11]_i_156/CO[3]
                         net (fo=1, routed)           0.000    60.832    wavelet_resampler_1/y_reg_reg[11]_i_156_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.989 r  wavelet_resampler_1/y_reg_reg[11]_i_118/CO[1]
                         net (fo=56, routed)          0.782    61.771    wavelet_resampler_1/y_reg_reg[11]_i_118_n_2
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.332    62.103 r  wavelet_resampler_1/y_reg[11]_i_398/O
                         net (fo=1, routed)           0.000    62.103    wavelet_resampler_1/y_reg[11]_i_398_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.636 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    62.636    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.753 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    62.753    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.870 r  wavelet_resampler_1/y_reg_reg[11]_i_333/CO[3]
                         net (fo=1, routed)           0.000    62.870    wavelet_resampler_1/y_reg_reg[11]_i_333_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.987 r  wavelet_resampler_1/y_reg_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.000    62.987    wavelet_resampler_1/y_reg_reg[11]_i_287_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.104 r  wavelet_resampler_1/y_reg_reg[11]_i_231/CO[3]
                         net (fo=1, routed)           0.000    63.104    wavelet_resampler_1/y_reg_reg[11]_i_231_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.221 r  wavelet_resampler_1/y_reg_reg[11]_i_189/CO[3]
                         net (fo=1, routed)           0.000    63.221    wavelet_resampler_1/y_reg_reg[11]_i_189_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.338 r  wavelet_resampler_1/y_reg_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    63.338    wavelet_resampler_1/y_reg_reg[11]_i_151_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.455 r  wavelet_resampler_1/y_reg_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    63.455    wavelet_resampler_1/y_reg_reg[11]_i_117_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.684 r  wavelet_resampler_1/y_reg_reg[11]_i_83/CO[2]
                         net (fo=58, routed)          0.686    64.369    wavelet_resampler_1/y_reg_reg[11]_i_83_n_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.310    64.679 r  wavelet_resampler_1/y_reg[11]_i_347/O
                         net (fo=1, routed)           0.000    64.679    wavelet_resampler_1/y_reg[11]_i_347_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.229 r  wavelet_resampler_1/y_reg_reg[11]_i_274/CO[3]
                         net (fo=1, routed)           0.000    65.229    wavelet_resampler_1/y_reg_reg[11]_i_274_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.343 r  wavelet_resampler_1/y_reg_reg[11]_i_269/CO[3]
                         net (fo=1, routed)           0.000    65.343    wavelet_resampler_1/y_reg_reg[11]_i_269_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.457 r  wavelet_resampler_1/y_reg_reg[11]_i_268/CO[3]
                         net (fo=1, routed)           0.000    65.457    wavelet_resampler_1/y_reg_reg[11]_i_268_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.571 r  wavelet_resampler_1/y_reg_reg[11]_i_226/CO[3]
                         net (fo=1, routed)           0.000    65.571    wavelet_resampler_1/y_reg_reg[11]_i_226_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.685 r  wavelet_resampler_1/y_reg_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000    65.685    wavelet_resampler_1/y_reg_reg[11]_i_184_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.799 r  wavelet_resampler_1/y_reg_reg[11]_i_146/CO[3]
                         net (fo=1, routed)           0.000    65.799    wavelet_resampler_1/y_reg_reg[11]_i_146_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.913 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000    65.913    wavelet_resampler_1/y_reg_reg[11]_i_112_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.027 r  wavelet_resampler_1/y_reg_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    66.027    wavelet_resampler_1/y_reg_reg[11]_i_82_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.141 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=60, routed)          1.214    67.355    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X52Y88         LUT5 (Prop_lut5_I0_O)        0.124    67.479 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    67.479    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.012 r  wavelet_resampler_1/y_reg_reg[11]_i_263/CO[3]
                         net (fo=1, routed)           0.000    68.012    wavelet_resampler_1/y_reg_reg[11]_i_263_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.129 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    68.129    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.246 r  wavelet_resampler_1/y_reg_reg[11]_i_216/CO[3]
                         net (fo=1, routed)           0.000    68.246    wavelet_resampler_1/y_reg_reg[11]_i_216_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.363 r  wavelet_resampler_1/y_reg_reg[11]_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.363    wavelet_resampler_1/y_reg_reg[11]_i_179_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.480 r  wavelet_resampler_1/y_reg_reg[11]_i_141/CO[3]
                         net (fo=1, routed)           0.000    68.480    wavelet_resampler_1/y_reg_reg[11]_i_141_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.597 r  wavelet_resampler_1/y_reg_reg[11]_i_107/CO[3]
                         net (fo=1, routed)           0.000    68.597    wavelet_resampler_1/y_reg_reg[11]_i_107_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.714 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    68.714    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.831 r  wavelet_resampler_1/y_reg_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.831    wavelet_resampler_1/y_reg_reg[11]_i_51_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.948 r  wavelet_resampler_1/y_reg_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.948    wavelet_resampler_1/y_reg_reg[11]_i_30_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    69.202 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[0]
                         net (fo=62, routed)          1.002    70.204    wavelet_resampler_1/y_reg_reg[11]_i_12_n_3
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.367    70.571 r  wavelet_resampler_1/y_reg[11]_i_325/O
                         net (fo=1, routed)           0.000    70.571    wavelet_resampler_1/y_reg[11]_i_325_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.121 r  wavelet_resampler_1/y_reg_reg[11]_i_262/CO[3]
                         net (fo=1, routed)           0.000    71.121    wavelet_resampler_1/y_reg_reg[11]_i_262_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.235 r  wavelet_resampler_1/y_reg_reg[11]_i_215/CO[3]
                         net (fo=1, routed)           0.000    71.235    wavelet_resampler_1/y_reg_reg[11]_i_215_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.349 r  wavelet_resampler_1/y_reg_reg[11]_i_174/CO[3]
                         net (fo=1, routed)           0.000    71.349    wavelet_resampler_1/y_reg_reg[11]_i_174_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.463 r  wavelet_resampler_1/y_reg_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    71.463    wavelet_resampler_1/y_reg_reg[11]_i_136_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.577 r  wavelet_resampler_1/y_reg_reg[11]_i_102/CO[3]
                         net (fo=1, routed)           0.000    71.577    wavelet_resampler_1/y_reg_reg[11]_i_102_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.691 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    71.691    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.805 r  wavelet_resampler_1/y_reg_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    71.805    wavelet_resampler_1/y_reg_reg[11]_i_46_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.919 r  wavelet_resampler_1/y_reg_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    71.920    wavelet_resampler_1/y_reg_reg[11]_i_25_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.034 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.034    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.191 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[1]
                         net (fo=65, routed)          0.992    73.183    wavelet_resampler_1/y_reg_reg[11]_i_7_n_2
    SLICE_X50Y94         LUT5 (Prop_lut5_I0_O)        0.329    73.512 r  wavelet_resampler_1/y_reg[11]_i_374/O
                         net (fo=1, routed)           0.000    73.512    wavelet_resampler_1/y_reg[11]_i_374_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.045 r  wavelet_resampler_1/y_reg_reg[11]_i_307/CO[3]
                         net (fo=1, routed)           0.000    74.045    wavelet_resampler_1/y_reg_reg[11]_i_307_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.162 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    74.162    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.279 r  wavelet_resampler_1/y_reg_reg[11]_i_200/CO[3]
                         net (fo=1, routed)           0.000    74.279    wavelet_resampler_1/y_reg_reg[11]_i_200_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.396 r  wavelet_resampler_1/y_reg_reg[11]_i_159/CO[3]
                         net (fo=1, routed)           0.000    74.396    wavelet_resampler_1/y_reg_reg[11]_i_159_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.513 r  wavelet_resampler_1/y_reg_reg[11]_i_121/CO[3]
                         net (fo=1, routed)           0.000    74.513    wavelet_resampler_1/y_reg_reg[11]_i_121_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.630 r  wavelet_resampler_1/y_reg_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.001    74.631    wavelet_resampler_1/y_reg_reg[11]_i_87_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.747 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    74.747    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.864 r  wavelet_resampler_1/y_reg_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.864    wavelet_resampler_1/y_reg_reg[11]_i_31_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.981 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    74.981    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.210 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[2]
                         net (fo=67, routed)          0.750    75.961    wavelet_resampler_1/y_reg_reg[11]_i_8_n_1
    SLICE_X49Y101        LUT5 (Prop_lut5_I0_O)        0.310    76.271 r  wavelet_resampler_1/y_reg[11]_i_378/O
                         net (fo=1, routed)           0.000    76.271    wavelet_resampler_1/y_reg[11]_i_378_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.821 r  wavelet_resampler_1/y_reg_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    76.821    wavelet_resampler_1/y_reg_reg[11]_i_312_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.935 r  wavelet_resampler_1/y_reg_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    76.935    wavelet_resampler_1/y_reg_reg[11]_i_252_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.049 r  wavelet_resampler_1/y_reg_reg[11]_i_205/CO[3]
                         net (fo=1, routed)           0.000    77.049    wavelet_resampler_1/y_reg_reg[11]_i_205_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.163 r  wavelet_resampler_1/y_reg_reg[11]_i_164/CO[3]
                         net (fo=1, routed)           0.000    77.163    wavelet_resampler_1/y_reg_reg[11]_i_164_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.277 r  wavelet_resampler_1/y_reg_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000    77.277    wavelet_resampler_1/y_reg_reg[11]_i_126_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.391 r  wavelet_resampler_1/y_reg_reg[11]_i_92/CO[3]
                         net (fo=1, routed)           0.000    77.391    wavelet_resampler_1/y_reg_reg[11]_i_92_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.505 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.505    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.619 r  wavelet_resampler_1/y_reg_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.619    wavelet_resampler_1/y_reg_reg[11]_i_36_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.733 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.733    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    77.961 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=67, routed)          0.698    78.659    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X50Y108        LUT5 (Prop_lut5_I0_O)        0.313    78.972 r  wavelet_resampler_1/y_reg[11]_i_382/O
                         net (fo=1, routed)           0.000    78.972    wavelet_resampler_1/y_reg[11]_i_382_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.505 r  wavelet_resampler_1/y_reg_reg[11]_i_317/CO[3]
                         net (fo=1, routed)           0.000    79.505    wavelet_resampler_1/y_reg_reg[11]_i_317_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.622 r  wavelet_resampler_1/y_reg_reg[11]_i_257/CO[3]
                         net (fo=1, routed)           0.000    79.622    wavelet_resampler_1/y_reg_reg[11]_i_257_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.739 r  wavelet_resampler_1/y_reg_reg[11]_i_210/CO[3]
                         net (fo=1, routed)           0.000    79.739    wavelet_resampler_1/y_reg_reg[11]_i_210_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.856 r  wavelet_resampler_1/y_reg_reg[11]_i_169/CO[3]
                         net (fo=1, routed)           0.000    79.856    wavelet_resampler_1/y_reg_reg[11]_i_169_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.973 r  wavelet_resampler_1/y_reg_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    79.973    wavelet_resampler_1/y_reg_reg[11]_i_131_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.090 r  wavelet_resampler_1/y_reg_reg[11]_i_97/CO[3]
                         net (fo=1, routed)           0.000    80.090    wavelet_resampler_1/y_reg_reg[11]_i_97_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.207 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    80.207    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.324 r  wavelet_resampler_1/y_reg_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.324    wavelet_resampler_1/y_reg_reg[11]_i_41_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.441 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    80.441    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.670 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=67, routed)          0.736    81.405    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X51Y114        LUT5 (Prop_lut5_I0_O)        0.310    81.715 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    81.715    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.265 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    82.265    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.379 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    82.379    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.493 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    82.493    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.607 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    82.607    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.721 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.721    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.835 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.835    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.949 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.949    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.063 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.063    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.177 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.177    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.405 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=67, routed)          0.697    84.102    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X52Y121        LUT5 (Prop_lut5_I0_O)        0.313    84.415 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    84.415    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.948 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.948    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.065 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    85.065    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.182 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.182    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.299 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.009    85.308    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.425 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.425    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.542 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    85.542    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.659 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    85.659    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.776 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.776    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.893 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.893    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    86.122 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=67, routed)          0.721    86.843    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X50Y128        LUT5 (Prop_lut5_I0_O)        0.310    87.153 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    87.153    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.686 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    87.686    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.803 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    87.803    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X50Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.920 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.920    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X50Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.037 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    88.037    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X50Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.154 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    88.154    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.271 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    88.271    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.388 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    88.388    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.505 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.505    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.622 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.622    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    88.851 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=67, routed)          0.716    89.566    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X51Y134        LUT5 (Prop_lut5_I0_O)        0.310    89.876 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    89.876    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.426 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    90.426    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.540 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    90.540    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.654 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.654    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.768 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.768    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.882 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.882    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.996 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.996    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.110 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.110    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.224 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    91.224    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.338 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.338    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X51Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.566 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=67, routed)          0.936    92.502    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X53Y137        LUT3 (Prop_lut3_I0_O)        0.313    92.815 r  wavelet_resampler_1/y_reg[3]_i_170/O
                         net (fo=1, routed)           0.000    92.815    wavelet_resampler_1/y_reg[3]_i_170_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.347 r  wavelet_resampler_1/y_reg_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.347    wavelet_resampler_1/y_reg_reg[3]_i_146_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.461 r  wavelet_resampler_1/y_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    93.461    wavelet_resampler_1/y_reg_reg[3]_i_126_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.575 r  wavelet_resampler_1/y_reg_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    93.575    wavelet_resampler_1/y_reg_reg[3]_i_106_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.689 r  wavelet_resampler_1/y_reg_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    93.689    wavelet_resampler_1/y_reg_reg[3]_i_86_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.803 r  wavelet_resampler_1/y_reg_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.803    wavelet_resampler_1/y_reg_reg[3]_i_66_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.917 r  wavelet_resampler_1/y_reg_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.917    wavelet_resampler_1/y_reg_reg[3]_i_46_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.031 r  wavelet_resampler_1/y_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    94.031    wavelet_resampler_1/y_reg_reg[3]_i_26_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.145 r  wavelet_resampler_1/y_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.145    wavelet_resampler_1/y_reg_reg[3]_i_11_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.373 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=67, routed)          0.963    95.336    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X52Y139        LUT3 (Prop_lut3_I0_O)        0.313    95.649 r  wavelet_resampler_1/y_reg[3]_i_174/O
                         net (fo=1, routed)           0.000    95.649    wavelet_resampler_1/y_reg[3]_i_174_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.182 r  wavelet_resampler_1/y_reg_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    96.182    wavelet_resampler_1/y_reg_reg[3]_i_151_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.299 r  wavelet_resampler_1/y_reg_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    96.299    wavelet_resampler_1/y_reg_reg[3]_i_131_n_0
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.416 r  wavelet_resampler_1/y_reg_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.416    wavelet_resampler_1/y_reg_reg[3]_i_111_n_0
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.533 r  wavelet_resampler_1/y_reg_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    96.533    wavelet_resampler_1/y_reg_reg[3]_i_91_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.650 r  wavelet_resampler_1/y_reg_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    96.650    wavelet_resampler_1/y_reg_reg[3]_i_71_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.767 r  wavelet_resampler_1/y_reg_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.767    wavelet_resampler_1/y_reg_reg[3]_i_51_n_0
    SLICE_X52Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.884 r  wavelet_resampler_1/y_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    96.884    wavelet_resampler_1/y_reg_reg[3]_i_31_n_0
    SLICE_X52Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.001 r  wavelet_resampler_1/y_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.001    wavelet_resampler_1/y_reg_reg[3]_i_15_n_0
    SLICE_X52Y147        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    97.230 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=67, routed)          1.012    98.242    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X50Y138        LUT5 (Prop_lut5_I0_O)        0.310    98.552 r  wavelet_resampler_1/y_reg[3]_i_197/O
                         net (fo=1, routed)           0.000    98.552    wavelet_resampler_1/y_reg[3]_i_197_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.085 r  wavelet_resampler_1/y_reg_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    99.085    wavelet_resampler_1/y_reg_reg[3]_i_176_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.202 r  wavelet_resampler_1/y_reg_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    99.202    wavelet_resampler_1/y_reg_reg[3]_i_156_n_0
    SLICE_X50Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.319 r  wavelet_resampler_1/y_reg_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    99.319    wavelet_resampler_1/y_reg_reg[3]_i_136_n_0
    SLICE_X50Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.436 r  wavelet_resampler_1/y_reg_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    99.436    wavelet_resampler_1/y_reg_reg[3]_i_116_n_0
    SLICE_X50Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.553 r  wavelet_resampler_1/y_reg_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    99.553    wavelet_resampler_1/y_reg_reg[3]_i_96_n_0
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.670 r  wavelet_resampler_1/y_reg_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    99.670    wavelet_resampler_1/y_reg_reg[3]_i_76_n_0
    SLICE_X50Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.787 r  wavelet_resampler_1/y_reg_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    99.787    wavelet_resampler_1/y_reg_reg[3]_i_56_n_0
    SLICE_X50Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.904 r  wavelet_resampler_1/y_reg_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.904    wavelet_resampler_1/y_reg_reg[3]_i_36_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.021 r  wavelet_resampler_1/y_reg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000   100.021    wavelet_resampler_1/y_reg_reg[3]_i_19_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.250 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[2]
                         net (fo=67, routed)          0.992   101.242    wavelet_resampler_1/y_reg_reg[3]_i_9_n_1
    SLICE_X49Y138        LUT5 (Prop_lut5_I0_O)        0.310   101.552 r  wavelet_resampler_1/y_reg[3]_i_200/O
                         net (fo=1, routed)           0.000   101.552    wavelet_resampler_1/y_reg[3]_i_200_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.102 r  wavelet_resampler_1/y_reg_reg[3]_i_181/CO[3]
                         net (fo=1, routed)           0.000   102.102    wavelet_resampler_1/y_reg_reg[3]_i_181_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.216 r  wavelet_resampler_1/y_reg_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.000   102.216    wavelet_resampler_1/y_reg_reg[3]_i_161_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  wavelet_resampler_1/y_reg_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000   102.330    wavelet_resampler_1/y_reg_reg[3]_i_141_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  wavelet_resampler_1/y_reg_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000   102.444    wavelet_resampler_1/y_reg_reg[3]_i_121_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.558 r  wavelet_resampler_1/y_reg_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000   102.558    wavelet_resampler_1/y_reg_reg[3]_i_101_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.672 r  wavelet_resampler_1/y_reg_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000   102.672    wavelet_resampler_1/y_reg_reg[3]_i_81_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.786 r  wavelet_resampler_1/y_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.786    wavelet_resampler_1/y_reg_reg[3]_i_61_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.900 r  wavelet_resampler_1/y_reg_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000   102.900    wavelet_resampler_1/y_reg_reg[3]_i_41_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.014 r  wavelet_resampler_1/y_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.014    wavelet_resampler_1/y_reg_reg[3]_i_23_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.171 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[1]
                         net (fo=1, routed)           0.610   103.781    wavelet_resampler_1/y_reg_reg[3]_i_10_n_2
    SLICE_X48Y147        LUT4 (Prop_lut4_I3_O)        0.329   104.110 r  wavelet_resampler_1/y_reg[3]_i_6/O
                         net (fo=1, routed)           0.000   104.110    wavelet_resampler_1/y_reg[3]_i_6_n_0
    SLICE_X48Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   104.642 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.642    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   104.881 r  wavelet_resampler_1/y_reg_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000   104.881    wavelet_resampler_1/y_reg_reg[7]_i_1_n_5
    SLICE_X48Y148        FDRE                                         r  wavelet_resampler_1/y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.610    14.981    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y148        FDRE                                         r  wavelet_resampler_1/y_reg_reg[6]/C
                         clock pessimism              0.180    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.062    15.188    wavelet_resampler_1/y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                        -104.882    
  -------------------------------------------------------------------
                         slack                                -89.693    

Slack (VIOLATED) :        -89.677ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        99.652ns  (logic 65.060ns (65.287%)  route 34.592ns (34.713%))
  Logic Levels:           332  (CARRY4=294 LUT1=1 LUT3=3 LUT4=2 LUT5=32)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.662     5.213    wavelet_resampler_1/CLK100MHZ
    DSP48_X1Y16          DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.647 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.777     6.424    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X55Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.548 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.189     6.737    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.332 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.332    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  wavelet_resampler_1/y_reg_reg[11]_i_422/CO[3]
                         net (fo=1, routed)           0.000     7.449    wavelet_resampler_1/y_reg_reg[11]_i_422_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  wavelet_resampler_1/y_reg_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000     7.566    wavelet_resampler_1/y_reg_reg[11]_i_383_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  wavelet_resampler_1/y_reg_reg[11]_i_399/CO[3]
                         net (fo=1, routed)           0.000     7.683    wavelet_resampler_1/y_reg_reg[11]_i_399_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  wavelet_resampler_1/y_reg_reg[11]_i_554/CO[3]
                         net (fo=1, routed)           0.000     7.800    wavelet_resampler_1/y_reg_reg[11]_i_554_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  wavelet_resampler_1/y_reg_reg[11]_i_684/CO[3]
                         net (fo=1, routed)           0.000     7.917    wavelet_resampler_1/y_reg_reg[11]_i_684_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  wavelet_resampler_1/y_reg_reg[11]_i_798/CO[3]
                         net (fo=1, routed)           0.000     8.034    wavelet_resampler_1/y_reg_reg[11]_i_798_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  wavelet_resampler_1/y_reg_reg[11]_i_897/CO[3]
                         net (fo=1, routed)           0.000     8.151    wavelet_resampler_1/y_reg_reg[11]_i_897_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  wavelet_resampler_1/y_reg_reg[11]_i_979/CO[3]
                         net (fo=2, routed)           1.043     9.311    wavelet_resampler_1/y_reg_reg[11]_i_979_n_0
    SLICE_X55Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.435 r  wavelet_resampler_1/y_reg[11]_i_1020/O
                         net (fo=1, routed)           0.000     9.435    wavelet_resampler_1/y_reg[11]_i_1020_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.967 r  wavelet_resampler_1/y_reg_reg[11]_i_987/CO[3]
                         net (fo=1, routed)           0.000     9.967    wavelet_resampler_1/y_reg_reg[11]_i_987_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  wavelet_resampler_1/y_reg_reg[11]_i_982/CO[3]
                         net (fo=1, routed)           0.000    10.081    wavelet_resampler_1/y_reg_reg[11]_i_982_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  wavelet_resampler_1/y_reg_reg[11]_i_980/CO[3]
                         net (fo=14, routed)          0.905    11.099    wavelet_resampler_1/y_reg_reg[11]_i_980_n_0
    SLICE_X53Y43         LUT4 (Prop_lut4_I0_O)        0.124    11.223 r  wavelet_resampler_1/y_reg[11]_i_995/O
                         net (fo=1, routed)           0.000    11.223    wavelet_resampler_1/y_reg[11]_i_995_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.773 r  wavelet_resampler_1/y_reg_reg[11]_i_970/CO[3]
                         net (fo=1, routed)           0.000    11.773    wavelet_resampler_1/y_reg_reg[11]_i_970_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  wavelet_resampler_1/y_reg_reg[11]_i_965/CO[3]
                         net (fo=1, routed)           0.000    11.887    wavelet_resampler_1/y_reg_reg[11]_i_965_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.001 r  wavelet_resampler_1/y_reg_reg[11]_i_964/CO[3]
                         net (fo=1, routed)           0.000    12.001    wavelet_resampler_1/y_reg_reg[11]_i_964_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.158 r  wavelet_resampler_1/y_reg_reg[11]_i_961/CO[1]
                         net (fo=16, routed)          0.920    13.078    wavelet_resampler_1/y_reg_reg[11]_i_961_n_2
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.329    13.407 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000    13.407    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.940 r  wavelet_resampler_1/y_reg_reg[11]_i_952/CO[3]
                         net (fo=1, routed)           0.000    13.940    wavelet_resampler_1/y_reg_reg[11]_i_952_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.057 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000    14.057    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.174 r  wavelet_resampler_1/y_reg_reg[11]_i_946/CO[3]
                         net (fo=1, routed)           0.000    14.174    wavelet_resampler_1/y_reg_reg[11]_i_946_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.403 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[2]
                         net (fo=18, routed)          0.660    15.064    wavelet_resampler_1/y_reg_reg[11]_i_942_n_1
    SLICE_X55Y45         LUT5 (Prop_lut5_I0_O)        0.310    15.374 r  wavelet_resampler_1/y_reg[11]_i_960/O
                         net (fo=1, routed)           0.000    15.374    wavelet_resampler_1/y_reg[11]_i_960_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.924 r  wavelet_resampler_1/y_reg_reg[11]_i_933/CO[3]
                         net (fo=1, routed)           0.000    15.924    wavelet_resampler_1/y_reg_reg[11]_i_933_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.038 r  wavelet_resampler_1/y_reg_reg[11]_i_928/CO[3]
                         net (fo=1, routed)           0.000    16.038    wavelet_resampler_1/y_reg_reg[11]_i_928_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.152 r  wavelet_resampler_1/y_reg_reg[11]_i_927/CO[3]
                         net (fo=1, routed)           0.000    16.152    wavelet_resampler_1/y_reg_reg[11]_i_927_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.266 r  wavelet_resampler_1/y_reg_reg[11]_i_922/CO[3]
                         net (fo=20, routed)          0.992    17.258    wavelet_resampler_1/y_reg_reg[11]_i_922_n_0
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.124    17.382 r  wavelet_resampler_1/y_reg[11]_i_941/O
                         net (fo=1, routed)           0.000    17.382    wavelet_resampler_1/y_reg[11]_i_941_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.915 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.915    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.032 r  wavelet_resampler_1/y_reg_reg[11]_i_904/CO[3]
                         net (fo=1, routed)           0.000    18.032    wavelet_resampler_1/y_reg_reg[11]_i_904_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.149 r  wavelet_resampler_1/y_reg_reg[11]_i_903/CO[3]
                         net (fo=1, routed)           0.000    18.149    wavelet_resampler_1/y_reg_reg[11]_i_903_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.266 r  wavelet_resampler_1/y_reg_reg[11]_i_902/CO[3]
                         net (fo=1, routed)           0.000    18.266    wavelet_resampler_1/y_reg_reg[11]_i_902_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.520 r  wavelet_resampler_1/y_reg_reg[11]_i_880/CO[0]
                         net (fo=22, routed)          1.046    19.565    wavelet_resampler_1/y_reg_reg[11]_i_880_n_3
    SLICE_X56Y39         LUT5 (Prop_lut5_I0_O)        0.367    19.932 r  wavelet_resampler_1/y_reg[11]_i_917/O
                         net (fo=1, routed)           0.000    19.932    wavelet_resampler_1/y_reg[11]_i_917_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.465 r  wavelet_resampler_1/y_reg_reg[11]_i_888/CO[3]
                         net (fo=1, routed)           0.000    20.465    wavelet_resampler_1/y_reg_reg[11]_i_888_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.582 r  wavelet_resampler_1/y_reg_reg[11]_i_883/CO[3]
                         net (fo=1, routed)           0.000    20.582    wavelet_resampler_1/y_reg_reg[11]_i_883_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.699 r  wavelet_resampler_1/y_reg_reg[11]_i_882/CO[3]
                         net (fo=1, routed)           0.000    20.699    wavelet_resampler_1/y_reg_reg[11]_i_882_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.816 r  wavelet_resampler_1/y_reg_reg[11]_i_879/CO[3]
                         net (fo=1, routed)           0.000    20.816    wavelet_resampler_1/y_reg_reg[11]_i_879_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.973 r  wavelet_resampler_1/y_reg_reg[11]_i_857/CO[1]
                         net (fo=24, routed)          0.851    21.825    wavelet_resampler_1/y_reg_reg[11]_i_857_n_2
    SLICE_X57Y40         LUT5 (Prop_lut5_I0_O)        0.332    22.157 r  wavelet_resampler_1/y_reg[11]_i_896/O
                         net (fo=1, routed)           0.000    22.157    wavelet_resampler_1/y_reg[11]_i_896_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.707 r  wavelet_resampler_1/y_reg_reg[11]_i_866/CO[3]
                         net (fo=1, routed)           0.000    22.707    wavelet_resampler_1/y_reg_reg[11]_i_866_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.821 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000    22.821    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.935 r  wavelet_resampler_1/y_reg_reg[11]_i_860/CO[3]
                         net (fo=1, routed)           0.000    22.935    wavelet_resampler_1/y_reg_reg[11]_i_860_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.049 r  wavelet_resampler_1/y_reg_reg[11]_i_856/CO[3]
                         net (fo=1, routed)           0.000    23.049    wavelet_resampler_1/y_reg_reg[11]_i_856_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.277 r  wavelet_resampler_1/y_reg_reg[11]_i_833/CO[2]
                         net (fo=26, routed)          0.805    24.082    wavelet_resampler_1/y_reg_reg[11]_i_833_n_1
    SLICE_X58Y41         LUT5 (Prop_lut5_I0_O)        0.313    24.395 r  wavelet_resampler_1/y_reg[11]_i_874/O
                         net (fo=1, routed)           0.000    24.395    wavelet_resampler_1/y_reg[11]_i_874_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.945 r  wavelet_resampler_1/y_reg_reg[11]_i_843/CO[3]
                         net (fo=1, routed)           0.000    24.945    wavelet_resampler_1/y_reg_reg[11]_i_843_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.059 r  wavelet_resampler_1/y_reg_reg[11]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.059    wavelet_resampler_1/y_reg_reg[11]_i_838_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.173 r  wavelet_resampler_1/y_reg_reg[11]_i_837/CO[3]
                         net (fo=1, routed)           0.000    25.173    wavelet_resampler_1/y_reg_reg[11]_i_837_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.287 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    25.287    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.401 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=28, routed)          1.171    26.572    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I0_O)        0.124    26.696 r  wavelet_resampler_1/y_reg[11]_i_851/O
                         net (fo=1, routed)           0.000    26.696    wavelet_resampler_1/y_reg[11]_i_851_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.246 r  wavelet_resampler_1/y_reg_reg[11]_i_815/CO[3]
                         net (fo=1, routed)           0.000    27.246    wavelet_resampler_1/y_reg_reg[11]_i_815_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.360 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    27.360    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.474 r  wavelet_resampler_1/y_reg_reg[11]_i_809/CO[3]
                         net (fo=1, routed)           0.000    27.474    wavelet_resampler_1/y_reg_reg[11]_i_809_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.588 r  wavelet_resampler_1/y_reg_reg[11]_i_803/CO[3]
                         net (fo=1, routed)           0.000    27.588    wavelet_resampler_1/y_reg_reg[11]_i_803_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.702 r  wavelet_resampler_1/y_reg_reg[11]_i_782/CO[3]
                         net (fo=1, routed)           0.000    27.702    wavelet_resampler_1/y_reg_reg[11]_i_782_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.973 r  wavelet_resampler_1/y_reg_reg[11]_i_756/CO[0]
                         net (fo=30, routed)          0.824    28.797    wavelet_resampler_1/y_reg_reg[11]_i_756_n_3
    SLICE_X61Y41         LUT5 (Prop_lut5_I0_O)        0.373    29.170 r  wavelet_resampler_1/y_reg[11]_i_823/O
                         net (fo=1, routed)           0.000    29.170    wavelet_resampler_1/y_reg[11]_i_823_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.720 r  wavelet_resampler_1/y_reg_reg[11]_i_789/CO[3]
                         net (fo=1, routed)           0.000    29.720    wavelet_resampler_1/y_reg_reg[11]_i_789_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.834 r  wavelet_resampler_1/y_reg_reg[11]_i_784/CO[3]
                         net (fo=1, routed)           0.000    29.834    wavelet_resampler_1/y_reg_reg[11]_i_784_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.948 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    29.948    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.062 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    30.062    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.176 r  wavelet_resampler_1/y_reg_reg[11]_i_755/CO[3]
                         net (fo=1, routed)           0.000    30.176    wavelet_resampler_1/y_reg_reg[11]_i_755_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.333 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[1]
                         net (fo=32, routed)          0.907    31.239    wavelet_resampler_1/y_reg_reg[11]_i_728_n_2
    SLICE_X60Y43         LUT5 (Prop_lut5_I0_O)        0.329    31.568 r  wavelet_resampler_1/y_reg[11]_i_797/O
                         net (fo=1, routed)           0.000    31.568    wavelet_resampler_1/y_reg[11]_i_797_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.101 r  wavelet_resampler_1/y_reg_reg[11]_i_764/CO[3]
                         net (fo=1, routed)           0.000    32.101    wavelet_resampler_1/y_reg_reg[11]_i_764_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.218 r  wavelet_resampler_1/y_reg_reg[11]_i_759/CO[3]
                         net (fo=1, routed)           0.000    32.218    wavelet_resampler_1/y_reg_reg[11]_i_759_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.335 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000    32.335    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.452 r  wavelet_resampler_1/y_reg_reg[11]_i_750/CO[3]
                         net (fo=1, routed)           0.000    32.452    wavelet_resampler_1/y_reg_reg[11]_i_750_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.569 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    32.569    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.798 r  wavelet_resampler_1/y_reg_reg[11]_i_695/CO[2]
                         net (fo=34, routed)          0.494    33.292    wavelet_resampler_1/y_reg_reg[11]_i_695_n_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I0_O)        0.310    33.602 r  wavelet_resampler_1/y_reg[11]_i_772/O
                         net (fo=1, routed)           0.000    33.602    wavelet_resampler_1/y_reg[11]_i_772_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.152 r  wavelet_resampler_1/y_reg_reg[11]_i_737/CO[3]
                         net (fo=1, routed)           0.000    34.152    wavelet_resampler_1/y_reg_reg[11]_i_737_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.266 r  wavelet_resampler_1/y_reg_reg[11]_i_732/CO[3]
                         net (fo=1, routed)           0.000    34.266    wavelet_resampler_1/y_reg_reg[11]_i_732_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.380 r  wavelet_resampler_1/y_reg_reg[11]_i_731/CO[3]
                         net (fo=1, routed)           0.001    34.381    wavelet_resampler_1/y_reg_reg[11]_i_731_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.495 r  wavelet_resampler_1/y_reg_reg[11]_i_722/CO[3]
                         net (fo=1, routed)           0.000    34.495    wavelet_resampler_1/y_reg_reg[11]_i_722_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.609 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.000    34.609    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.723 r  wavelet_resampler_1/y_reg_reg[11]_i_664/CO[3]
                         net (fo=36, routed)          1.174    35.897    wavelet_resampler_1/y_reg_reg[11]_i_664_n_0
    SLICE_X62Y46         LUT5 (Prop_lut5_I0_O)        0.124    36.021 r  wavelet_resampler_1/y_reg[11]_i_745/O
                         net (fo=1, routed)           0.000    36.021    wavelet_resampler_1/y_reg[11]_i_745_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.571 r  wavelet_resampler_1/y_reg_reg[11]_i_705/CO[3]
                         net (fo=1, routed)           0.000    36.571    wavelet_resampler_1/y_reg_reg[11]_i_705_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.685 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[3]
                         net (fo=1, routed)           0.000    36.685    wavelet_resampler_1/y_reg_reg[11]_i_700_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    36.799    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  wavelet_resampler_1/y_reg_reg[11]_i_689/CO[3]
                         net (fo=1, routed)           0.001    36.914    wavelet_resampler_1/y_reg_reg[11]_i_689_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.028 r  wavelet_resampler_1/y_reg_reg[11]_i_663/CO[3]
                         net (fo=1, routed)           0.000    37.028    wavelet_resampler_1/y_reg_reg[11]_i_663_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.142 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[3]
                         net (fo=1, routed)           0.000    37.142    wavelet_resampler_1/y_reg_reg[11]_i_638_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.413 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[0]
                         net (fo=38, routed)          1.011    38.424    wavelet_resampler_1/y_reg_reg[11]_i_607_n_3
    SLICE_X63Y47         LUT5 (Prop_lut5_I0_O)        0.373    38.797 r  wavelet_resampler_1/y_reg[11]_i_713/O
                         net (fo=1, routed)           0.000    38.797    wavelet_resampler_1/y_reg[11]_i_713_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.347 r  wavelet_resampler_1/y_reg_reg[11]_i_675/CO[3]
                         net (fo=1, routed)           0.000    39.347    wavelet_resampler_1/y_reg_reg[11]_i_675_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.461 r  wavelet_resampler_1/y_reg_reg[11]_i_670/CO[3]
                         net (fo=1, routed)           0.000    39.461    wavelet_resampler_1/y_reg_reg[11]_i_670_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.575 r  wavelet_resampler_1/y_reg_reg[11]_i_669/CO[3]
                         net (fo=1, routed)           0.001    39.576    wavelet_resampler_1/y_reg_reg[11]_i_669_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.690 r  wavelet_resampler_1/y_reg_reg[11]_i_658/CO[3]
                         net (fo=1, routed)           0.000    39.690    wavelet_resampler_1/y_reg_reg[11]_i_658_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.804 r  wavelet_resampler_1/y_reg_reg[11]_i_633/CO[3]
                         net (fo=1, routed)           0.000    39.804    wavelet_resampler_1/y_reg_reg[11]_i_633_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.918 r  wavelet_resampler_1/y_reg_reg[11]_i_606/CO[3]
                         net (fo=1, routed)           0.000    39.918    wavelet_resampler_1/y_reg_reg[11]_i_606_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.075 r  wavelet_resampler_1/y_reg_reg[11]_i_570/CO[1]
                         net (fo=40, routed)          0.863    40.938    wavelet_resampler_1/y_reg_reg[11]_i_570_n_2
    SLICE_X59Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.723 r  wavelet_resampler_1/y_reg_reg[11]_i_645/CO[3]
                         net (fo=1, routed)           0.001    41.724    wavelet_resampler_1/y_reg_reg[11]_i_645_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.838 r  wavelet_resampler_1/y_reg_reg[11]_i_640/CO[3]
                         net (fo=1, routed)           0.000    41.838    wavelet_resampler_1/y_reg_reg[11]_i_640_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.952 r  wavelet_resampler_1/y_reg_reg[11]_i_639/CO[3]
                         net (fo=1, routed)           0.000    41.952    wavelet_resampler_1/y_reg_reg[11]_i_639_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.066 r  wavelet_resampler_1/y_reg_reg[11]_i_628/CO[3]
                         net (fo=1, routed)           0.000    42.066    wavelet_resampler_1/y_reg_reg[11]_i_628_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.180 r  wavelet_resampler_1/y_reg_reg[11]_i_601/CO[3]
                         net (fo=1, routed)           0.000    42.180    wavelet_resampler_1/y_reg_reg[11]_i_601_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.294 r  wavelet_resampler_1/y_reg_reg[11]_i_569/CO[3]
                         net (fo=1, routed)           0.000    42.294    wavelet_resampler_1/y_reg_reg[11]_i_569_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.522 r  wavelet_resampler_1/y_reg_reg[11]_i_535/CO[2]
                         net (fo=42, routed)          0.718    43.240    wavelet_resampler_1/y_reg_reg[11]_i_535_n_1
    SLICE_X58Y51         LUT5 (Prop_lut5_I0_O)        0.313    43.553 r  wavelet_resampler_1/y_reg[11]_i_653/O
                         net (fo=1, routed)           0.000    43.553    wavelet_resampler_1/y_reg[11]_i_653_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.103 r  wavelet_resampler_1/y_reg_reg[11]_i_615/CO[3]
                         net (fo=1, routed)           0.000    44.103    wavelet_resampler_1/y_reg_reg[11]_i_615_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.217 r  wavelet_resampler_1/y_reg_reg[11]_i_610/CO[3]
                         net (fo=1, routed)           0.000    44.217    wavelet_resampler_1/y_reg_reg[11]_i_610_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.331 r  wavelet_resampler_1/y_reg_reg[11]_i_609/CO[3]
                         net (fo=1, routed)           0.000    44.331    wavelet_resampler_1/y_reg_reg[11]_i_609_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.445 r  wavelet_resampler_1/y_reg_reg[11]_i_596/CO[3]
                         net (fo=1, routed)           0.000    44.445    wavelet_resampler_1/y_reg_reg[11]_i_596_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.559 r  wavelet_resampler_1/y_reg_reg[11]_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.559    wavelet_resampler_1/y_reg_reg[11]_i_564_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.673 r  wavelet_resampler_1/y_reg_reg[11]_i_534/CO[3]
                         net (fo=1, routed)           0.000    44.673    wavelet_resampler_1/y_reg_reg[11]_i_534_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.787 r  wavelet_resampler_1/y_reg_reg[11]_i_500/CO[3]
                         net (fo=44, routed)          1.306    46.094    wavelet_resampler_1/y_reg_reg[11]_i_500_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124    46.218 r  wavelet_resampler_1/y_reg[11]_i_623/O
                         net (fo=1, routed)           0.000    46.218    wavelet_resampler_1/y_reg[11]_i_623_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.768 r  wavelet_resampler_1/y_reg_reg[11]_i_579/CO[3]
                         net (fo=1, routed)           0.000    46.768    wavelet_resampler_1/y_reg_reg[11]_i_579_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.882 r  wavelet_resampler_1/y_reg_reg[11]_i_574/CO[3]
                         net (fo=1, routed)           0.000    46.882    wavelet_resampler_1/y_reg_reg[11]_i_574_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.996 r  wavelet_resampler_1/y_reg_reg[11]_i_573/CO[3]
                         net (fo=1, routed)           0.000    46.996    wavelet_resampler_1/y_reg_reg[11]_i_573_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.110 r  wavelet_resampler_1/y_reg_reg[11]_i_559/CO[3]
                         net (fo=1, routed)           0.000    47.110    wavelet_resampler_1/y_reg_reg[11]_i_559_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.224 r  wavelet_resampler_1/y_reg_reg[11]_i_529/CO[3]
                         net (fo=1, routed)           0.000    47.224    wavelet_resampler_1/y_reg_reg[11]_i_529_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.338 r  wavelet_resampler_1/y_reg_reg[11]_i_499/CO[3]
                         net (fo=1, routed)           0.000    47.338    wavelet_resampler_1/y_reg_reg[11]_i_499_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.452 r  wavelet_resampler_1/y_reg_reg[11]_i_465/CO[3]
                         net (fo=1, routed)           0.000    47.452    wavelet_resampler_1/y_reg_reg[11]_i_465_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.723 r  wavelet_resampler_1/y_reg_reg[11]_i_420/CO[0]
                         net (fo=46, routed)          1.038    48.760    wavelet_resampler_1/y_reg_reg[11]_i_420_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I0_O)        0.373    49.133 r  wavelet_resampler_1/y_reg[11]_i_587/O
                         net (fo=1, routed)           0.000    49.133    wavelet_resampler_1/y_reg[11]_i_587_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.666 r  wavelet_resampler_1/y_reg_reg[11]_i_545/CO[3]
                         net (fo=1, routed)           0.000    49.666    wavelet_resampler_1/y_reg_reg[11]_i_545_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.783 r  wavelet_resampler_1/y_reg_reg[11]_i_540/CO[3]
                         net (fo=1, routed)           0.000    49.783    wavelet_resampler_1/y_reg_reg[11]_i_540_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.900 r  wavelet_resampler_1/y_reg_reg[11]_i_539/CO[3]
                         net (fo=1, routed)           0.000    49.900    wavelet_resampler_1/y_reg_reg[11]_i_539_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.017 r  wavelet_resampler_1/y_reg_reg[11]_i_524/CO[3]
                         net (fo=1, routed)           0.000    50.017    wavelet_resampler_1/y_reg_reg[11]_i_524_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.134 r  wavelet_resampler_1/y_reg_reg[11]_i_494/CO[3]
                         net (fo=1, routed)           0.000    50.134    wavelet_resampler_1/y_reg_reg[11]_i_494_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.251 r  wavelet_resampler_1/y_reg_reg[11]_i_460/CO[3]
                         net (fo=1, routed)           0.000    50.251    wavelet_resampler_1/y_reg_reg[11]_i_460_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.368 r  wavelet_resampler_1/y_reg_reg[11]_i_419/CO[3]
                         net (fo=1, routed)           0.000    50.368    wavelet_resampler_1/y_reg_reg[11]_i_419_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.525 r  wavelet_resampler_1/y_reg_reg[11]_i_368/CO[1]
                         net (fo=48, routed)          0.843    51.368    wavelet_resampler_1/y_reg_reg[11]_i_368_n_2
    SLICE_X53Y58         LUT5 (Prop_lut5_I0_O)        0.332    51.700 r  wavelet_resampler_1/y_reg[11]_i_553/O
                         net (fo=1, routed)           0.000    51.700    wavelet_resampler_1/y_reg[11]_i_553_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.250 r  wavelet_resampler_1/y_reg_reg[11]_i_511/CO[3]
                         net (fo=1, routed)           0.000    52.250    wavelet_resampler_1/y_reg_reg[11]_i_511_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  wavelet_resampler_1/y_reg_reg[11]_i_506/CO[3]
                         net (fo=1, routed)           0.000    52.364    wavelet_resampler_1/y_reg_reg[11]_i_506_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.478 r  wavelet_resampler_1/y_reg_reg[11]_i_505/CO[3]
                         net (fo=1, routed)           0.000    52.478    wavelet_resampler_1/y_reg_reg[11]_i_505_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.592 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    52.592    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.706 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    52.706    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.820 r  wavelet_resampler_1/y_reg_reg[11]_i_414/CO[3]
                         net (fo=1, routed)           0.000    52.820    wavelet_resampler_1/y_reg_reg[11]_i_414_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.934 r  wavelet_resampler_1/y_reg_reg[11]_i_367/CO[3]
                         net (fo=1, routed)           0.000    52.934    wavelet_resampler_1/y_reg_reg[11]_i_367_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.162 r  wavelet_resampler_1/y_reg_reg[11]_i_303/CO[2]
                         net (fo=50, routed)          0.740    53.903    wavelet_resampler_1/y_reg_reg[11]_i_303_n_1
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.313    54.216 r  wavelet_resampler_1/y_reg[11]_i_519/O
                         net (fo=1, routed)           0.000    54.216    wavelet_resampler_1/y_reg[11]_i_519_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.749 r  wavelet_resampler_1/y_reg_reg[11]_i_476/CO[3]
                         net (fo=1, routed)           0.000    54.749    wavelet_resampler_1/y_reg_reg[11]_i_476_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.866 r  wavelet_resampler_1/y_reg_reg[11]_i_471/CO[3]
                         net (fo=1, routed)           0.000    54.866    wavelet_resampler_1/y_reg_reg[11]_i_471_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.983 r  wavelet_resampler_1/y_reg_reg[11]_i_470/CO[3]
                         net (fo=1, routed)           0.000    54.983    wavelet_resampler_1/y_reg_reg[11]_i_470_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.100 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    55.100    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.217 r  wavelet_resampler_1/y_reg_reg[11]_i_409/CO[3]
                         net (fo=1, routed)           0.000    55.217    wavelet_resampler_1/y_reg_reg[11]_i_409_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.334 r  wavelet_resampler_1/y_reg_reg[11]_i_362/CO[3]
                         net (fo=1, routed)           0.000    55.334    wavelet_resampler_1/y_reg_reg[11]_i_362_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.451 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    55.451    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.568 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=52, routed)          1.039    56.607    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124    56.731 r  wavelet_resampler_1/y_reg[11]_i_484/O
                         net (fo=1, routed)           0.000    56.731    wavelet_resampler_1/y_reg[11]_i_484_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.281 r  wavelet_resampler_1/y_reg_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    57.281    wavelet_resampler_1/y_reg_reg[11]_i_433_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.395 r  wavelet_resampler_1/y_reg_reg[11]_i_428/CO[3]
                         net (fo=1, routed)           0.000    57.395    wavelet_resampler_1/y_reg_reg[11]_i_428_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.509 r  wavelet_resampler_1/y_reg_reg[11]_i_427/CO[3]
                         net (fo=1, routed)           0.000    57.509    wavelet_resampler_1/y_reg_reg[11]_i_427_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  wavelet_resampler_1/y_reg_reg[11]_i_404/CO[3]
                         net (fo=1, routed)           0.000    57.623    wavelet_resampler_1/y_reg_reg[11]_i_404_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.737 r  wavelet_resampler_1/y_reg_reg[11]_i_357/CO[3]
                         net (fo=1, routed)           0.000    57.737    wavelet_resampler_1/y_reg_reg[11]_i_357_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.851 r  wavelet_resampler_1/y_reg_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    57.851    wavelet_resampler_1/y_reg_reg[11]_i_297_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.965 r  wavelet_resampler_1/y_reg_reg[11]_i_241/CO[3]
                         net (fo=1, routed)           0.000    57.965    wavelet_resampler_1/y_reg_reg[11]_i_241_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.079 r  wavelet_resampler_1/y_reg_reg[11]_i_199/CO[3]
                         net (fo=1, routed)           0.009    58.088    wavelet_resampler_1/y_reg_reg[11]_i_199_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.359 r  wavelet_resampler_1/y_reg_reg[11]_i_157/CO[0]
                         net (fo=54, routed)          0.739    59.098    wavelet_resampler_1/y_reg_reg[11]_i_157_n_3
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.373    59.471 r  wavelet_resampler_1/y_reg[11]_i_441/O
                         net (fo=1, routed)           0.000    59.471    wavelet_resampler_1/y_reg[11]_i_441_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.004 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.009    60.013    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.130 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    60.130    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.247 r  wavelet_resampler_1/y_reg_reg[11]_i_384/CO[3]
                         net (fo=1, routed)           0.000    60.247    wavelet_resampler_1/y_reg_reg[11]_i_384_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.364 r  wavelet_resampler_1/y_reg_reg[11]_i_352/CO[3]
                         net (fo=1, routed)           0.000    60.364    wavelet_resampler_1/y_reg_reg[11]_i_352_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.481 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    60.481    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.598 r  wavelet_resampler_1/y_reg_reg[11]_i_236/CO[3]
                         net (fo=1, routed)           0.000    60.598    wavelet_resampler_1/y_reg_reg[11]_i_236_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.715 r  wavelet_resampler_1/y_reg_reg[11]_i_194/CO[3]
                         net (fo=1, routed)           0.000    60.715    wavelet_resampler_1/y_reg_reg[11]_i_194_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.832 r  wavelet_resampler_1/y_reg_reg[11]_i_156/CO[3]
                         net (fo=1, routed)           0.000    60.832    wavelet_resampler_1/y_reg_reg[11]_i_156_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.989 r  wavelet_resampler_1/y_reg_reg[11]_i_118/CO[1]
                         net (fo=56, routed)          0.782    61.771    wavelet_resampler_1/y_reg_reg[11]_i_118_n_2
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.332    62.103 r  wavelet_resampler_1/y_reg[11]_i_398/O
                         net (fo=1, routed)           0.000    62.103    wavelet_resampler_1/y_reg[11]_i_398_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.636 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    62.636    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.753 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    62.753    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.870 r  wavelet_resampler_1/y_reg_reg[11]_i_333/CO[3]
                         net (fo=1, routed)           0.000    62.870    wavelet_resampler_1/y_reg_reg[11]_i_333_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.987 r  wavelet_resampler_1/y_reg_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.000    62.987    wavelet_resampler_1/y_reg_reg[11]_i_287_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.104 r  wavelet_resampler_1/y_reg_reg[11]_i_231/CO[3]
                         net (fo=1, routed)           0.000    63.104    wavelet_resampler_1/y_reg_reg[11]_i_231_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.221 r  wavelet_resampler_1/y_reg_reg[11]_i_189/CO[3]
                         net (fo=1, routed)           0.000    63.221    wavelet_resampler_1/y_reg_reg[11]_i_189_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.338 r  wavelet_resampler_1/y_reg_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    63.338    wavelet_resampler_1/y_reg_reg[11]_i_151_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.455 r  wavelet_resampler_1/y_reg_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    63.455    wavelet_resampler_1/y_reg_reg[11]_i_117_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.684 r  wavelet_resampler_1/y_reg_reg[11]_i_83/CO[2]
                         net (fo=58, routed)          0.686    64.369    wavelet_resampler_1/y_reg_reg[11]_i_83_n_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.310    64.679 r  wavelet_resampler_1/y_reg[11]_i_347/O
                         net (fo=1, routed)           0.000    64.679    wavelet_resampler_1/y_reg[11]_i_347_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.229 r  wavelet_resampler_1/y_reg_reg[11]_i_274/CO[3]
                         net (fo=1, routed)           0.000    65.229    wavelet_resampler_1/y_reg_reg[11]_i_274_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.343 r  wavelet_resampler_1/y_reg_reg[11]_i_269/CO[3]
                         net (fo=1, routed)           0.000    65.343    wavelet_resampler_1/y_reg_reg[11]_i_269_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.457 r  wavelet_resampler_1/y_reg_reg[11]_i_268/CO[3]
                         net (fo=1, routed)           0.000    65.457    wavelet_resampler_1/y_reg_reg[11]_i_268_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.571 r  wavelet_resampler_1/y_reg_reg[11]_i_226/CO[3]
                         net (fo=1, routed)           0.000    65.571    wavelet_resampler_1/y_reg_reg[11]_i_226_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.685 r  wavelet_resampler_1/y_reg_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000    65.685    wavelet_resampler_1/y_reg_reg[11]_i_184_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.799 r  wavelet_resampler_1/y_reg_reg[11]_i_146/CO[3]
                         net (fo=1, routed)           0.000    65.799    wavelet_resampler_1/y_reg_reg[11]_i_146_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.913 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000    65.913    wavelet_resampler_1/y_reg_reg[11]_i_112_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.027 r  wavelet_resampler_1/y_reg_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    66.027    wavelet_resampler_1/y_reg_reg[11]_i_82_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.141 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=60, routed)          1.214    67.355    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X52Y88         LUT5 (Prop_lut5_I0_O)        0.124    67.479 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    67.479    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.012 r  wavelet_resampler_1/y_reg_reg[11]_i_263/CO[3]
                         net (fo=1, routed)           0.000    68.012    wavelet_resampler_1/y_reg_reg[11]_i_263_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.129 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    68.129    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.246 r  wavelet_resampler_1/y_reg_reg[11]_i_216/CO[3]
                         net (fo=1, routed)           0.000    68.246    wavelet_resampler_1/y_reg_reg[11]_i_216_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.363 r  wavelet_resampler_1/y_reg_reg[11]_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.363    wavelet_resampler_1/y_reg_reg[11]_i_179_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.480 r  wavelet_resampler_1/y_reg_reg[11]_i_141/CO[3]
                         net (fo=1, routed)           0.000    68.480    wavelet_resampler_1/y_reg_reg[11]_i_141_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.597 r  wavelet_resampler_1/y_reg_reg[11]_i_107/CO[3]
                         net (fo=1, routed)           0.000    68.597    wavelet_resampler_1/y_reg_reg[11]_i_107_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.714 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    68.714    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.831 r  wavelet_resampler_1/y_reg_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.831    wavelet_resampler_1/y_reg_reg[11]_i_51_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.948 r  wavelet_resampler_1/y_reg_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.948    wavelet_resampler_1/y_reg_reg[11]_i_30_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    69.202 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[0]
                         net (fo=62, routed)          1.002    70.204    wavelet_resampler_1/y_reg_reg[11]_i_12_n_3
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.367    70.571 r  wavelet_resampler_1/y_reg[11]_i_325/O
                         net (fo=1, routed)           0.000    70.571    wavelet_resampler_1/y_reg[11]_i_325_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.121 r  wavelet_resampler_1/y_reg_reg[11]_i_262/CO[3]
                         net (fo=1, routed)           0.000    71.121    wavelet_resampler_1/y_reg_reg[11]_i_262_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.235 r  wavelet_resampler_1/y_reg_reg[11]_i_215/CO[3]
                         net (fo=1, routed)           0.000    71.235    wavelet_resampler_1/y_reg_reg[11]_i_215_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.349 r  wavelet_resampler_1/y_reg_reg[11]_i_174/CO[3]
                         net (fo=1, routed)           0.000    71.349    wavelet_resampler_1/y_reg_reg[11]_i_174_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.463 r  wavelet_resampler_1/y_reg_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    71.463    wavelet_resampler_1/y_reg_reg[11]_i_136_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.577 r  wavelet_resampler_1/y_reg_reg[11]_i_102/CO[3]
                         net (fo=1, routed)           0.000    71.577    wavelet_resampler_1/y_reg_reg[11]_i_102_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.691 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    71.691    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.805 r  wavelet_resampler_1/y_reg_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    71.805    wavelet_resampler_1/y_reg_reg[11]_i_46_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.919 r  wavelet_resampler_1/y_reg_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    71.920    wavelet_resampler_1/y_reg_reg[11]_i_25_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.034 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.034    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.191 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[1]
                         net (fo=65, routed)          0.992    73.183    wavelet_resampler_1/y_reg_reg[11]_i_7_n_2
    SLICE_X50Y94         LUT5 (Prop_lut5_I0_O)        0.329    73.512 r  wavelet_resampler_1/y_reg[11]_i_374/O
                         net (fo=1, routed)           0.000    73.512    wavelet_resampler_1/y_reg[11]_i_374_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.045 r  wavelet_resampler_1/y_reg_reg[11]_i_307/CO[3]
                         net (fo=1, routed)           0.000    74.045    wavelet_resampler_1/y_reg_reg[11]_i_307_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.162 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    74.162    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.279 r  wavelet_resampler_1/y_reg_reg[11]_i_200/CO[3]
                         net (fo=1, routed)           0.000    74.279    wavelet_resampler_1/y_reg_reg[11]_i_200_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.396 r  wavelet_resampler_1/y_reg_reg[11]_i_159/CO[3]
                         net (fo=1, routed)           0.000    74.396    wavelet_resampler_1/y_reg_reg[11]_i_159_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.513 r  wavelet_resampler_1/y_reg_reg[11]_i_121/CO[3]
                         net (fo=1, routed)           0.000    74.513    wavelet_resampler_1/y_reg_reg[11]_i_121_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.630 r  wavelet_resampler_1/y_reg_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.001    74.631    wavelet_resampler_1/y_reg_reg[11]_i_87_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.747 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    74.747    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.864 r  wavelet_resampler_1/y_reg_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.864    wavelet_resampler_1/y_reg_reg[11]_i_31_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.981 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    74.981    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.210 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[2]
                         net (fo=67, routed)          0.750    75.961    wavelet_resampler_1/y_reg_reg[11]_i_8_n_1
    SLICE_X49Y101        LUT5 (Prop_lut5_I0_O)        0.310    76.271 r  wavelet_resampler_1/y_reg[11]_i_378/O
                         net (fo=1, routed)           0.000    76.271    wavelet_resampler_1/y_reg[11]_i_378_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.821 r  wavelet_resampler_1/y_reg_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    76.821    wavelet_resampler_1/y_reg_reg[11]_i_312_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.935 r  wavelet_resampler_1/y_reg_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    76.935    wavelet_resampler_1/y_reg_reg[11]_i_252_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.049 r  wavelet_resampler_1/y_reg_reg[11]_i_205/CO[3]
                         net (fo=1, routed)           0.000    77.049    wavelet_resampler_1/y_reg_reg[11]_i_205_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.163 r  wavelet_resampler_1/y_reg_reg[11]_i_164/CO[3]
                         net (fo=1, routed)           0.000    77.163    wavelet_resampler_1/y_reg_reg[11]_i_164_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.277 r  wavelet_resampler_1/y_reg_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000    77.277    wavelet_resampler_1/y_reg_reg[11]_i_126_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.391 r  wavelet_resampler_1/y_reg_reg[11]_i_92/CO[3]
                         net (fo=1, routed)           0.000    77.391    wavelet_resampler_1/y_reg_reg[11]_i_92_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.505 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.505    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.619 r  wavelet_resampler_1/y_reg_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.619    wavelet_resampler_1/y_reg_reg[11]_i_36_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.733 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.733    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    77.961 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=67, routed)          0.698    78.659    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X50Y108        LUT5 (Prop_lut5_I0_O)        0.313    78.972 r  wavelet_resampler_1/y_reg[11]_i_382/O
                         net (fo=1, routed)           0.000    78.972    wavelet_resampler_1/y_reg[11]_i_382_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.505 r  wavelet_resampler_1/y_reg_reg[11]_i_317/CO[3]
                         net (fo=1, routed)           0.000    79.505    wavelet_resampler_1/y_reg_reg[11]_i_317_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.622 r  wavelet_resampler_1/y_reg_reg[11]_i_257/CO[3]
                         net (fo=1, routed)           0.000    79.622    wavelet_resampler_1/y_reg_reg[11]_i_257_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.739 r  wavelet_resampler_1/y_reg_reg[11]_i_210/CO[3]
                         net (fo=1, routed)           0.000    79.739    wavelet_resampler_1/y_reg_reg[11]_i_210_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.856 r  wavelet_resampler_1/y_reg_reg[11]_i_169/CO[3]
                         net (fo=1, routed)           0.000    79.856    wavelet_resampler_1/y_reg_reg[11]_i_169_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.973 r  wavelet_resampler_1/y_reg_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    79.973    wavelet_resampler_1/y_reg_reg[11]_i_131_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.090 r  wavelet_resampler_1/y_reg_reg[11]_i_97/CO[3]
                         net (fo=1, routed)           0.000    80.090    wavelet_resampler_1/y_reg_reg[11]_i_97_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.207 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    80.207    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.324 r  wavelet_resampler_1/y_reg_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.324    wavelet_resampler_1/y_reg_reg[11]_i_41_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.441 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    80.441    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.670 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=67, routed)          0.736    81.405    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X51Y114        LUT5 (Prop_lut5_I0_O)        0.310    81.715 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    81.715    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.265 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    82.265    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.379 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    82.379    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.493 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    82.493    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.607 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    82.607    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.721 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.721    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.835 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.835    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.949 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.949    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.063 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.063    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.177 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.177    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.405 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=67, routed)          0.697    84.102    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X52Y121        LUT5 (Prop_lut5_I0_O)        0.313    84.415 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    84.415    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.948 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.948    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.065 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    85.065    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.182 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.182    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.299 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.009    85.308    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.425 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.425    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.542 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    85.542    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.659 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    85.659    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.776 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.776    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.893 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.893    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    86.122 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=67, routed)          0.721    86.843    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X50Y128        LUT5 (Prop_lut5_I0_O)        0.310    87.153 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    87.153    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.686 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    87.686    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.803 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    87.803    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X50Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.920 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.920    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X50Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.037 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    88.037    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X50Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.154 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    88.154    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.271 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    88.271    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.388 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    88.388    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.505 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.505    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.622 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.622    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    88.851 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=67, routed)          0.716    89.566    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X51Y134        LUT5 (Prop_lut5_I0_O)        0.310    89.876 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    89.876    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.426 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    90.426    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.540 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    90.540    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.654 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.654    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.768 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.768    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.882 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.882    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.996 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.996    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.110 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.110    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.224 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    91.224    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.338 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.338    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X51Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.566 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=67, routed)          0.936    92.502    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X53Y137        LUT3 (Prop_lut3_I0_O)        0.313    92.815 r  wavelet_resampler_1/y_reg[3]_i_170/O
                         net (fo=1, routed)           0.000    92.815    wavelet_resampler_1/y_reg[3]_i_170_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.347 r  wavelet_resampler_1/y_reg_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.347    wavelet_resampler_1/y_reg_reg[3]_i_146_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.461 r  wavelet_resampler_1/y_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    93.461    wavelet_resampler_1/y_reg_reg[3]_i_126_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.575 r  wavelet_resampler_1/y_reg_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    93.575    wavelet_resampler_1/y_reg_reg[3]_i_106_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.689 r  wavelet_resampler_1/y_reg_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    93.689    wavelet_resampler_1/y_reg_reg[3]_i_86_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.803 r  wavelet_resampler_1/y_reg_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.803    wavelet_resampler_1/y_reg_reg[3]_i_66_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.917 r  wavelet_resampler_1/y_reg_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.917    wavelet_resampler_1/y_reg_reg[3]_i_46_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.031 r  wavelet_resampler_1/y_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    94.031    wavelet_resampler_1/y_reg_reg[3]_i_26_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.145 r  wavelet_resampler_1/y_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.145    wavelet_resampler_1/y_reg_reg[3]_i_11_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.373 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=67, routed)          0.963    95.336    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X52Y139        LUT3 (Prop_lut3_I0_O)        0.313    95.649 r  wavelet_resampler_1/y_reg[3]_i_174/O
                         net (fo=1, routed)           0.000    95.649    wavelet_resampler_1/y_reg[3]_i_174_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.182 r  wavelet_resampler_1/y_reg_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    96.182    wavelet_resampler_1/y_reg_reg[3]_i_151_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.299 r  wavelet_resampler_1/y_reg_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    96.299    wavelet_resampler_1/y_reg_reg[3]_i_131_n_0
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.416 r  wavelet_resampler_1/y_reg_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.416    wavelet_resampler_1/y_reg_reg[3]_i_111_n_0
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.533 r  wavelet_resampler_1/y_reg_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    96.533    wavelet_resampler_1/y_reg_reg[3]_i_91_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.650 r  wavelet_resampler_1/y_reg_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    96.650    wavelet_resampler_1/y_reg_reg[3]_i_71_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.767 r  wavelet_resampler_1/y_reg_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.767    wavelet_resampler_1/y_reg_reg[3]_i_51_n_0
    SLICE_X52Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.884 r  wavelet_resampler_1/y_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    96.884    wavelet_resampler_1/y_reg_reg[3]_i_31_n_0
    SLICE_X52Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.001 r  wavelet_resampler_1/y_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.001    wavelet_resampler_1/y_reg_reg[3]_i_15_n_0
    SLICE_X52Y147        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    97.230 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=67, routed)          1.012    98.242    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X50Y138        LUT5 (Prop_lut5_I0_O)        0.310    98.552 r  wavelet_resampler_1/y_reg[3]_i_197/O
                         net (fo=1, routed)           0.000    98.552    wavelet_resampler_1/y_reg[3]_i_197_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.085 r  wavelet_resampler_1/y_reg_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    99.085    wavelet_resampler_1/y_reg_reg[3]_i_176_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.202 r  wavelet_resampler_1/y_reg_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    99.202    wavelet_resampler_1/y_reg_reg[3]_i_156_n_0
    SLICE_X50Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.319 r  wavelet_resampler_1/y_reg_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    99.319    wavelet_resampler_1/y_reg_reg[3]_i_136_n_0
    SLICE_X50Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.436 r  wavelet_resampler_1/y_reg_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    99.436    wavelet_resampler_1/y_reg_reg[3]_i_116_n_0
    SLICE_X50Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.553 r  wavelet_resampler_1/y_reg_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    99.553    wavelet_resampler_1/y_reg_reg[3]_i_96_n_0
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.670 r  wavelet_resampler_1/y_reg_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    99.670    wavelet_resampler_1/y_reg_reg[3]_i_76_n_0
    SLICE_X50Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.787 r  wavelet_resampler_1/y_reg_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    99.787    wavelet_resampler_1/y_reg_reg[3]_i_56_n_0
    SLICE_X50Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.904 r  wavelet_resampler_1/y_reg_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.904    wavelet_resampler_1/y_reg_reg[3]_i_36_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.021 r  wavelet_resampler_1/y_reg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000   100.021    wavelet_resampler_1/y_reg_reg[3]_i_19_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.250 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[2]
                         net (fo=67, routed)          0.992   101.242    wavelet_resampler_1/y_reg_reg[3]_i_9_n_1
    SLICE_X49Y138        LUT5 (Prop_lut5_I0_O)        0.310   101.552 r  wavelet_resampler_1/y_reg[3]_i_200/O
                         net (fo=1, routed)           0.000   101.552    wavelet_resampler_1/y_reg[3]_i_200_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.102 r  wavelet_resampler_1/y_reg_reg[3]_i_181/CO[3]
                         net (fo=1, routed)           0.000   102.102    wavelet_resampler_1/y_reg_reg[3]_i_181_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.216 r  wavelet_resampler_1/y_reg_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.000   102.216    wavelet_resampler_1/y_reg_reg[3]_i_161_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  wavelet_resampler_1/y_reg_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000   102.330    wavelet_resampler_1/y_reg_reg[3]_i_141_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  wavelet_resampler_1/y_reg_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000   102.444    wavelet_resampler_1/y_reg_reg[3]_i_121_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.558 r  wavelet_resampler_1/y_reg_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000   102.558    wavelet_resampler_1/y_reg_reg[3]_i_101_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.672 r  wavelet_resampler_1/y_reg_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000   102.672    wavelet_resampler_1/y_reg_reg[3]_i_81_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.786 r  wavelet_resampler_1/y_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.786    wavelet_resampler_1/y_reg_reg[3]_i_61_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.900 r  wavelet_resampler_1/y_reg_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000   102.900    wavelet_resampler_1/y_reg_reg[3]_i_41_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.014 r  wavelet_resampler_1/y_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.014    wavelet_resampler_1/y_reg_reg[3]_i_23_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.171 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[1]
                         net (fo=1, routed)           0.610   103.781    wavelet_resampler_1/y_reg_reg[3]_i_10_n_2
    SLICE_X48Y147        LUT4 (Prop_lut4_I3_O)        0.329   104.110 r  wavelet_resampler_1/y_reg[3]_i_6/O
                         net (fo=1, routed)           0.000   104.110    wavelet_resampler_1/y_reg[3]_i_6_n_0
    SLICE_X48Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   104.642 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.642    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   104.865 r  wavelet_resampler_1/y_reg_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000   104.865    wavelet_resampler_1/y_reg_reg[7]_i_1_n_7
    SLICE_X48Y148        FDRE                                         r  wavelet_resampler_1/y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.610    14.981    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y148        FDRE                                         r  wavelet_resampler_1/y_reg_reg[4]/C
                         clock pessimism              0.180    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.062    15.188    wavelet_resampler_1/y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                        -104.866    
  -------------------------------------------------------------------
                         slack                                -89.677    

Slack (VIOLATED) :        -89.528ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        99.503ns  (logic 64.911ns (65.235%)  route 34.592ns (34.765%))
  Logic Levels:           331  (CARRY4=293 LUT1=1 LUT3=3 LUT4=2 LUT5=32)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.662     5.213    wavelet_resampler_1/CLK100MHZ
    DSP48_X1Y16          DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.647 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.777     6.424    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X55Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.548 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.189     6.737    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.332 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.332    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  wavelet_resampler_1/y_reg_reg[11]_i_422/CO[3]
                         net (fo=1, routed)           0.000     7.449    wavelet_resampler_1/y_reg_reg[11]_i_422_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  wavelet_resampler_1/y_reg_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000     7.566    wavelet_resampler_1/y_reg_reg[11]_i_383_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  wavelet_resampler_1/y_reg_reg[11]_i_399/CO[3]
                         net (fo=1, routed)           0.000     7.683    wavelet_resampler_1/y_reg_reg[11]_i_399_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  wavelet_resampler_1/y_reg_reg[11]_i_554/CO[3]
                         net (fo=1, routed)           0.000     7.800    wavelet_resampler_1/y_reg_reg[11]_i_554_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  wavelet_resampler_1/y_reg_reg[11]_i_684/CO[3]
                         net (fo=1, routed)           0.000     7.917    wavelet_resampler_1/y_reg_reg[11]_i_684_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  wavelet_resampler_1/y_reg_reg[11]_i_798/CO[3]
                         net (fo=1, routed)           0.000     8.034    wavelet_resampler_1/y_reg_reg[11]_i_798_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  wavelet_resampler_1/y_reg_reg[11]_i_897/CO[3]
                         net (fo=1, routed)           0.000     8.151    wavelet_resampler_1/y_reg_reg[11]_i_897_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  wavelet_resampler_1/y_reg_reg[11]_i_979/CO[3]
                         net (fo=2, routed)           1.043     9.311    wavelet_resampler_1/y_reg_reg[11]_i_979_n_0
    SLICE_X55Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.435 r  wavelet_resampler_1/y_reg[11]_i_1020/O
                         net (fo=1, routed)           0.000     9.435    wavelet_resampler_1/y_reg[11]_i_1020_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.967 r  wavelet_resampler_1/y_reg_reg[11]_i_987/CO[3]
                         net (fo=1, routed)           0.000     9.967    wavelet_resampler_1/y_reg_reg[11]_i_987_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  wavelet_resampler_1/y_reg_reg[11]_i_982/CO[3]
                         net (fo=1, routed)           0.000    10.081    wavelet_resampler_1/y_reg_reg[11]_i_982_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  wavelet_resampler_1/y_reg_reg[11]_i_980/CO[3]
                         net (fo=14, routed)          0.905    11.099    wavelet_resampler_1/y_reg_reg[11]_i_980_n_0
    SLICE_X53Y43         LUT4 (Prop_lut4_I0_O)        0.124    11.223 r  wavelet_resampler_1/y_reg[11]_i_995/O
                         net (fo=1, routed)           0.000    11.223    wavelet_resampler_1/y_reg[11]_i_995_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.773 r  wavelet_resampler_1/y_reg_reg[11]_i_970/CO[3]
                         net (fo=1, routed)           0.000    11.773    wavelet_resampler_1/y_reg_reg[11]_i_970_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  wavelet_resampler_1/y_reg_reg[11]_i_965/CO[3]
                         net (fo=1, routed)           0.000    11.887    wavelet_resampler_1/y_reg_reg[11]_i_965_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.001 r  wavelet_resampler_1/y_reg_reg[11]_i_964/CO[3]
                         net (fo=1, routed)           0.000    12.001    wavelet_resampler_1/y_reg_reg[11]_i_964_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.158 r  wavelet_resampler_1/y_reg_reg[11]_i_961/CO[1]
                         net (fo=16, routed)          0.920    13.078    wavelet_resampler_1/y_reg_reg[11]_i_961_n_2
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.329    13.407 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000    13.407    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.940 r  wavelet_resampler_1/y_reg_reg[11]_i_952/CO[3]
                         net (fo=1, routed)           0.000    13.940    wavelet_resampler_1/y_reg_reg[11]_i_952_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.057 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000    14.057    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.174 r  wavelet_resampler_1/y_reg_reg[11]_i_946/CO[3]
                         net (fo=1, routed)           0.000    14.174    wavelet_resampler_1/y_reg_reg[11]_i_946_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.403 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[2]
                         net (fo=18, routed)          0.660    15.064    wavelet_resampler_1/y_reg_reg[11]_i_942_n_1
    SLICE_X55Y45         LUT5 (Prop_lut5_I0_O)        0.310    15.374 r  wavelet_resampler_1/y_reg[11]_i_960/O
                         net (fo=1, routed)           0.000    15.374    wavelet_resampler_1/y_reg[11]_i_960_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.924 r  wavelet_resampler_1/y_reg_reg[11]_i_933/CO[3]
                         net (fo=1, routed)           0.000    15.924    wavelet_resampler_1/y_reg_reg[11]_i_933_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.038 r  wavelet_resampler_1/y_reg_reg[11]_i_928/CO[3]
                         net (fo=1, routed)           0.000    16.038    wavelet_resampler_1/y_reg_reg[11]_i_928_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.152 r  wavelet_resampler_1/y_reg_reg[11]_i_927/CO[3]
                         net (fo=1, routed)           0.000    16.152    wavelet_resampler_1/y_reg_reg[11]_i_927_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.266 r  wavelet_resampler_1/y_reg_reg[11]_i_922/CO[3]
                         net (fo=20, routed)          0.992    17.258    wavelet_resampler_1/y_reg_reg[11]_i_922_n_0
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.124    17.382 r  wavelet_resampler_1/y_reg[11]_i_941/O
                         net (fo=1, routed)           0.000    17.382    wavelet_resampler_1/y_reg[11]_i_941_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.915 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.915    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.032 r  wavelet_resampler_1/y_reg_reg[11]_i_904/CO[3]
                         net (fo=1, routed)           0.000    18.032    wavelet_resampler_1/y_reg_reg[11]_i_904_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.149 r  wavelet_resampler_1/y_reg_reg[11]_i_903/CO[3]
                         net (fo=1, routed)           0.000    18.149    wavelet_resampler_1/y_reg_reg[11]_i_903_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.266 r  wavelet_resampler_1/y_reg_reg[11]_i_902/CO[3]
                         net (fo=1, routed)           0.000    18.266    wavelet_resampler_1/y_reg_reg[11]_i_902_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.520 r  wavelet_resampler_1/y_reg_reg[11]_i_880/CO[0]
                         net (fo=22, routed)          1.046    19.565    wavelet_resampler_1/y_reg_reg[11]_i_880_n_3
    SLICE_X56Y39         LUT5 (Prop_lut5_I0_O)        0.367    19.932 r  wavelet_resampler_1/y_reg[11]_i_917/O
                         net (fo=1, routed)           0.000    19.932    wavelet_resampler_1/y_reg[11]_i_917_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.465 r  wavelet_resampler_1/y_reg_reg[11]_i_888/CO[3]
                         net (fo=1, routed)           0.000    20.465    wavelet_resampler_1/y_reg_reg[11]_i_888_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.582 r  wavelet_resampler_1/y_reg_reg[11]_i_883/CO[3]
                         net (fo=1, routed)           0.000    20.582    wavelet_resampler_1/y_reg_reg[11]_i_883_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.699 r  wavelet_resampler_1/y_reg_reg[11]_i_882/CO[3]
                         net (fo=1, routed)           0.000    20.699    wavelet_resampler_1/y_reg_reg[11]_i_882_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.816 r  wavelet_resampler_1/y_reg_reg[11]_i_879/CO[3]
                         net (fo=1, routed)           0.000    20.816    wavelet_resampler_1/y_reg_reg[11]_i_879_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.973 r  wavelet_resampler_1/y_reg_reg[11]_i_857/CO[1]
                         net (fo=24, routed)          0.851    21.825    wavelet_resampler_1/y_reg_reg[11]_i_857_n_2
    SLICE_X57Y40         LUT5 (Prop_lut5_I0_O)        0.332    22.157 r  wavelet_resampler_1/y_reg[11]_i_896/O
                         net (fo=1, routed)           0.000    22.157    wavelet_resampler_1/y_reg[11]_i_896_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.707 r  wavelet_resampler_1/y_reg_reg[11]_i_866/CO[3]
                         net (fo=1, routed)           0.000    22.707    wavelet_resampler_1/y_reg_reg[11]_i_866_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.821 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000    22.821    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.935 r  wavelet_resampler_1/y_reg_reg[11]_i_860/CO[3]
                         net (fo=1, routed)           0.000    22.935    wavelet_resampler_1/y_reg_reg[11]_i_860_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.049 r  wavelet_resampler_1/y_reg_reg[11]_i_856/CO[3]
                         net (fo=1, routed)           0.000    23.049    wavelet_resampler_1/y_reg_reg[11]_i_856_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.277 r  wavelet_resampler_1/y_reg_reg[11]_i_833/CO[2]
                         net (fo=26, routed)          0.805    24.082    wavelet_resampler_1/y_reg_reg[11]_i_833_n_1
    SLICE_X58Y41         LUT5 (Prop_lut5_I0_O)        0.313    24.395 r  wavelet_resampler_1/y_reg[11]_i_874/O
                         net (fo=1, routed)           0.000    24.395    wavelet_resampler_1/y_reg[11]_i_874_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.945 r  wavelet_resampler_1/y_reg_reg[11]_i_843/CO[3]
                         net (fo=1, routed)           0.000    24.945    wavelet_resampler_1/y_reg_reg[11]_i_843_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.059 r  wavelet_resampler_1/y_reg_reg[11]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.059    wavelet_resampler_1/y_reg_reg[11]_i_838_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.173 r  wavelet_resampler_1/y_reg_reg[11]_i_837/CO[3]
                         net (fo=1, routed)           0.000    25.173    wavelet_resampler_1/y_reg_reg[11]_i_837_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.287 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    25.287    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.401 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=28, routed)          1.171    26.572    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I0_O)        0.124    26.696 r  wavelet_resampler_1/y_reg[11]_i_851/O
                         net (fo=1, routed)           0.000    26.696    wavelet_resampler_1/y_reg[11]_i_851_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.246 r  wavelet_resampler_1/y_reg_reg[11]_i_815/CO[3]
                         net (fo=1, routed)           0.000    27.246    wavelet_resampler_1/y_reg_reg[11]_i_815_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.360 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    27.360    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.474 r  wavelet_resampler_1/y_reg_reg[11]_i_809/CO[3]
                         net (fo=1, routed)           0.000    27.474    wavelet_resampler_1/y_reg_reg[11]_i_809_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.588 r  wavelet_resampler_1/y_reg_reg[11]_i_803/CO[3]
                         net (fo=1, routed)           0.000    27.588    wavelet_resampler_1/y_reg_reg[11]_i_803_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.702 r  wavelet_resampler_1/y_reg_reg[11]_i_782/CO[3]
                         net (fo=1, routed)           0.000    27.702    wavelet_resampler_1/y_reg_reg[11]_i_782_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.973 r  wavelet_resampler_1/y_reg_reg[11]_i_756/CO[0]
                         net (fo=30, routed)          0.824    28.797    wavelet_resampler_1/y_reg_reg[11]_i_756_n_3
    SLICE_X61Y41         LUT5 (Prop_lut5_I0_O)        0.373    29.170 r  wavelet_resampler_1/y_reg[11]_i_823/O
                         net (fo=1, routed)           0.000    29.170    wavelet_resampler_1/y_reg[11]_i_823_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.720 r  wavelet_resampler_1/y_reg_reg[11]_i_789/CO[3]
                         net (fo=1, routed)           0.000    29.720    wavelet_resampler_1/y_reg_reg[11]_i_789_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.834 r  wavelet_resampler_1/y_reg_reg[11]_i_784/CO[3]
                         net (fo=1, routed)           0.000    29.834    wavelet_resampler_1/y_reg_reg[11]_i_784_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.948 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    29.948    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.062 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    30.062    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.176 r  wavelet_resampler_1/y_reg_reg[11]_i_755/CO[3]
                         net (fo=1, routed)           0.000    30.176    wavelet_resampler_1/y_reg_reg[11]_i_755_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.333 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[1]
                         net (fo=32, routed)          0.907    31.239    wavelet_resampler_1/y_reg_reg[11]_i_728_n_2
    SLICE_X60Y43         LUT5 (Prop_lut5_I0_O)        0.329    31.568 r  wavelet_resampler_1/y_reg[11]_i_797/O
                         net (fo=1, routed)           0.000    31.568    wavelet_resampler_1/y_reg[11]_i_797_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.101 r  wavelet_resampler_1/y_reg_reg[11]_i_764/CO[3]
                         net (fo=1, routed)           0.000    32.101    wavelet_resampler_1/y_reg_reg[11]_i_764_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.218 r  wavelet_resampler_1/y_reg_reg[11]_i_759/CO[3]
                         net (fo=1, routed)           0.000    32.218    wavelet_resampler_1/y_reg_reg[11]_i_759_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.335 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000    32.335    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.452 r  wavelet_resampler_1/y_reg_reg[11]_i_750/CO[3]
                         net (fo=1, routed)           0.000    32.452    wavelet_resampler_1/y_reg_reg[11]_i_750_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.569 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    32.569    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.798 r  wavelet_resampler_1/y_reg_reg[11]_i_695/CO[2]
                         net (fo=34, routed)          0.494    33.292    wavelet_resampler_1/y_reg_reg[11]_i_695_n_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I0_O)        0.310    33.602 r  wavelet_resampler_1/y_reg[11]_i_772/O
                         net (fo=1, routed)           0.000    33.602    wavelet_resampler_1/y_reg[11]_i_772_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.152 r  wavelet_resampler_1/y_reg_reg[11]_i_737/CO[3]
                         net (fo=1, routed)           0.000    34.152    wavelet_resampler_1/y_reg_reg[11]_i_737_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.266 r  wavelet_resampler_1/y_reg_reg[11]_i_732/CO[3]
                         net (fo=1, routed)           0.000    34.266    wavelet_resampler_1/y_reg_reg[11]_i_732_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.380 r  wavelet_resampler_1/y_reg_reg[11]_i_731/CO[3]
                         net (fo=1, routed)           0.001    34.381    wavelet_resampler_1/y_reg_reg[11]_i_731_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.495 r  wavelet_resampler_1/y_reg_reg[11]_i_722/CO[3]
                         net (fo=1, routed)           0.000    34.495    wavelet_resampler_1/y_reg_reg[11]_i_722_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.609 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.000    34.609    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.723 r  wavelet_resampler_1/y_reg_reg[11]_i_664/CO[3]
                         net (fo=36, routed)          1.174    35.897    wavelet_resampler_1/y_reg_reg[11]_i_664_n_0
    SLICE_X62Y46         LUT5 (Prop_lut5_I0_O)        0.124    36.021 r  wavelet_resampler_1/y_reg[11]_i_745/O
                         net (fo=1, routed)           0.000    36.021    wavelet_resampler_1/y_reg[11]_i_745_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.571 r  wavelet_resampler_1/y_reg_reg[11]_i_705/CO[3]
                         net (fo=1, routed)           0.000    36.571    wavelet_resampler_1/y_reg_reg[11]_i_705_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.685 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[3]
                         net (fo=1, routed)           0.000    36.685    wavelet_resampler_1/y_reg_reg[11]_i_700_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    36.799    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  wavelet_resampler_1/y_reg_reg[11]_i_689/CO[3]
                         net (fo=1, routed)           0.001    36.914    wavelet_resampler_1/y_reg_reg[11]_i_689_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.028 r  wavelet_resampler_1/y_reg_reg[11]_i_663/CO[3]
                         net (fo=1, routed)           0.000    37.028    wavelet_resampler_1/y_reg_reg[11]_i_663_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.142 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[3]
                         net (fo=1, routed)           0.000    37.142    wavelet_resampler_1/y_reg_reg[11]_i_638_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.413 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[0]
                         net (fo=38, routed)          1.011    38.424    wavelet_resampler_1/y_reg_reg[11]_i_607_n_3
    SLICE_X63Y47         LUT5 (Prop_lut5_I0_O)        0.373    38.797 r  wavelet_resampler_1/y_reg[11]_i_713/O
                         net (fo=1, routed)           0.000    38.797    wavelet_resampler_1/y_reg[11]_i_713_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.347 r  wavelet_resampler_1/y_reg_reg[11]_i_675/CO[3]
                         net (fo=1, routed)           0.000    39.347    wavelet_resampler_1/y_reg_reg[11]_i_675_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.461 r  wavelet_resampler_1/y_reg_reg[11]_i_670/CO[3]
                         net (fo=1, routed)           0.000    39.461    wavelet_resampler_1/y_reg_reg[11]_i_670_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.575 r  wavelet_resampler_1/y_reg_reg[11]_i_669/CO[3]
                         net (fo=1, routed)           0.001    39.576    wavelet_resampler_1/y_reg_reg[11]_i_669_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.690 r  wavelet_resampler_1/y_reg_reg[11]_i_658/CO[3]
                         net (fo=1, routed)           0.000    39.690    wavelet_resampler_1/y_reg_reg[11]_i_658_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.804 r  wavelet_resampler_1/y_reg_reg[11]_i_633/CO[3]
                         net (fo=1, routed)           0.000    39.804    wavelet_resampler_1/y_reg_reg[11]_i_633_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.918 r  wavelet_resampler_1/y_reg_reg[11]_i_606/CO[3]
                         net (fo=1, routed)           0.000    39.918    wavelet_resampler_1/y_reg_reg[11]_i_606_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.075 r  wavelet_resampler_1/y_reg_reg[11]_i_570/CO[1]
                         net (fo=40, routed)          0.863    40.938    wavelet_resampler_1/y_reg_reg[11]_i_570_n_2
    SLICE_X59Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.723 r  wavelet_resampler_1/y_reg_reg[11]_i_645/CO[3]
                         net (fo=1, routed)           0.001    41.724    wavelet_resampler_1/y_reg_reg[11]_i_645_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.838 r  wavelet_resampler_1/y_reg_reg[11]_i_640/CO[3]
                         net (fo=1, routed)           0.000    41.838    wavelet_resampler_1/y_reg_reg[11]_i_640_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.952 r  wavelet_resampler_1/y_reg_reg[11]_i_639/CO[3]
                         net (fo=1, routed)           0.000    41.952    wavelet_resampler_1/y_reg_reg[11]_i_639_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.066 r  wavelet_resampler_1/y_reg_reg[11]_i_628/CO[3]
                         net (fo=1, routed)           0.000    42.066    wavelet_resampler_1/y_reg_reg[11]_i_628_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.180 r  wavelet_resampler_1/y_reg_reg[11]_i_601/CO[3]
                         net (fo=1, routed)           0.000    42.180    wavelet_resampler_1/y_reg_reg[11]_i_601_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.294 r  wavelet_resampler_1/y_reg_reg[11]_i_569/CO[3]
                         net (fo=1, routed)           0.000    42.294    wavelet_resampler_1/y_reg_reg[11]_i_569_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.522 r  wavelet_resampler_1/y_reg_reg[11]_i_535/CO[2]
                         net (fo=42, routed)          0.718    43.240    wavelet_resampler_1/y_reg_reg[11]_i_535_n_1
    SLICE_X58Y51         LUT5 (Prop_lut5_I0_O)        0.313    43.553 r  wavelet_resampler_1/y_reg[11]_i_653/O
                         net (fo=1, routed)           0.000    43.553    wavelet_resampler_1/y_reg[11]_i_653_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.103 r  wavelet_resampler_1/y_reg_reg[11]_i_615/CO[3]
                         net (fo=1, routed)           0.000    44.103    wavelet_resampler_1/y_reg_reg[11]_i_615_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.217 r  wavelet_resampler_1/y_reg_reg[11]_i_610/CO[3]
                         net (fo=1, routed)           0.000    44.217    wavelet_resampler_1/y_reg_reg[11]_i_610_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.331 r  wavelet_resampler_1/y_reg_reg[11]_i_609/CO[3]
                         net (fo=1, routed)           0.000    44.331    wavelet_resampler_1/y_reg_reg[11]_i_609_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.445 r  wavelet_resampler_1/y_reg_reg[11]_i_596/CO[3]
                         net (fo=1, routed)           0.000    44.445    wavelet_resampler_1/y_reg_reg[11]_i_596_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.559 r  wavelet_resampler_1/y_reg_reg[11]_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.559    wavelet_resampler_1/y_reg_reg[11]_i_564_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.673 r  wavelet_resampler_1/y_reg_reg[11]_i_534/CO[3]
                         net (fo=1, routed)           0.000    44.673    wavelet_resampler_1/y_reg_reg[11]_i_534_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.787 r  wavelet_resampler_1/y_reg_reg[11]_i_500/CO[3]
                         net (fo=44, routed)          1.306    46.094    wavelet_resampler_1/y_reg_reg[11]_i_500_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124    46.218 r  wavelet_resampler_1/y_reg[11]_i_623/O
                         net (fo=1, routed)           0.000    46.218    wavelet_resampler_1/y_reg[11]_i_623_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.768 r  wavelet_resampler_1/y_reg_reg[11]_i_579/CO[3]
                         net (fo=1, routed)           0.000    46.768    wavelet_resampler_1/y_reg_reg[11]_i_579_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.882 r  wavelet_resampler_1/y_reg_reg[11]_i_574/CO[3]
                         net (fo=1, routed)           0.000    46.882    wavelet_resampler_1/y_reg_reg[11]_i_574_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.996 r  wavelet_resampler_1/y_reg_reg[11]_i_573/CO[3]
                         net (fo=1, routed)           0.000    46.996    wavelet_resampler_1/y_reg_reg[11]_i_573_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.110 r  wavelet_resampler_1/y_reg_reg[11]_i_559/CO[3]
                         net (fo=1, routed)           0.000    47.110    wavelet_resampler_1/y_reg_reg[11]_i_559_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.224 r  wavelet_resampler_1/y_reg_reg[11]_i_529/CO[3]
                         net (fo=1, routed)           0.000    47.224    wavelet_resampler_1/y_reg_reg[11]_i_529_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.338 r  wavelet_resampler_1/y_reg_reg[11]_i_499/CO[3]
                         net (fo=1, routed)           0.000    47.338    wavelet_resampler_1/y_reg_reg[11]_i_499_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.452 r  wavelet_resampler_1/y_reg_reg[11]_i_465/CO[3]
                         net (fo=1, routed)           0.000    47.452    wavelet_resampler_1/y_reg_reg[11]_i_465_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.723 r  wavelet_resampler_1/y_reg_reg[11]_i_420/CO[0]
                         net (fo=46, routed)          1.038    48.760    wavelet_resampler_1/y_reg_reg[11]_i_420_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I0_O)        0.373    49.133 r  wavelet_resampler_1/y_reg[11]_i_587/O
                         net (fo=1, routed)           0.000    49.133    wavelet_resampler_1/y_reg[11]_i_587_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.666 r  wavelet_resampler_1/y_reg_reg[11]_i_545/CO[3]
                         net (fo=1, routed)           0.000    49.666    wavelet_resampler_1/y_reg_reg[11]_i_545_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.783 r  wavelet_resampler_1/y_reg_reg[11]_i_540/CO[3]
                         net (fo=1, routed)           0.000    49.783    wavelet_resampler_1/y_reg_reg[11]_i_540_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.900 r  wavelet_resampler_1/y_reg_reg[11]_i_539/CO[3]
                         net (fo=1, routed)           0.000    49.900    wavelet_resampler_1/y_reg_reg[11]_i_539_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.017 r  wavelet_resampler_1/y_reg_reg[11]_i_524/CO[3]
                         net (fo=1, routed)           0.000    50.017    wavelet_resampler_1/y_reg_reg[11]_i_524_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.134 r  wavelet_resampler_1/y_reg_reg[11]_i_494/CO[3]
                         net (fo=1, routed)           0.000    50.134    wavelet_resampler_1/y_reg_reg[11]_i_494_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.251 r  wavelet_resampler_1/y_reg_reg[11]_i_460/CO[3]
                         net (fo=1, routed)           0.000    50.251    wavelet_resampler_1/y_reg_reg[11]_i_460_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.368 r  wavelet_resampler_1/y_reg_reg[11]_i_419/CO[3]
                         net (fo=1, routed)           0.000    50.368    wavelet_resampler_1/y_reg_reg[11]_i_419_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.525 r  wavelet_resampler_1/y_reg_reg[11]_i_368/CO[1]
                         net (fo=48, routed)          0.843    51.368    wavelet_resampler_1/y_reg_reg[11]_i_368_n_2
    SLICE_X53Y58         LUT5 (Prop_lut5_I0_O)        0.332    51.700 r  wavelet_resampler_1/y_reg[11]_i_553/O
                         net (fo=1, routed)           0.000    51.700    wavelet_resampler_1/y_reg[11]_i_553_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.250 r  wavelet_resampler_1/y_reg_reg[11]_i_511/CO[3]
                         net (fo=1, routed)           0.000    52.250    wavelet_resampler_1/y_reg_reg[11]_i_511_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  wavelet_resampler_1/y_reg_reg[11]_i_506/CO[3]
                         net (fo=1, routed)           0.000    52.364    wavelet_resampler_1/y_reg_reg[11]_i_506_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.478 r  wavelet_resampler_1/y_reg_reg[11]_i_505/CO[3]
                         net (fo=1, routed)           0.000    52.478    wavelet_resampler_1/y_reg_reg[11]_i_505_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.592 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    52.592    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.706 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    52.706    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.820 r  wavelet_resampler_1/y_reg_reg[11]_i_414/CO[3]
                         net (fo=1, routed)           0.000    52.820    wavelet_resampler_1/y_reg_reg[11]_i_414_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.934 r  wavelet_resampler_1/y_reg_reg[11]_i_367/CO[3]
                         net (fo=1, routed)           0.000    52.934    wavelet_resampler_1/y_reg_reg[11]_i_367_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.162 r  wavelet_resampler_1/y_reg_reg[11]_i_303/CO[2]
                         net (fo=50, routed)          0.740    53.903    wavelet_resampler_1/y_reg_reg[11]_i_303_n_1
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.313    54.216 r  wavelet_resampler_1/y_reg[11]_i_519/O
                         net (fo=1, routed)           0.000    54.216    wavelet_resampler_1/y_reg[11]_i_519_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.749 r  wavelet_resampler_1/y_reg_reg[11]_i_476/CO[3]
                         net (fo=1, routed)           0.000    54.749    wavelet_resampler_1/y_reg_reg[11]_i_476_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.866 r  wavelet_resampler_1/y_reg_reg[11]_i_471/CO[3]
                         net (fo=1, routed)           0.000    54.866    wavelet_resampler_1/y_reg_reg[11]_i_471_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.983 r  wavelet_resampler_1/y_reg_reg[11]_i_470/CO[3]
                         net (fo=1, routed)           0.000    54.983    wavelet_resampler_1/y_reg_reg[11]_i_470_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.100 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    55.100    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.217 r  wavelet_resampler_1/y_reg_reg[11]_i_409/CO[3]
                         net (fo=1, routed)           0.000    55.217    wavelet_resampler_1/y_reg_reg[11]_i_409_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.334 r  wavelet_resampler_1/y_reg_reg[11]_i_362/CO[3]
                         net (fo=1, routed)           0.000    55.334    wavelet_resampler_1/y_reg_reg[11]_i_362_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.451 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    55.451    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.568 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=52, routed)          1.039    56.607    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124    56.731 r  wavelet_resampler_1/y_reg[11]_i_484/O
                         net (fo=1, routed)           0.000    56.731    wavelet_resampler_1/y_reg[11]_i_484_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.281 r  wavelet_resampler_1/y_reg_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    57.281    wavelet_resampler_1/y_reg_reg[11]_i_433_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.395 r  wavelet_resampler_1/y_reg_reg[11]_i_428/CO[3]
                         net (fo=1, routed)           0.000    57.395    wavelet_resampler_1/y_reg_reg[11]_i_428_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.509 r  wavelet_resampler_1/y_reg_reg[11]_i_427/CO[3]
                         net (fo=1, routed)           0.000    57.509    wavelet_resampler_1/y_reg_reg[11]_i_427_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  wavelet_resampler_1/y_reg_reg[11]_i_404/CO[3]
                         net (fo=1, routed)           0.000    57.623    wavelet_resampler_1/y_reg_reg[11]_i_404_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.737 r  wavelet_resampler_1/y_reg_reg[11]_i_357/CO[3]
                         net (fo=1, routed)           0.000    57.737    wavelet_resampler_1/y_reg_reg[11]_i_357_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.851 r  wavelet_resampler_1/y_reg_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    57.851    wavelet_resampler_1/y_reg_reg[11]_i_297_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.965 r  wavelet_resampler_1/y_reg_reg[11]_i_241/CO[3]
                         net (fo=1, routed)           0.000    57.965    wavelet_resampler_1/y_reg_reg[11]_i_241_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.079 r  wavelet_resampler_1/y_reg_reg[11]_i_199/CO[3]
                         net (fo=1, routed)           0.009    58.088    wavelet_resampler_1/y_reg_reg[11]_i_199_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.359 r  wavelet_resampler_1/y_reg_reg[11]_i_157/CO[0]
                         net (fo=54, routed)          0.739    59.098    wavelet_resampler_1/y_reg_reg[11]_i_157_n_3
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.373    59.471 r  wavelet_resampler_1/y_reg[11]_i_441/O
                         net (fo=1, routed)           0.000    59.471    wavelet_resampler_1/y_reg[11]_i_441_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.004 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.009    60.013    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.130 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    60.130    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.247 r  wavelet_resampler_1/y_reg_reg[11]_i_384/CO[3]
                         net (fo=1, routed)           0.000    60.247    wavelet_resampler_1/y_reg_reg[11]_i_384_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.364 r  wavelet_resampler_1/y_reg_reg[11]_i_352/CO[3]
                         net (fo=1, routed)           0.000    60.364    wavelet_resampler_1/y_reg_reg[11]_i_352_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.481 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    60.481    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.598 r  wavelet_resampler_1/y_reg_reg[11]_i_236/CO[3]
                         net (fo=1, routed)           0.000    60.598    wavelet_resampler_1/y_reg_reg[11]_i_236_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.715 r  wavelet_resampler_1/y_reg_reg[11]_i_194/CO[3]
                         net (fo=1, routed)           0.000    60.715    wavelet_resampler_1/y_reg_reg[11]_i_194_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.832 r  wavelet_resampler_1/y_reg_reg[11]_i_156/CO[3]
                         net (fo=1, routed)           0.000    60.832    wavelet_resampler_1/y_reg_reg[11]_i_156_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.989 r  wavelet_resampler_1/y_reg_reg[11]_i_118/CO[1]
                         net (fo=56, routed)          0.782    61.771    wavelet_resampler_1/y_reg_reg[11]_i_118_n_2
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.332    62.103 r  wavelet_resampler_1/y_reg[11]_i_398/O
                         net (fo=1, routed)           0.000    62.103    wavelet_resampler_1/y_reg[11]_i_398_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.636 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    62.636    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.753 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    62.753    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.870 r  wavelet_resampler_1/y_reg_reg[11]_i_333/CO[3]
                         net (fo=1, routed)           0.000    62.870    wavelet_resampler_1/y_reg_reg[11]_i_333_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.987 r  wavelet_resampler_1/y_reg_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.000    62.987    wavelet_resampler_1/y_reg_reg[11]_i_287_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.104 r  wavelet_resampler_1/y_reg_reg[11]_i_231/CO[3]
                         net (fo=1, routed)           0.000    63.104    wavelet_resampler_1/y_reg_reg[11]_i_231_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.221 r  wavelet_resampler_1/y_reg_reg[11]_i_189/CO[3]
                         net (fo=1, routed)           0.000    63.221    wavelet_resampler_1/y_reg_reg[11]_i_189_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.338 r  wavelet_resampler_1/y_reg_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    63.338    wavelet_resampler_1/y_reg_reg[11]_i_151_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.455 r  wavelet_resampler_1/y_reg_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    63.455    wavelet_resampler_1/y_reg_reg[11]_i_117_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.684 r  wavelet_resampler_1/y_reg_reg[11]_i_83/CO[2]
                         net (fo=58, routed)          0.686    64.369    wavelet_resampler_1/y_reg_reg[11]_i_83_n_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.310    64.679 r  wavelet_resampler_1/y_reg[11]_i_347/O
                         net (fo=1, routed)           0.000    64.679    wavelet_resampler_1/y_reg[11]_i_347_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.229 r  wavelet_resampler_1/y_reg_reg[11]_i_274/CO[3]
                         net (fo=1, routed)           0.000    65.229    wavelet_resampler_1/y_reg_reg[11]_i_274_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.343 r  wavelet_resampler_1/y_reg_reg[11]_i_269/CO[3]
                         net (fo=1, routed)           0.000    65.343    wavelet_resampler_1/y_reg_reg[11]_i_269_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.457 r  wavelet_resampler_1/y_reg_reg[11]_i_268/CO[3]
                         net (fo=1, routed)           0.000    65.457    wavelet_resampler_1/y_reg_reg[11]_i_268_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.571 r  wavelet_resampler_1/y_reg_reg[11]_i_226/CO[3]
                         net (fo=1, routed)           0.000    65.571    wavelet_resampler_1/y_reg_reg[11]_i_226_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.685 r  wavelet_resampler_1/y_reg_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000    65.685    wavelet_resampler_1/y_reg_reg[11]_i_184_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.799 r  wavelet_resampler_1/y_reg_reg[11]_i_146/CO[3]
                         net (fo=1, routed)           0.000    65.799    wavelet_resampler_1/y_reg_reg[11]_i_146_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.913 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000    65.913    wavelet_resampler_1/y_reg_reg[11]_i_112_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.027 r  wavelet_resampler_1/y_reg_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    66.027    wavelet_resampler_1/y_reg_reg[11]_i_82_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.141 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=60, routed)          1.214    67.355    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X52Y88         LUT5 (Prop_lut5_I0_O)        0.124    67.479 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    67.479    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.012 r  wavelet_resampler_1/y_reg_reg[11]_i_263/CO[3]
                         net (fo=1, routed)           0.000    68.012    wavelet_resampler_1/y_reg_reg[11]_i_263_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.129 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    68.129    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.246 r  wavelet_resampler_1/y_reg_reg[11]_i_216/CO[3]
                         net (fo=1, routed)           0.000    68.246    wavelet_resampler_1/y_reg_reg[11]_i_216_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.363 r  wavelet_resampler_1/y_reg_reg[11]_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.363    wavelet_resampler_1/y_reg_reg[11]_i_179_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.480 r  wavelet_resampler_1/y_reg_reg[11]_i_141/CO[3]
                         net (fo=1, routed)           0.000    68.480    wavelet_resampler_1/y_reg_reg[11]_i_141_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.597 r  wavelet_resampler_1/y_reg_reg[11]_i_107/CO[3]
                         net (fo=1, routed)           0.000    68.597    wavelet_resampler_1/y_reg_reg[11]_i_107_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.714 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    68.714    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.831 r  wavelet_resampler_1/y_reg_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.831    wavelet_resampler_1/y_reg_reg[11]_i_51_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.948 r  wavelet_resampler_1/y_reg_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.948    wavelet_resampler_1/y_reg_reg[11]_i_30_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    69.202 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[0]
                         net (fo=62, routed)          1.002    70.204    wavelet_resampler_1/y_reg_reg[11]_i_12_n_3
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.367    70.571 r  wavelet_resampler_1/y_reg[11]_i_325/O
                         net (fo=1, routed)           0.000    70.571    wavelet_resampler_1/y_reg[11]_i_325_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.121 r  wavelet_resampler_1/y_reg_reg[11]_i_262/CO[3]
                         net (fo=1, routed)           0.000    71.121    wavelet_resampler_1/y_reg_reg[11]_i_262_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.235 r  wavelet_resampler_1/y_reg_reg[11]_i_215/CO[3]
                         net (fo=1, routed)           0.000    71.235    wavelet_resampler_1/y_reg_reg[11]_i_215_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.349 r  wavelet_resampler_1/y_reg_reg[11]_i_174/CO[3]
                         net (fo=1, routed)           0.000    71.349    wavelet_resampler_1/y_reg_reg[11]_i_174_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.463 r  wavelet_resampler_1/y_reg_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    71.463    wavelet_resampler_1/y_reg_reg[11]_i_136_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.577 r  wavelet_resampler_1/y_reg_reg[11]_i_102/CO[3]
                         net (fo=1, routed)           0.000    71.577    wavelet_resampler_1/y_reg_reg[11]_i_102_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.691 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    71.691    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.805 r  wavelet_resampler_1/y_reg_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    71.805    wavelet_resampler_1/y_reg_reg[11]_i_46_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.919 r  wavelet_resampler_1/y_reg_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    71.920    wavelet_resampler_1/y_reg_reg[11]_i_25_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.034 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.034    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.191 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[1]
                         net (fo=65, routed)          0.992    73.183    wavelet_resampler_1/y_reg_reg[11]_i_7_n_2
    SLICE_X50Y94         LUT5 (Prop_lut5_I0_O)        0.329    73.512 r  wavelet_resampler_1/y_reg[11]_i_374/O
                         net (fo=1, routed)           0.000    73.512    wavelet_resampler_1/y_reg[11]_i_374_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.045 r  wavelet_resampler_1/y_reg_reg[11]_i_307/CO[3]
                         net (fo=1, routed)           0.000    74.045    wavelet_resampler_1/y_reg_reg[11]_i_307_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.162 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    74.162    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.279 r  wavelet_resampler_1/y_reg_reg[11]_i_200/CO[3]
                         net (fo=1, routed)           0.000    74.279    wavelet_resampler_1/y_reg_reg[11]_i_200_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.396 r  wavelet_resampler_1/y_reg_reg[11]_i_159/CO[3]
                         net (fo=1, routed)           0.000    74.396    wavelet_resampler_1/y_reg_reg[11]_i_159_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.513 r  wavelet_resampler_1/y_reg_reg[11]_i_121/CO[3]
                         net (fo=1, routed)           0.000    74.513    wavelet_resampler_1/y_reg_reg[11]_i_121_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.630 r  wavelet_resampler_1/y_reg_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.001    74.631    wavelet_resampler_1/y_reg_reg[11]_i_87_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.747 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    74.747    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.864 r  wavelet_resampler_1/y_reg_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.864    wavelet_resampler_1/y_reg_reg[11]_i_31_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.981 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    74.981    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.210 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[2]
                         net (fo=67, routed)          0.750    75.961    wavelet_resampler_1/y_reg_reg[11]_i_8_n_1
    SLICE_X49Y101        LUT5 (Prop_lut5_I0_O)        0.310    76.271 r  wavelet_resampler_1/y_reg[11]_i_378/O
                         net (fo=1, routed)           0.000    76.271    wavelet_resampler_1/y_reg[11]_i_378_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.821 r  wavelet_resampler_1/y_reg_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    76.821    wavelet_resampler_1/y_reg_reg[11]_i_312_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.935 r  wavelet_resampler_1/y_reg_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    76.935    wavelet_resampler_1/y_reg_reg[11]_i_252_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.049 r  wavelet_resampler_1/y_reg_reg[11]_i_205/CO[3]
                         net (fo=1, routed)           0.000    77.049    wavelet_resampler_1/y_reg_reg[11]_i_205_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.163 r  wavelet_resampler_1/y_reg_reg[11]_i_164/CO[3]
                         net (fo=1, routed)           0.000    77.163    wavelet_resampler_1/y_reg_reg[11]_i_164_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.277 r  wavelet_resampler_1/y_reg_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000    77.277    wavelet_resampler_1/y_reg_reg[11]_i_126_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.391 r  wavelet_resampler_1/y_reg_reg[11]_i_92/CO[3]
                         net (fo=1, routed)           0.000    77.391    wavelet_resampler_1/y_reg_reg[11]_i_92_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.505 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.505    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.619 r  wavelet_resampler_1/y_reg_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.619    wavelet_resampler_1/y_reg_reg[11]_i_36_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.733 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.733    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    77.961 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=67, routed)          0.698    78.659    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X50Y108        LUT5 (Prop_lut5_I0_O)        0.313    78.972 r  wavelet_resampler_1/y_reg[11]_i_382/O
                         net (fo=1, routed)           0.000    78.972    wavelet_resampler_1/y_reg[11]_i_382_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.505 r  wavelet_resampler_1/y_reg_reg[11]_i_317/CO[3]
                         net (fo=1, routed)           0.000    79.505    wavelet_resampler_1/y_reg_reg[11]_i_317_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.622 r  wavelet_resampler_1/y_reg_reg[11]_i_257/CO[3]
                         net (fo=1, routed)           0.000    79.622    wavelet_resampler_1/y_reg_reg[11]_i_257_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.739 r  wavelet_resampler_1/y_reg_reg[11]_i_210/CO[3]
                         net (fo=1, routed)           0.000    79.739    wavelet_resampler_1/y_reg_reg[11]_i_210_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.856 r  wavelet_resampler_1/y_reg_reg[11]_i_169/CO[3]
                         net (fo=1, routed)           0.000    79.856    wavelet_resampler_1/y_reg_reg[11]_i_169_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.973 r  wavelet_resampler_1/y_reg_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    79.973    wavelet_resampler_1/y_reg_reg[11]_i_131_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.090 r  wavelet_resampler_1/y_reg_reg[11]_i_97/CO[3]
                         net (fo=1, routed)           0.000    80.090    wavelet_resampler_1/y_reg_reg[11]_i_97_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.207 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    80.207    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.324 r  wavelet_resampler_1/y_reg_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.324    wavelet_resampler_1/y_reg_reg[11]_i_41_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.441 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    80.441    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.670 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=67, routed)          0.736    81.405    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X51Y114        LUT5 (Prop_lut5_I0_O)        0.310    81.715 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    81.715    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.265 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    82.265    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.379 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    82.379    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.493 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    82.493    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.607 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    82.607    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.721 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.721    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.835 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.835    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.949 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.949    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.063 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.063    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.177 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.177    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.405 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=67, routed)          0.697    84.102    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X52Y121        LUT5 (Prop_lut5_I0_O)        0.313    84.415 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    84.415    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.948 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.948    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.065 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    85.065    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.182 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.182    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.299 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.009    85.308    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.425 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.425    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.542 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    85.542    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.659 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    85.659    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.776 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.776    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.893 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.893    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    86.122 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=67, routed)          0.721    86.843    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X50Y128        LUT5 (Prop_lut5_I0_O)        0.310    87.153 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    87.153    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.686 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    87.686    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.803 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    87.803    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X50Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.920 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.920    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X50Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.037 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    88.037    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X50Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.154 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    88.154    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.271 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    88.271    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.388 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    88.388    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.505 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.505    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.622 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.622    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    88.851 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=67, routed)          0.716    89.566    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X51Y134        LUT5 (Prop_lut5_I0_O)        0.310    89.876 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    89.876    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.426 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    90.426    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.540 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    90.540    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.654 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.654    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.768 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.768    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.882 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.882    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.996 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.996    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.110 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.110    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.224 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    91.224    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.338 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.338    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X51Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.566 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=67, routed)          0.936    92.502    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X53Y137        LUT3 (Prop_lut3_I0_O)        0.313    92.815 r  wavelet_resampler_1/y_reg[3]_i_170/O
                         net (fo=1, routed)           0.000    92.815    wavelet_resampler_1/y_reg[3]_i_170_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.347 r  wavelet_resampler_1/y_reg_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.347    wavelet_resampler_1/y_reg_reg[3]_i_146_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.461 r  wavelet_resampler_1/y_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    93.461    wavelet_resampler_1/y_reg_reg[3]_i_126_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.575 r  wavelet_resampler_1/y_reg_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    93.575    wavelet_resampler_1/y_reg_reg[3]_i_106_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.689 r  wavelet_resampler_1/y_reg_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    93.689    wavelet_resampler_1/y_reg_reg[3]_i_86_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.803 r  wavelet_resampler_1/y_reg_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.803    wavelet_resampler_1/y_reg_reg[3]_i_66_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.917 r  wavelet_resampler_1/y_reg_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.917    wavelet_resampler_1/y_reg_reg[3]_i_46_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.031 r  wavelet_resampler_1/y_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    94.031    wavelet_resampler_1/y_reg_reg[3]_i_26_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.145 r  wavelet_resampler_1/y_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.145    wavelet_resampler_1/y_reg_reg[3]_i_11_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.373 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=67, routed)          0.963    95.336    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X52Y139        LUT3 (Prop_lut3_I0_O)        0.313    95.649 r  wavelet_resampler_1/y_reg[3]_i_174/O
                         net (fo=1, routed)           0.000    95.649    wavelet_resampler_1/y_reg[3]_i_174_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.182 r  wavelet_resampler_1/y_reg_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    96.182    wavelet_resampler_1/y_reg_reg[3]_i_151_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.299 r  wavelet_resampler_1/y_reg_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    96.299    wavelet_resampler_1/y_reg_reg[3]_i_131_n_0
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.416 r  wavelet_resampler_1/y_reg_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.416    wavelet_resampler_1/y_reg_reg[3]_i_111_n_0
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.533 r  wavelet_resampler_1/y_reg_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    96.533    wavelet_resampler_1/y_reg_reg[3]_i_91_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.650 r  wavelet_resampler_1/y_reg_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    96.650    wavelet_resampler_1/y_reg_reg[3]_i_71_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.767 r  wavelet_resampler_1/y_reg_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.767    wavelet_resampler_1/y_reg_reg[3]_i_51_n_0
    SLICE_X52Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.884 r  wavelet_resampler_1/y_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    96.884    wavelet_resampler_1/y_reg_reg[3]_i_31_n_0
    SLICE_X52Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.001 r  wavelet_resampler_1/y_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.001    wavelet_resampler_1/y_reg_reg[3]_i_15_n_0
    SLICE_X52Y147        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    97.230 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=67, routed)          1.012    98.242    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X50Y138        LUT5 (Prop_lut5_I0_O)        0.310    98.552 r  wavelet_resampler_1/y_reg[3]_i_197/O
                         net (fo=1, routed)           0.000    98.552    wavelet_resampler_1/y_reg[3]_i_197_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.085 r  wavelet_resampler_1/y_reg_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    99.085    wavelet_resampler_1/y_reg_reg[3]_i_176_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.202 r  wavelet_resampler_1/y_reg_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    99.202    wavelet_resampler_1/y_reg_reg[3]_i_156_n_0
    SLICE_X50Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.319 r  wavelet_resampler_1/y_reg_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    99.319    wavelet_resampler_1/y_reg_reg[3]_i_136_n_0
    SLICE_X50Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.436 r  wavelet_resampler_1/y_reg_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    99.436    wavelet_resampler_1/y_reg_reg[3]_i_116_n_0
    SLICE_X50Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.553 r  wavelet_resampler_1/y_reg_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    99.553    wavelet_resampler_1/y_reg_reg[3]_i_96_n_0
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.670 r  wavelet_resampler_1/y_reg_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    99.670    wavelet_resampler_1/y_reg_reg[3]_i_76_n_0
    SLICE_X50Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.787 r  wavelet_resampler_1/y_reg_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    99.787    wavelet_resampler_1/y_reg_reg[3]_i_56_n_0
    SLICE_X50Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.904 r  wavelet_resampler_1/y_reg_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.904    wavelet_resampler_1/y_reg_reg[3]_i_36_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.021 r  wavelet_resampler_1/y_reg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000   100.021    wavelet_resampler_1/y_reg_reg[3]_i_19_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.250 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[2]
                         net (fo=67, routed)          0.992   101.242    wavelet_resampler_1/y_reg_reg[3]_i_9_n_1
    SLICE_X49Y138        LUT5 (Prop_lut5_I0_O)        0.310   101.552 r  wavelet_resampler_1/y_reg[3]_i_200/O
                         net (fo=1, routed)           0.000   101.552    wavelet_resampler_1/y_reg[3]_i_200_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.102 r  wavelet_resampler_1/y_reg_reg[3]_i_181/CO[3]
                         net (fo=1, routed)           0.000   102.102    wavelet_resampler_1/y_reg_reg[3]_i_181_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.216 r  wavelet_resampler_1/y_reg_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.000   102.216    wavelet_resampler_1/y_reg_reg[3]_i_161_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  wavelet_resampler_1/y_reg_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000   102.330    wavelet_resampler_1/y_reg_reg[3]_i_141_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  wavelet_resampler_1/y_reg_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000   102.444    wavelet_resampler_1/y_reg_reg[3]_i_121_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.558 r  wavelet_resampler_1/y_reg_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000   102.558    wavelet_resampler_1/y_reg_reg[3]_i_101_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.672 r  wavelet_resampler_1/y_reg_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000   102.672    wavelet_resampler_1/y_reg_reg[3]_i_81_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.786 r  wavelet_resampler_1/y_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.786    wavelet_resampler_1/y_reg_reg[3]_i_61_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.900 r  wavelet_resampler_1/y_reg_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000   102.900    wavelet_resampler_1/y_reg_reg[3]_i_41_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.014 r  wavelet_resampler_1/y_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.014    wavelet_resampler_1/y_reg_reg[3]_i_23_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.171 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[1]
                         net (fo=1, routed)           0.610   103.781    wavelet_resampler_1/y_reg_reg[3]_i_10_n_2
    SLICE_X48Y147        LUT4 (Prop_lut4_I3_O)        0.329   104.110 r  wavelet_resampler_1/y_reg[3]_i_6/O
                         net (fo=1, routed)           0.000   104.110    wavelet_resampler_1/y_reg[3]_i_6_n_0
    SLICE_X48Y147        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   104.716 r  wavelet_resampler_1/y_reg_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000   104.716    wavelet_resampler_1/y_reg_reg[3]_i_1_n_4
    SLICE_X48Y147        FDRE                                         r  wavelet_resampler_1/y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.610    14.981    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y147        FDRE                                         r  wavelet_resampler_1/y_reg_reg[3]/C
                         clock pessimism              0.180    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X48Y147        FDRE (Setup_fdre_C_D)        0.062    15.188    wavelet_resampler_1/y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                        -104.717    
  -------------------------------------------------------------------
                         slack                                -89.528    

Slack (VIOLATED) :        -89.469ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        99.444ns  (logic 64.852ns (65.214%)  route 34.592ns (34.786%))
  Logic Levels:           331  (CARRY4=293 LUT1=1 LUT3=3 LUT4=2 LUT5=32)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.662     5.213    wavelet_resampler_1/CLK100MHZ
    DSP48_X1Y16          DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.647 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.777     6.424    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X55Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.548 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.189     6.737    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.332 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.332    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  wavelet_resampler_1/y_reg_reg[11]_i_422/CO[3]
                         net (fo=1, routed)           0.000     7.449    wavelet_resampler_1/y_reg_reg[11]_i_422_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  wavelet_resampler_1/y_reg_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000     7.566    wavelet_resampler_1/y_reg_reg[11]_i_383_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  wavelet_resampler_1/y_reg_reg[11]_i_399/CO[3]
                         net (fo=1, routed)           0.000     7.683    wavelet_resampler_1/y_reg_reg[11]_i_399_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  wavelet_resampler_1/y_reg_reg[11]_i_554/CO[3]
                         net (fo=1, routed)           0.000     7.800    wavelet_resampler_1/y_reg_reg[11]_i_554_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  wavelet_resampler_1/y_reg_reg[11]_i_684/CO[3]
                         net (fo=1, routed)           0.000     7.917    wavelet_resampler_1/y_reg_reg[11]_i_684_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  wavelet_resampler_1/y_reg_reg[11]_i_798/CO[3]
                         net (fo=1, routed)           0.000     8.034    wavelet_resampler_1/y_reg_reg[11]_i_798_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  wavelet_resampler_1/y_reg_reg[11]_i_897/CO[3]
                         net (fo=1, routed)           0.000     8.151    wavelet_resampler_1/y_reg_reg[11]_i_897_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  wavelet_resampler_1/y_reg_reg[11]_i_979/CO[3]
                         net (fo=2, routed)           1.043     9.311    wavelet_resampler_1/y_reg_reg[11]_i_979_n_0
    SLICE_X55Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.435 r  wavelet_resampler_1/y_reg[11]_i_1020/O
                         net (fo=1, routed)           0.000     9.435    wavelet_resampler_1/y_reg[11]_i_1020_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.967 r  wavelet_resampler_1/y_reg_reg[11]_i_987/CO[3]
                         net (fo=1, routed)           0.000     9.967    wavelet_resampler_1/y_reg_reg[11]_i_987_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  wavelet_resampler_1/y_reg_reg[11]_i_982/CO[3]
                         net (fo=1, routed)           0.000    10.081    wavelet_resampler_1/y_reg_reg[11]_i_982_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  wavelet_resampler_1/y_reg_reg[11]_i_980/CO[3]
                         net (fo=14, routed)          0.905    11.099    wavelet_resampler_1/y_reg_reg[11]_i_980_n_0
    SLICE_X53Y43         LUT4 (Prop_lut4_I0_O)        0.124    11.223 r  wavelet_resampler_1/y_reg[11]_i_995/O
                         net (fo=1, routed)           0.000    11.223    wavelet_resampler_1/y_reg[11]_i_995_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.773 r  wavelet_resampler_1/y_reg_reg[11]_i_970/CO[3]
                         net (fo=1, routed)           0.000    11.773    wavelet_resampler_1/y_reg_reg[11]_i_970_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  wavelet_resampler_1/y_reg_reg[11]_i_965/CO[3]
                         net (fo=1, routed)           0.000    11.887    wavelet_resampler_1/y_reg_reg[11]_i_965_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.001 r  wavelet_resampler_1/y_reg_reg[11]_i_964/CO[3]
                         net (fo=1, routed)           0.000    12.001    wavelet_resampler_1/y_reg_reg[11]_i_964_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.158 r  wavelet_resampler_1/y_reg_reg[11]_i_961/CO[1]
                         net (fo=16, routed)          0.920    13.078    wavelet_resampler_1/y_reg_reg[11]_i_961_n_2
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.329    13.407 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000    13.407    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.940 r  wavelet_resampler_1/y_reg_reg[11]_i_952/CO[3]
                         net (fo=1, routed)           0.000    13.940    wavelet_resampler_1/y_reg_reg[11]_i_952_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.057 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000    14.057    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.174 r  wavelet_resampler_1/y_reg_reg[11]_i_946/CO[3]
                         net (fo=1, routed)           0.000    14.174    wavelet_resampler_1/y_reg_reg[11]_i_946_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.403 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[2]
                         net (fo=18, routed)          0.660    15.064    wavelet_resampler_1/y_reg_reg[11]_i_942_n_1
    SLICE_X55Y45         LUT5 (Prop_lut5_I0_O)        0.310    15.374 r  wavelet_resampler_1/y_reg[11]_i_960/O
                         net (fo=1, routed)           0.000    15.374    wavelet_resampler_1/y_reg[11]_i_960_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.924 r  wavelet_resampler_1/y_reg_reg[11]_i_933/CO[3]
                         net (fo=1, routed)           0.000    15.924    wavelet_resampler_1/y_reg_reg[11]_i_933_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.038 r  wavelet_resampler_1/y_reg_reg[11]_i_928/CO[3]
                         net (fo=1, routed)           0.000    16.038    wavelet_resampler_1/y_reg_reg[11]_i_928_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.152 r  wavelet_resampler_1/y_reg_reg[11]_i_927/CO[3]
                         net (fo=1, routed)           0.000    16.152    wavelet_resampler_1/y_reg_reg[11]_i_927_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.266 r  wavelet_resampler_1/y_reg_reg[11]_i_922/CO[3]
                         net (fo=20, routed)          0.992    17.258    wavelet_resampler_1/y_reg_reg[11]_i_922_n_0
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.124    17.382 r  wavelet_resampler_1/y_reg[11]_i_941/O
                         net (fo=1, routed)           0.000    17.382    wavelet_resampler_1/y_reg[11]_i_941_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.915 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    17.915    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.032 r  wavelet_resampler_1/y_reg_reg[11]_i_904/CO[3]
                         net (fo=1, routed)           0.000    18.032    wavelet_resampler_1/y_reg_reg[11]_i_904_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.149 r  wavelet_resampler_1/y_reg_reg[11]_i_903/CO[3]
                         net (fo=1, routed)           0.000    18.149    wavelet_resampler_1/y_reg_reg[11]_i_903_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.266 r  wavelet_resampler_1/y_reg_reg[11]_i_902/CO[3]
                         net (fo=1, routed)           0.000    18.266    wavelet_resampler_1/y_reg_reg[11]_i_902_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.520 r  wavelet_resampler_1/y_reg_reg[11]_i_880/CO[0]
                         net (fo=22, routed)          1.046    19.565    wavelet_resampler_1/y_reg_reg[11]_i_880_n_3
    SLICE_X56Y39         LUT5 (Prop_lut5_I0_O)        0.367    19.932 r  wavelet_resampler_1/y_reg[11]_i_917/O
                         net (fo=1, routed)           0.000    19.932    wavelet_resampler_1/y_reg[11]_i_917_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.465 r  wavelet_resampler_1/y_reg_reg[11]_i_888/CO[3]
                         net (fo=1, routed)           0.000    20.465    wavelet_resampler_1/y_reg_reg[11]_i_888_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.582 r  wavelet_resampler_1/y_reg_reg[11]_i_883/CO[3]
                         net (fo=1, routed)           0.000    20.582    wavelet_resampler_1/y_reg_reg[11]_i_883_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.699 r  wavelet_resampler_1/y_reg_reg[11]_i_882/CO[3]
                         net (fo=1, routed)           0.000    20.699    wavelet_resampler_1/y_reg_reg[11]_i_882_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.816 r  wavelet_resampler_1/y_reg_reg[11]_i_879/CO[3]
                         net (fo=1, routed)           0.000    20.816    wavelet_resampler_1/y_reg_reg[11]_i_879_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.973 r  wavelet_resampler_1/y_reg_reg[11]_i_857/CO[1]
                         net (fo=24, routed)          0.851    21.825    wavelet_resampler_1/y_reg_reg[11]_i_857_n_2
    SLICE_X57Y40         LUT5 (Prop_lut5_I0_O)        0.332    22.157 r  wavelet_resampler_1/y_reg[11]_i_896/O
                         net (fo=1, routed)           0.000    22.157    wavelet_resampler_1/y_reg[11]_i_896_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.707 r  wavelet_resampler_1/y_reg_reg[11]_i_866/CO[3]
                         net (fo=1, routed)           0.000    22.707    wavelet_resampler_1/y_reg_reg[11]_i_866_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.821 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000    22.821    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.935 r  wavelet_resampler_1/y_reg_reg[11]_i_860/CO[3]
                         net (fo=1, routed)           0.000    22.935    wavelet_resampler_1/y_reg_reg[11]_i_860_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.049 r  wavelet_resampler_1/y_reg_reg[11]_i_856/CO[3]
                         net (fo=1, routed)           0.000    23.049    wavelet_resampler_1/y_reg_reg[11]_i_856_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.277 r  wavelet_resampler_1/y_reg_reg[11]_i_833/CO[2]
                         net (fo=26, routed)          0.805    24.082    wavelet_resampler_1/y_reg_reg[11]_i_833_n_1
    SLICE_X58Y41         LUT5 (Prop_lut5_I0_O)        0.313    24.395 r  wavelet_resampler_1/y_reg[11]_i_874/O
                         net (fo=1, routed)           0.000    24.395    wavelet_resampler_1/y_reg[11]_i_874_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.945 r  wavelet_resampler_1/y_reg_reg[11]_i_843/CO[3]
                         net (fo=1, routed)           0.000    24.945    wavelet_resampler_1/y_reg_reg[11]_i_843_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.059 r  wavelet_resampler_1/y_reg_reg[11]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.059    wavelet_resampler_1/y_reg_reg[11]_i_838_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.173 r  wavelet_resampler_1/y_reg_reg[11]_i_837/CO[3]
                         net (fo=1, routed)           0.000    25.173    wavelet_resampler_1/y_reg_reg[11]_i_837_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.287 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    25.287    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.401 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=28, routed)          1.171    26.572    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I0_O)        0.124    26.696 r  wavelet_resampler_1/y_reg[11]_i_851/O
                         net (fo=1, routed)           0.000    26.696    wavelet_resampler_1/y_reg[11]_i_851_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.246 r  wavelet_resampler_1/y_reg_reg[11]_i_815/CO[3]
                         net (fo=1, routed)           0.000    27.246    wavelet_resampler_1/y_reg_reg[11]_i_815_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.360 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    27.360    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.474 r  wavelet_resampler_1/y_reg_reg[11]_i_809/CO[3]
                         net (fo=1, routed)           0.000    27.474    wavelet_resampler_1/y_reg_reg[11]_i_809_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.588 r  wavelet_resampler_1/y_reg_reg[11]_i_803/CO[3]
                         net (fo=1, routed)           0.000    27.588    wavelet_resampler_1/y_reg_reg[11]_i_803_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.702 r  wavelet_resampler_1/y_reg_reg[11]_i_782/CO[3]
                         net (fo=1, routed)           0.000    27.702    wavelet_resampler_1/y_reg_reg[11]_i_782_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.973 r  wavelet_resampler_1/y_reg_reg[11]_i_756/CO[0]
                         net (fo=30, routed)          0.824    28.797    wavelet_resampler_1/y_reg_reg[11]_i_756_n_3
    SLICE_X61Y41         LUT5 (Prop_lut5_I0_O)        0.373    29.170 r  wavelet_resampler_1/y_reg[11]_i_823/O
                         net (fo=1, routed)           0.000    29.170    wavelet_resampler_1/y_reg[11]_i_823_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.720 r  wavelet_resampler_1/y_reg_reg[11]_i_789/CO[3]
                         net (fo=1, routed)           0.000    29.720    wavelet_resampler_1/y_reg_reg[11]_i_789_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.834 r  wavelet_resampler_1/y_reg_reg[11]_i_784/CO[3]
                         net (fo=1, routed)           0.000    29.834    wavelet_resampler_1/y_reg_reg[11]_i_784_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.948 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    29.948    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.062 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    30.062    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.176 r  wavelet_resampler_1/y_reg_reg[11]_i_755/CO[3]
                         net (fo=1, routed)           0.000    30.176    wavelet_resampler_1/y_reg_reg[11]_i_755_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.333 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[1]
                         net (fo=32, routed)          0.907    31.239    wavelet_resampler_1/y_reg_reg[11]_i_728_n_2
    SLICE_X60Y43         LUT5 (Prop_lut5_I0_O)        0.329    31.568 r  wavelet_resampler_1/y_reg[11]_i_797/O
                         net (fo=1, routed)           0.000    31.568    wavelet_resampler_1/y_reg[11]_i_797_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.101 r  wavelet_resampler_1/y_reg_reg[11]_i_764/CO[3]
                         net (fo=1, routed)           0.000    32.101    wavelet_resampler_1/y_reg_reg[11]_i_764_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.218 r  wavelet_resampler_1/y_reg_reg[11]_i_759/CO[3]
                         net (fo=1, routed)           0.000    32.218    wavelet_resampler_1/y_reg_reg[11]_i_759_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.335 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000    32.335    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.452 r  wavelet_resampler_1/y_reg_reg[11]_i_750/CO[3]
                         net (fo=1, routed)           0.000    32.452    wavelet_resampler_1/y_reg_reg[11]_i_750_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.569 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    32.569    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.798 r  wavelet_resampler_1/y_reg_reg[11]_i_695/CO[2]
                         net (fo=34, routed)          0.494    33.292    wavelet_resampler_1/y_reg_reg[11]_i_695_n_1
    SLICE_X61Y47         LUT5 (Prop_lut5_I0_O)        0.310    33.602 r  wavelet_resampler_1/y_reg[11]_i_772/O
                         net (fo=1, routed)           0.000    33.602    wavelet_resampler_1/y_reg[11]_i_772_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.152 r  wavelet_resampler_1/y_reg_reg[11]_i_737/CO[3]
                         net (fo=1, routed)           0.000    34.152    wavelet_resampler_1/y_reg_reg[11]_i_737_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.266 r  wavelet_resampler_1/y_reg_reg[11]_i_732/CO[3]
                         net (fo=1, routed)           0.000    34.266    wavelet_resampler_1/y_reg_reg[11]_i_732_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.380 r  wavelet_resampler_1/y_reg_reg[11]_i_731/CO[3]
                         net (fo=1, routed)           0.001    34.381    wavelet_resampler_1/y_reg_reg[11]_i_731_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.495 r  wavelet_resampler_1/y_reg_reg[11]_i_722/CO[3]
                         net (fo=1, routed)           0.000    34.495    wavelet_resampler_1/y_reg_reg[11]_i_722_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.609 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.000    34.609    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.723 r  wavelet_resampler_1/y_reg_reg[11]_i_664/CO[3]
                         net (fo=36, routed)          1.174    35.897    wavelet_resampler_1/y_reg_reg[11]_i_664_n_0
    SLICE_X62Y46         LUT5 (Prop_lut5_I0_O)        0.124    36.021 r  wavelet_resampler_1/y_reg[11]_i_745/O
                         net (fo=1, routed)           0.000    36.021    wavelet_resampler_1/y_reg[11]_i_745_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.571 r  wavelet_resampler_1/y_reg_reg[11]_i_705/CO[3]
                         net (fo=1, routed)           0.000    36.571    wavelet_resampler_1/y_reg_reg[11]_i_705_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.685 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[3]
                         net (fo=1, routed)           0.000    36.685    wavelet_resampler_1/y_reg_reg[11]_i_700_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    36.799    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  wavelet_resampler_1/y_reg_reg[11]_i_689/CO[3]
                         net (fo=1, routed)           0.001    36.914    wavelet_resampler_1/y_reg_reg[11]_i_689_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.028 r  wavelet_resampler_1/y_reg_reg[11]_i_663/CO[3]
                         net (fo=1, routed)           0.000    37.028    wavelet_resampler_1/y_reg_reg[11]_i_663_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.142 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[3]
                         net (fo=1, routed)           0.000    37.142    wavelet_resampler_1/y_reg_reg[11]_i_638_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.413 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[0]
                         net (fo=38, routed)          1.011    38.424    wavelet_resampler_1/y_reg_reg[11]_i_607_n_3
    SLICE_X63Y47         LUT5 (Prop_lut5_I0_O)        0.373    38.797 r  wavelet_resampler_1/y_reg[11]_i_713/O
                         net (fo=1, routed)           0.000    38.797    wavelet_resampler_1/y_reg[11]_i_713_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.347 r  wavelet_resampler_1/y_reg_reg[11]_i_675/CO[3]
                         net (fo=1, routed)           0.000    39.347    wavelet_resampler_1/y_reg_reg[11]_i_675_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.461 r  wavelet_resampler_1/y_reg_reg[11]_i_670/CO[3]
                         net (fo=1, routed)           0.000    39.461    wavelet_resampler_1/y_reg_reg[11]_i_670_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.575 r  wavelet_resampler_1/y_reg_reg[11]_i_669/CO[3]
                         net (fo=1, routed)           0.001    39.576    wavelet_resampler_1/y_reg_reg[11]_i_669_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.690 r  wavelet_resampler_1/y_reg_reg[11]_i_658/CO[3]
                         net (fo=1, routed)           0.000    39.690    wavelet_resampler_1/y_reg_reg[11]_i_658_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.804 r  wavelet_resampler_1/y_reg_reg[11]_i_633/CO[3]
                         net (fo=1, routed)           0.000    39.804    wavelet_resampler_1/y_reg_reg[11]_i_633_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.918 r  wavelet_resampler_1/y_reg_reg[11]_i_606/CO[3]
                         net (fo=1, routed)           0.000    39.918    wavelet_resampler_1/y_reg_reg[11]_i_606_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.075 r  wavelet_resampler_1/y_reg_reg[11]_i_570/CO[1]
                         net (fo=40, routed)          0.863    40.938    wavelet_resampler_1/y_reg_reg[11]_i_570_n_2
    SLICE_X59Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.723 r  wavelet_resampler_1/y_reg_reg[11]_i_645/CO[3]
                         net (fo=1, routed)           0.001    41.724    wavelet_resampler_1/y_reg_reg[11]_i_645_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.838 r  wavelet_resampler_1/y_reg_reg[11]_i_640/CO[3]
                         net (fo=1, routed)           0.000    41.838    wavelet_resampler_1/y_reg_reg[11]_i_640_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.952 r  wavelet_resampler_1/y_reg_reg[11]_i_639/CO[3]
                         net (fo=1, routed)           0.000    41.952    wavelet_resampler_1/y_reg_reg[11]_i_639_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.066 r  wavelet_resampler_1/y_reg_reg[11]_i_628/CO[3]
                         net (fo=1, routed)           0.000    42.066    wavelet_resampler_1/y_reg_reg[11]_i_628_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.180 r  wavelet_resampler_1/y_reg_reg[11]_i_601/CO[3]
                         net (fo=1, routed)           0.000    42.180    wavelet_resampler_1/y_reg_reg[11]_i_601_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.294 r  wavelet_resampler_1/y_reg_reg[11]_i_569/CO[3]
                         net (fo=1, routed)           0.000    42.294    wavelet_resampler_1/y_reg_reg[11]_i_569_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.522 r  wavelet_resampler_1/y_reg_reg[11]_i_535/CO[2]
                         net (fo=42, routed)          0.718    43.240    wavelet_resampler_1/y_reg_reg[11]_i_535_n_1
    SLICE_X58Y51         LUT5 (Prop_lut5_I0_O)        0.313    43.553 r  wavelet_resampler_1/y_reg[11]_i_653/O
                         net (fo=1, routed)           0.000    43.553    wavelet_resampler_1/y_reg[11]_i_653_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.103 r  wavelet_resampler_1/y_reg_reg[11]_i_615/CO[3]
                         net (fo=1, routed)           0.000    44.103    wavelet_resampler_1/y_reg_reg[11]_i_615_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.217 r  wavelet_resampler_1/y_reg_reg[11]_i_610/CO[3]
                         net (fo=1, routed)           0.000    44.217    wavelet_resampler_1/y_reg_reg[11]_i_610_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.331 r  wavelet_resampler_1/y_reg_reg[11]_i_609/CO[3]
                         net (fo=1, routed)           0.000    44.331    wavelet_resampler_1/y_reg_reg[11]_i_609_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.445 r  wavelet_resampler_1/y_reg_reg[11]_i_596/CO[3]
                         net (fo=1, routed)           0.000    44.445    wavelet_resampler_1/y_reg_reg[11]_i_596_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.559 r  wavelet_resampler_1/y_reg_reg[11]_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.559    wavelet_resampler_1/y_reg_reg[11]_i_564_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.673 r  wavelet_resampler_1/y_reg_reg[11]_i_534/CO[3]
                         net (fo=1, routed)           0.000    44.673    wavelet_resampler_1/y_reg_reg[11]_i_534_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.787 r  wavelet_resampler_1/y_reg_reg[11]_i_500/CO[3]
                         net (fo=44, routed)          1.306    46.094    wavelet_resampler_1/y_reg_reg[11]_i_500_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124    46.218 r  wavelet_resampler_1/y_reg[11]_i_623/O
                         net (fo=1, routed)           0.000    46.218    wavelet_resampler_1/y_reg[11]_i_623_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.768 r  wavelet_resampler_1/y_reg_reg[11]_i_579/CO[3]
                         net (fo=1, routed)           0.000    46.768    wavelet_resampler_1/y_reg_reg[11]_i_579_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.882 r  wavelet_resampler_1/y_reg_reg[11]_i_574/CO[3]
                         net (fo=1, routed)           0.000    46.882    wavelet_resampler_1/y_reg_reg[11]_i_574_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.996 r  wavelet_resampler_1/y_reg_reg[11]_i_573/CO[3]
                         net (fo=1, routed)           0.000    46.996    wavelet_resampler_1/y_reg_reg[11]_i_573_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.110 r  wavelet_resampler_1/y_reg_reg[11]_i_559/CO[3]
                         net (fo=1, routed)           0.000    47.110    wavelet_resampler_1/y_reg_reg[11]_i_559_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.224 r  wavelet_resampler_1/y_reg_reg[11]_i_529/CO[3]
                         net (fo=1, routed)           0.000    47.224    wavelet_resampler_1/y_reg_reg[11]_i_529_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.338 r  wavelet_resampler_1/y_reg_reg[11]_i_499/CO[3]
                         net (fo=1, routed)           0.000    47.338    wavelet_resampler_1/y_reg_reg[11]_i_499_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.452 r  wavelet_resampler_1/y_reg_reg[11]_i_465/CO[3]
                         net (fo=1, routed)           0.000    47.452    wavelet_resampler_1/y_reg_reg[11]_i_465_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.723 r  wavelet_resampler_1/y_reg_reg[11]_i_420/CO[0]
                         net (fo=46, routed)          1.038    48.760    wavelet_resampler_1/y_reg_reg[11]_i_420_n_3
    SLICE_X54Y53         LUT5 (Prop_lut5_I0_O)        0.373    49.133 r  wavelet_resampler_1/y_reg[11]_i_587/O
                         net (fo=1, routed)           0.000    49.133    wavelet_resampler_1/y_reg[11]_i_587_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.666 r  wavelet_resampler_1/y_reg_reg[11]_i_545/CO[3]
                         net (fo=1, routed)           0.000    49.666    wavelet_resampler_1/y_reg_reg[11]_i_545_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.783 r  wavelet_resampler_1/y_reg_reg[11]_i_540/CO[3]
                         net (fo=1, routed)           0.000    49.783    wavelet_resampler_1/y_reg_reg[11]_i_540_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.900 r  wavelet_resampler_1/y_reg_reg[11]_i_539/CO[3]
                         net (fo=1, routed)           0.000    49.900    wavelet_resampler_1/y_reg_reg[11]_i_539_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.017 r  wavelet_resampler_1/y_reg_reg[11]_i_524/CO[3]
                         net (fo=1, routed)           0.000    50.017    wavelet_resampler_1/y_reg_reg[11]_i_524_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.134 r  wavelet_resampler_1/y_reg_reg[11]_i_494/CO[3]
                         net (fo=1, routed)           0.000    50.134    wavelet_resampler_1/y_reg_reg[11]_i_494_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.251 r  wavelet_resampler_1/y_reg_reg[11]_i_460/CO[3]
                         net (fo=1, routed)           0.000    50.251    wavelet_resampler_1/y_reg_reg[11]_i_460_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.368 r  wavelet_resampler_1/y_reg_reg[11]_i_419/CO[3]
                         net (fo=1, routed)           0.000    50.368    wavelet_resampler_1/y_reg_reg[11]_i_419_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.525 r  wavelet_resampler_1/y_reg_reg[11]_i_368/CO[1]
                         net (fo=48, routed)          0.843    51.368    wavelet_resampler_1/y_reg_reg[11]_i_368_n_2
    SLICE_X53Y58         LUT5 (Prop_lut5_I0_O)        0.332    51.700 r  wavelet_resampler_1/y_reg[11]_i_553/O
                         net (fo=1, routed)           0.000    51.700    wavelet_resampler_1/y_reg[11]_i_553_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.250 r  wavelet_resampler_1/y_reg_reg[11]_i_511/CO[3]
                         net (fo=1, routed)           0.000    52.250    wavelet_resampler_1/y_reg_reg[11]_i_511_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  wavelet_resampler_1/y_reg_reg[11]_i_506/CO[3]
                         net (fo=1, routed)           0.000    52.364    wavelet_resampler_1/y_reg_reg[11]_i_506_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.478 r  wavelet_resampler_1/y_reg_reg[11]_i_505/CO[3]
                         net (fo=1, routed)           0.000    52.478    wavelet_resampler_1/y_reg_reg[11]_i_505_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.592 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    52.592    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.706 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    52.706    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.820 r  wavelet_resampler_1/y_reg_reg[11]_i_414/CO[3]
                         net (fo=1, routed)           0.000    52.820    wavelet_resampler_1/y_reg_reg[11]_i_414_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.934 r  wavelet_resampler_1/y_reg_reg[11]_i_367/CO[3]
                         net (fo=1, routed)           0.000    52.934    wavelet_resampler_1/y_reg_reg[11]_i_367_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.162 r  wavelet_resampler_1/y_reg_reg[11]_i_303/CO[2]
                         net (fo=50, routed)          0.740    53.903    wavelet_resampler_1/y_reg_reg[11]_i_303_n_1
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.313    54.216 r  wavelet_resampler_1/y_reg[11]_i_519/O
                         net (fo=1, routed)           0.000    54.216    wavelet_resampler_1/y_reg[11]_i_519_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.749 r  wavelet_resampler_1/y_reg_reg[11]_i_476/CO[3]
                         net (fo=1, routed)           0.000    54.749    wavelet_resampler_1/y_reg_reg[11]_i_476_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.866 r  wavelet_resampler_1/y_reg_reg[11]_i_471/CO[3]
                         net (fo=1, routed)           0.000    54.866    wavelet_resampler_1/y_reg_reg[11]_i_471_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.983 r  wavelet_resampler_1/y_reg_reg[11]_i_470/CO[3]
                         net (fo=1, routed)           0.000    54.983    wavelet_resampler_1/y_reg_reg[11]_i_470_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.100 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    55.100    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.217 r  wavelet_resampler_1/y_reg_reg[11]_i_409/CO[3]
                         net (fo=1, routed)           0.000    55.217    wavelet_resampler_1/y_reg_reg[11]_i_409_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.334 r  wavelet_resampler_1/y_reg_reg[11]_i_362/CO[3]
                         net (fo=1, routed)           0.000    55.334    wavelet_resampler_1/y_reg_reg[11]_i_362_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.451 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    55.451    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.568 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=52, routed)          1.039    56.607    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124    56.731 r  wavelet_resampler_1/y_reg[11]_i_484/O
                         net (fo=1, routed)           0.000    56.731    wavelet_resampler_1/y_reg[11]_i_484_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.281 r  wavelet_resampler_1/y_reg_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    57.281    wavelet_resampler_1/y_reg_reg[11]_i_433_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.395 r  wavelet_resampler_1/y_reg_reg[11]_i_428/CO[3]
                         net (fo=1, routed)           0.000    57.395    wavelet_resampler_1/y_reg_reg[11]_i_428_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.509 r  wavelet_resampler_1/y_reg_reg[11]_i_427/CO[3]
                         net (fo=1, routed)           0.000    57.509    wavelet_resampler_1/y_reg_reg[11]_i_427_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  wavelet_resampler_1/y_reg_reg[11]_i_404/CO[3]
                         net (fo=1, routed)           0.000    57.623    wavelet_resampler_1/y_reg_reg[11]_i_404_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.737 r  wavelet_resampler_1/y_reg_reg[11]_i_357/CO[3]
                         net (fo=1, routed)           0.000    57.737    wavelet_resampler_1/y_reg_reg[11]_i_357_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.851 r  wavelet_resampler_1/y_reg_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    57.851    wavelet_resampler_1/y_reg_reg[11]_i_297_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.965 r  wavelet_resampler_1/y_reg_reg[11]_i_241/CO[3]
                         net (fo=1, routed)           0.000    57.965    wavelet_resampler_1/y_reg_reg[11]_i_241_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.079 r  wavelet_resampler_1/y_reg_reg[11]_i_199/CO[3]
                         net (fo=1, routed)           0.009    58.088    wavelet_resampler_1/y_reg_reg[11]_i_199_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.359 r  wavelet_resampler_1/y_reg_reg[11]_i_157/CO[0]
                         net (fo=54, routed)          0.739    59.098    wavelet_resampler_1/y_reg_reg[11]_i_157_n_3
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.373    59.471 r  wavelet_resampler_1/y_reg[11]_i_441/O
                         net (fo=1, routed)           0.000    59.471    wavelet_resampler_1/y_reg[11]_i_441_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.004 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.009    60.013    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.130 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    60.130    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.247 r  wavelet_resampler_1/y_reg_reg[11]_i_384/CO[3]
                         net (fo=1, routed)           0.000    60.247    wavelet_resampler_1/y_reg_reg[11]_i_384_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.364 r  wavelet_resampler_1/y_reg_reg[11]_i_352/CO[3]
                         net (fo=1, routed)           0.000    60.364    wavelet_resampler_1/y_reg_reg[11]_i_352_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.481 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    60.481    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.598 r  wavelet_resampler_1/y_reg_reg[11]_i_236/CO[3]
                         net (fo=1, routed)           0.000    60.598    wavelet_resampler_1/y_reg_reg[11]_i_236_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.715 r  wavelet_resampler_1/y_reg_reg[11]_i_194/CO[3]
                         net (fo=1, routed)           0.000    60.715    wavelet_resampler_1/y_reg_reg[11]_i_194_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.832 r  wavelet_resampler_1/y_reg_reg[11]_i_156/CO[3]
                         net (fo=1, routed)           0.000    60.832    wavelet_resampler_1/y_reg_reg[11]_i_156_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.989 r  wavelet_resampler_1/y_reg_reg[11]_i_118/CO[1]
                         net (fo=56, routed)          0.782    61.771    wavelet_resampler_1/y_reg_reg[11]_i_118_n_2
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.332    62.103 r  wavelet_resampler_1/y_reg[11]_i_398/O
                         net (fo=1, routed)           0.000    62.103    wavelet_resampler_1/y_reg[11]_i_398_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.636 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    62.636    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.753 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    62.753    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.870 r  wavelet_resampler_1/y_reg_reg[11]_i_333/CO[3]
                         net (fo=1, routed)           0.000    62.870    wavelet_resampler_1/y_reg_reg[11]_i_333_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.987 r  wavelet_resampler_1/y_reg_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.000    62.987    wavelet_resampler_1/y_reg_reg[11]_i_287_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.104 r  wavelet_resampler_1/y_reg_reg[11]_i_231/CO[3]
                         net (fo=1, routed)           0.000    63.104    wavelet_resampler_1/y_reg_reg[11]_i_231_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.221 r  wavelet_resampler_1/y_reg_reg[11]_i_189/CO[3]
                         net (fo=1, routed)           0.000    63.221    wavelet_resampler_1/y_reg_reg[11]_i_189_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.338 r  wavelet_resampler_1/y_reg_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    63.338    wavelet_resampler_1/y_reg_reg[11]_i_151_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.455 r  wavelet_resampler_1/y_reg_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    63.455    wavelet_resampler_1/y_reg_reg[11]_i_117_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.684 r  wavelet_resampler_1/y_reg_reg[11]_i_83/CO[2]
                         net (fo=58, routed)          0.686    64.369    wavelet_resampler_1/y_reg_reg[11]_i_83_n_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.310    64.679 r  wavelet_resampler_1/y_reg[11]_i_347/O
                         net (fo=1, routed)           0.000    64.679    wavelet_resampler_1/y_reg[11]_i_347_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.229 r  wavelet_resampler_1/y_reg_reg[11]_i_274/CO[3]
                         net (fo=1, routed)           0.000    65.229    wavelet_resampler_1/y_reg_reg[11]_i_274_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.343 r  wavelet_resampler_1/y_reg_reg[11]_i_269/CO[3]
                         net (fo=1, routed)           0.000    65.343    wavelet_resampler_1/y_reg_reg[11]_i_269_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.457 r  wavelet_resampler_1/y_reg_reg[11]_i_268/CO[3]
                         net (fo=1, routed)           0.000    65.457    wavelet_resampler_1/y_reg_reg[11]_i_268_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.571 r  wavelet_resampler_1/y_reg_reg[11]_i_226/CO[3]
                         net (fo=1, routed)           0.000    65.571    wavelet_resampler_1/y_reg_reg[11]_i_226_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.685 r  wavelet_resampler_1/y_reg_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000    65.685    wavelet_resampler_1/y_reg_reg[11]_i_184_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.799 r  wavelet_resampler_1/y_reg_reg[11]_i_146/CO[3]
                         net (fo=1, routed)           0.000    65.799    wavelet_resampler_1/y_reg_reg[11]_i_146_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.913 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000    65.913    wavelet_resampler_1/y_reg_reg[11]_i_112_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.027 r  wavelet_resampler_1/y_reg_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    66.027    wavelet_resampler_1/y_reg_reg[11]_i_82_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.141 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=60, routed)          1.214    67.355    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X52Y88         LUT5 (Prop_lut5_I0_O)        0.124    67.479 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    67.479    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.012 r  wavelet_resampler_1/y_reg_reg[11]_i_263/CO[3]
                         net (fo=1, routed)           0.000    68.012    wavelet_resampler_1/y_reg_reg[11]_i_263_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.129 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    68.129    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.246 r  wavelet_resampler_1/y_reg_reg[11]_i_216/CO[3]
                         net (fo=1, routed)           0.000    68.246    wavelet_resampler_1/y_reg_reg[11]_i_216_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.363 r  wavelet_resampler_1/y_reg_reg[11]_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.363    wavelet_resampler_1/y_reg_reg[11]_i_179_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.480 r  wavelet_resampler_1/y_reg_reg[11]_i_141/CO[3]
                         net (fo=1, routed)           0.000    68.480    wavelet_resampler_1/y_reg_reg[11]_i_141_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.597 r  wavelet_resampler_1/y_reg_reg[11]_i_107/CO[3]
                         net (fo=1, routed)           0.000    68.597    wavelet_resampler_1/y_reg_reg[11]_i_107_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.714 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    68.714    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.831 r  wavelet_resampler_1/y_reg_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.831    wavelet_resampler_1/y_reg_reg[11]_i_51_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.948 r  wavelet_resampler_1/y_reg_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.948    wavelet_resampler_1/y_reg_reg[11]_i_30_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    69.202 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[0]
                         net (fo=62, routed)          1.002    70.204    wavelet_resampler_1/y_reg_reg[11]_i_12_n_3
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.367    70.571 r  wavelet_resampler_1/y_reg[11]_i_325/O
                         net (fo=1, routed)           0.000    70.571    wavelet_resampler_1/y_reg[11]_i_325_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.121 r  wavelet_resampler_1/y_reg_reg[11]_i_262/CO[3]
                         net (fo=1, routed)           0.000    71.121    wavelet_resampler_1/y_reg_reg[11]_i_262_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.235 r  wavelet_resampler_1/y_reg_reg[11]_i_215/CO[3]
                         net (fo=1, routed)           0.000    71.235    wavelet_resampler_1/y_reg_reg[11]_i_215_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.349 r  wavelet_resampler_1/y_reg_reg[11]_i_174/CO[3]
                         net (fo=1, routed)           0.000    71.349    wavelet_resampler_1/y_reg_reg[11]_i_174_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.463 r  wavelet_resampler_1/y_reg_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    71.463    wavelet_resampler_1/y_reg_reg[11]_i_136_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.577 r  wavelet_resampler_1/y_reg_reg[11]_i_102/CO[3]
                         net (fo=1, routed)           0.000    71.577    wavelet_resampler_1/y_reg_reg[11]_i_102_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.691 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    71.691    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.805 r  wavelet_resampler_1/y_reg_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    71.805    wavelet_resampler_1/y_reg_reg[11]_i_46_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.919 r  wavelet_resampler_1/y_reg_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    71.920    wavelet_resampler_1/y_reg_reg[11]_i_25_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.034 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.034    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.191 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[1]
                         net (fo=65, routed)          0.992    73.183    wavelet_resampler_1/y_reg_reg[11]_i_7_n_2
    SLICE_X50Y94         LUT5 (Prop_lut5_I0_O)        0.329    73.512 r  wavelet_resampler_1/y_reg[11]_i_374/O
                         net (fo=1, routed)           0.000    73.512    wavelet_resampler_1/y_reg[11]_i_374_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.045 r  wavelet_resampler_1/y_reg_reg[11]_i_307/CO[3]
                         net (fo=1, routed)           0.000    74.045    wavelet_resampler_1/y_reg_reg[11]_i_307_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.162 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    74.162    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.279 r  wavelet_resampler_1/y_reg_reg[11]_i_200/CO[3]
                         net (fo=1, routed)           0.000    74.279    wavelet_resampler_1/y_reg_reg[11]_i_200_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.396 r  wavelet_resampler_1/y_reg_reg[11]_i_159/CO[3]
                         net (fo=1, routed)           0.000    74.396    wavelet_resampler_1/y_reg_reg[11]_i_159_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.513 r  wavelet_resampler_1/y_reg_reg[11]_i_121/CO[3]
                         net (fo=1, routed)           0.000    74.513    wavelet_resampler_1/y_reg_reg[11]_i_121_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.630 r  wavelet_resampler_1/y_reg_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.001    74.631    wavelet_resampler_1/y_reg_reg[11]_i_87_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.747 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    74.747    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.864 r  wavelet_resampler_1/y_reg_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.864    wavelet_resampler_1/y_reg_reg[11]_i_31_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.981 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    74.981    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.210 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[2]
                         net (fo=67, routed)          0.750    75.961    wavelet_resampler_1/y_reg_reg[11]_i_8_n_1
    SLICE_X49Y101        LUT5 (Prop_lut5_I0_O)        0.310    76.271 r  wavelet_resampler_1/y_reg[11]_i_378/O
                         net (fo=1, routed)           0.000    76.271    wavelet_resampler_1/y_reg[11]_i_378_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.821 r  wavelet_resampler_1/y_reg_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    76.821    wavelet_resampler_1/y_reg_reg[11]_i_312_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.935 r  wavelet_resampler_1/y_reg_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    76.935    wavelet_resampler_1/y_reg_reg[11]_i_252_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.049 r  wavelet_resampler_1/y_reg_reg[11]_i_205/CO[3]
                         net (fo=1, routed)           0.000    77.049    wavelet_resampler_1/y_reg_reg[11]_i_205_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.163 r  wavelet_resampler_1/y_reg_reg[11]_i_164/CO[3]
                         net (fo=1, routed)           0.000    77.163    wavelet_resampler_1/y_reg_reg[11]_i_164_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.277 r  wavelet_resampler_1/y_reg_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000    77.277    wavelet_resampler_1/y_reg_reg[11]_i_126_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.391 r  wavelet_resampler_1/y_reg_reg[11]_i_92/CO[3]
                         net (fo=1, routed)           0.000    77.391    wavelet_resampler_1/y_reg_reg[11]_i_92_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.505 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.505    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.619 r  wavelet_resampler_1/y_reg_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.619    wavelet_resampler_1/y_reg_reg[11]_i_36_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.733 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.733    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    77.961 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=67, routed)          0.698    78.659    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X50Y108        LUT5 (Prop_lut5_I0_O)        0.313    78.972 r  wavelet_resampler_1/y_reg[11]_i_382/O
                         net (fo=1, routed)           0.000    78.972    wavelet_resampler_1/y_reg[11]_i_382_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.505 r  wavelet_resampler_1/y_reg_reg[11]_i_317/CO[3]
                         net (fo=1, routed)           0.000    79.505    wavelet_resampler_1/y_reg_reg[11]_i_317_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.622 r  wavelet_resampler_1/y_reg_reg[11]_i_257/CO[3]
                         net (fo=1, routed)           0.000    79.622    wavelet_resampler_1/y_reg_reg[11]_i_257_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.739 r  wavelet_resampler_1/y_reg_reg[11]_i_210/CO[3]
                         net (fo=1, routed)           0.000    79.739    wavelet_resampler_1/y_reg_reg[11]_i_210_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.856 r  wavelet_resampler_1/y_reg_reg[11]_i_169/CO[3]
                         net (fo=1, routed)           0.000    79.856    wavelet_resampler_1/y_reg_reg[11]_i_169_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.973 r  wavelet_resampler_1/y_reg_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    79.973    wavelet_resampler_1/y_reg_reg[11]_i_131_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.090 r  wavelet_resampler_1/y_reg_reg[11]_i_97/CO[3]
                         net (fo=1, routed)           0.000    80.090    wavelet_resampler_1/y_reg_reg[11]_i_97_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.207 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    80.207    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.324 r  wavelet_resampler_1/y_reg_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.324    wavelet_resampler_1/y_reg_reg[11]_i_41_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.441 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    80.441    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.670 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=67, routed)          0.736    81.405    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X51Y114        LUT5 (Prop_lut5_I0_O)        0.310    81.715 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    81.715    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.265 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    82.265    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.379 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    82.379    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.493 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    82.493    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.607 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    82.607    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.721 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.721    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.835 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    82.835    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.949 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.949    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.063 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.063    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.177 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.177    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.405 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=67, routed)          0.697    84.102    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X52Y121        LUT5 (Prop_lut5_I0_O)        0.313    84.415 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    84.415    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.948 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.948    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.065 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    85.065    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.182 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.182    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.299 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.009    85.308    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.425 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.425    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.542 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    85.542    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.659 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    85.659    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.776 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.776    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.893 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.893    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    86.122 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=67, routed)          0.721    86.843    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X50Y128        LUT5 (Prop_lut5_I0_O)        0.310    87.153 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    87.153    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.686 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    87.686    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.803 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    87.803    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X50Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.920 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.920    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X50Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.037 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    88.037    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X50Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.154 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    88.154    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.271 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    88.271    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.388 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    88.388    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.505 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.505    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.622 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.622    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    88.851 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=67, routed)          0.716    89.566    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X51Y134        LUT5 (Prop_lut5_I0_O)        0.310    89.876 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    89.876    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.426 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    90.426    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X51Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.540 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    90.540    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X51Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.654 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.654    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.768 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.768    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.882 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    90.882    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.996 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    90.996    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.110 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.110    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.224 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    91.224    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.338 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.338    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X51Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.566 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=67, routed)          0.936    92.502    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X53Y137        LUT3 (Prop_lut3_I0_O)        0.313    92.815 r  wavelet_resampler_1/y_reg[3]_i_170/O
                         net (fo=1, routed)           0.000    92.815    wavelet_resampler_1/y_reg[3]_i_170_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.347 r  wavelet_resampler_1/y_reg_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.347    wavelet_resampler_1/y_reg_reg[3]_i_146_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.461 r  wavelet_resampler_1/y_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    93.461    wavelet_resampler_1/y_reg_reg[3]_i_126_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.575 r  wavelet_resampler_1/y_reg_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    93.575    wavelet_resampler_1/y_reg_reg[3]_i_106_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.689 r  wavelet_resampler_1/y_reg_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    93.689    wavelet_resampler_1/y_reg_reg[3]_i_86_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.803 r  wavelet_resampler_1/y_reg_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.803    wavelet_resampler_1/y_reg_reg[3]_i_66_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.917 r  wavelet_resampler_1/y_reg_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.917    wavelet_resampler_1/y_reg_reg[3]_i_46_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.031 r  wavelet_resampler_1/y_reg_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    94.031    wavelet_resampler_1/y_reg_reg[3]_i_26_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.145 r  wavelet_resampler_1/y_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.145    wavelet_resampler_1/y_reg_reg[3]_i_11_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.373 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=67, routed)          0.963    95.336    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X52Y139        LUT3 (Prop_lut3_I0_O)        0.313    95.649 r  wavelet_resampler_1/y_reg[3]_i_174/O
                         net (fo=1, routed)           0.000    95.649    wavelet_resampler_1/y_reg[3]_i_174_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.182 r  wavelet_resampler_1/y_reg_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    96.182    wavelet_resampler_1/y_reg_reg[3]_i_151_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.299 r  wavelet_resampler_1/y_reg_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    96.299    wavelet_resampler_1/y_reg_reg[3]_i_131_n_0
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.416 r  wavelet_resampler_1/y_reg_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.416    wavelet_resampler_1/y_reg_reg[3]_i_111_n_0
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.533 r  wavelet_resampler_1/y_reg_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    96.533    wavelet_resampler_1/y_reg_reg[3]_i_91_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.650 r  wavelet_resampler_1/y_reg_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    96.650    wavelet_resampler_1/y_reg_reg[3]_i_71_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.767 r  wavelet_resampler_1/y_reg_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.767    wavelet_resampler_1/y_reg_reg[3]_i_51_n_0
    SLICE_X52Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.884 r  wavelet_resampler_1/y_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    96.884    wavelet_resampler_1/y_reg_reg[3]_i_31_n_0
    SLICE_X52Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.001 r  wavelet_resampler_1/y_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.001    wavelet_resampler_1/y_reg_reg[3]_i_15_n_0
    SLICE_X52Y147        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    97.230 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=67, routed)          1.012    98.242    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X50Y138        LUT5 (Prop_lut5_I0_O)        0.310    98.552 r  wavelet_resampler_1/y_reg[3]_i_197/O
                         net (fo=1, routed)           0.000    98.552    wavelet_resampler_1/y_reg[3]_i_197_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.085 r  wavelet_resampler_1/y_reg_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    99.085    wavelet_resampler_1/y_reg_reg[3]_i_176_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.202 r  wavelet_resampler_1/y_reg_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    99.202    wavelet_resampler_1/y_reg_reg[3]_i_156_n_0
    SLICE_X50Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.319 r  wavelet_resampler_1/y_reg_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    99.319    wavelet_resampler_1/y_reg_reg[3]_i_136_n_0
    SLICE_X50Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.436 r  wavelet_resampler_1/y_reg_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    99.436    wavelet_resampler_1/y_reg_reg[3]_i_116_n_0
    SLICE_X50Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.553 r  wavelet_resampler_1/y_reg_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    99.553    wavelet_resampler_1/y_reg_reg[3]_i_96_n_0
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.670 r  wavelet_resampler_1/y_reg_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    99.670    wavelet_resampler_1/y_reg_reg[3]_i_76_n_0
    SLICE_X50Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.787 r  wavelet_resampler_1/y_reg_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    99.787    wavelet_resampler_1/y_reg_reg[3]_i_56_n_0
    SLICE_X50Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.904 r  wavelet_resampler_1/y_reg_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.904    wavelet_resampler_1/y_reg_reg[3]_i_36_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.021 r  wavelet_resampler_1/y_reg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000   100.021    wavelet_resampler_1/y_reg_reg[3]_i_19_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   100.250 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[2]
                         net (fo=67, routed)          0.992   101.242    wavelet_resampler_1/y_reg_reg[3]_i_9_n_1
    SLICE_X49Y138        LUT5 (Prop_lut5_I0_O)        0.310   101.552 r  wavelet_resampler_1/y_reg[3]_i_200/O
                         net (fo=1, routed)           0.000   101.552    wavelet_resampler_1/y_reg[3]_i_200_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.102 r  wavelet_resampler_1/y_reg_reg[3]_i_181/CO[3]
                         net (fo=1, routed)           0.000   102.102    wavelet_resampler_1/y_reg_reg[3]_i_181_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.216 r  wavelet_resampler_1/y_reg_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.000   102.216    wavelet_resampler_1/y_reg_reg[3]_i_161_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.330 r  wavelet_resampler_1/y_reg_reg[3]_i_141/CO[3]
                         net (fo=1, routed)           0.000   102.330    wavelet_resampler_1/y_reg_reg[3]_i_141_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.444 r  wavelet_resampler_1/y_reg_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000   102.444    wavelet_resampler_1/y_reg_reg[3]_i_121_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.558 r  wavelet_resampler_1/y_reg_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000   102.558    wavelet_resampler_1/y_reg_reg[3]_i_101_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.672 r  wavelet_resampler_1/y_reg_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000   102.672    wavelet_resampler_1/y_reg_reg[3]_i_81_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.786 r  wavelet_resampler_1/y_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.786    wavelet_resampler_1/y_reg_reg[3]_i_61_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.900 r  wavelet_resampler_1/y_reg_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000   102.900    wavelet_resampler_1/y_reg_reg[3]_i_41_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.014 r  wavelet_resampler_1/y_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.014    wavelet_resampler_1/y_reg_reg[3]_i_23_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.171 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[1]
                         net (fo=1, routed)           0.610   103.781    wavelet_resampler_1/y_reg_reg[3]_i_10_n_2
    SLICE_X48Y147        LUT4 (Prop_lut4_I3_O)        0.329   104.110 r  wavelet_resampler_1/y_reg[3]_i_6/O
                         net (fo=1, routed)           0.000   104.110    wavelet_resampler_1/y_reg[3]_i_6_n_0
    SLICE_X48Y147        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   104.657 r  wavelet_resampler_1/y_reg_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000   104.657    wavelet_resampler_1/y_reg_reg[3]_i_1_n_5
    SLICE_X48Y147        FDRE                                         r  wavelet_resampler_1/y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.610    14.981    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y147        FDRE                                         r  wavelet_resampler_1/y_reg_reg[2]/C
                         clock pessimism              0.180    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X48Y147        FDRE (Setup_fdre_C_D)        0.062    15.188    wavelet_resampler_1/y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                        -104.658    
  -------------------------------------------------------------------
                         slack                                -89.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ac/cv_new_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/covariance_states_1/memory_array_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.817%)  route 0.131ns (48.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.552     1.465    ac/CLK100MHZ
    SLICE_X48Y72         FDRE                                         r  ac/cv_new_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ac/cv_new_reg[26]/Q
                         net (fo=4, routed)           0.131     1.738    ac/covariance_states_1/write_data[26]
    RAMB36_X1Y14         RAMB36E1                                     r  ac/covariance_states_1/memory_array_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.862     2.020    ac/covariance_states_1/CLK100MHZ
    RAMB36_X1Y14         RAMB36E1                                     r  ac/covariance_states_1/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.522    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.155     1.677    ac/covariance_states_1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ac/cv_new_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/covariance_states_1/memory_array_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.673%)  route 0.132ns (48.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.553     1.466    ac/CLK100MHZ
    SLICE_X48Y70         FDRE                                         r  ac/cv_new_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ac/cv_new_reg[18]/Q
                         net (fo=4, routed)           0.132     1.739    ac/covariance_states_1/write_data[18]
    RAMB36_X1Y14         RAMB36E1                                     r  ac/covariance_states_1/memory_array_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.862     2.020    ac/covariance_states_1/CLK100MHZ
    RAMB36_X1Y14         RAMB36E1                                     r  ac/covariance_states_1/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.522    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.155     1.677    ac/covariance_states_1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ac/cv_new_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/covariance_states_1/memory_array_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.348%)  route 0.134ns (48.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.553     1.466    ac/CLK100MHZ
    SLICE_X48Y70         FDRE                                         r  ac/cv_new_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ac/cv_new_reg[16]/Q
                         net (fo=4, routed)           0.134     1.741    ac/covariance_states_1/write_data[16]
    RAMB36_X1Y14         RAMB36E1                                     r  ac/covariance_states_1/memory_array_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.862     2.020    ac/covariance_states_1/CLK100MHZ
    RAMB36_X1Y14         RAMB36E1                                     r  ac/covariance_states_1/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.522    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.155     1.677    ac/covariance_states_1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ac/av_new_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/autovariance_states_1/memory_array_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.663%)  route 0.182ns (56.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.554     1.467    ac/CLK100MHZ
    SLICE_X51Y69         FDRE                                         r  ac/av_new_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  ac/av_new_reg[39]/Q
                         net (fo=4, routed)           0.182     1.790    ac/autovariance_states_1/write_data[39]
    RAMB36_X1Y13         RAMB36E1                                     r  ac/autovariance_states_1/memory_array_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.867     2.025    ac/autovariance_states_1/CLK100MHZ
    RAMB36_X1Y13         RAMB36E1                                     r  ac/autovariance_states_1/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.547    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     1.702    ac/autovariance_states_1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ac/av_new_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/autovariance_states_1/memory_array_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.853%)  route 0.181ns (56.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.556     1.469    ac/CLK100MHZ
    SLICE_X51Y67         FDRE                                         r  ac/av_new_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  ac/av_new_reg[30]/Q
                         net (fo=4, routed)           0.181     1.791    ac/autovariance_states_1/write_data[30]
    RAMB36_X1Y13         RAMB36E1                                     r  ac/autovariance_states_1/memory_array_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.867     2.025    ac/autovariance_states_1/CLK100MHZ
    RAMB36_X1Y13         RAMB36E1                                     r  ac/autovariance_states_1/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.547    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[30])
                                                      0.155     1.702    ac/autovariance_states_1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/x_buffer_idx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_1_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.164ns (28.278%)  route 0.416ns (71.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.569     1.482    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y48         FDRE                                         r  wavelet_resampler_1/x_buffer_idx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  wavelet_resampler_1/x_buffer_idx_reg[5]/Q
                         net (fo=8, routed)           0.416     2.062    wavelet_resampler_1/x_buffer_idx_reg[5]
    RAMB36_X1Y10         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.874     2.032    wavelet_resampler_1/CLK100MHZ
    RAMB36_X1Y10         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_0/CLKARDCLK
                         clock pessimism             -0.245     1.788    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.971    wavelet_resampler_1/x_buffer_reg_1_0
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ac/av_new_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/autovariance_states_1/memory_array_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.753%)  route 0.181ns (56.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.558     1.471    ac/CLK100MHZ
    SLICE_X51Y65         FDRE                                         r  ac/av_new_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  ac/av_new_reg[20]/Q
                         net (fo=4, routed)           0.181     1.794    ac/autovariance_states_1/write_data[20]
    RAMB36_X1Y13         RAMB36E1                                     r  ac/autovariance_states_1/memory_array_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.867     2.025    ac/autovariance_states_1/CLK100MHZ
    RAMB36_X1Y13         RAMB36E1                                     r  ac/autovariance_states_1/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.547    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.155     1.702    ac/autovariance_states_1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ac/av_new_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/autovariance_states_1/memory_array_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.723%)  route 0.181ns (56.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.558     1.471    ac/CLK100MHZ
    SLICE_X51Y64         FDRE                                         r  ac/av_new_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  ac/av_new_reg[18]/Q
                         net (fo=4, routed)           0.181     1.794    ac/autovariance_states_1/write_data[18]
    RAMB36_X1Y13         RAMB36E1                                     r  ac/autovariance_states_1/memory_array_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.867     2.025    ac/autovariance_states_1/CLK100MHZ
    RAMB36_X1Y13         RAMB36E1                                     r  ac/autovariance_states_1/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.547    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.155     1.702    ac/autovariance_states_1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ac/av_new_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/autovariance_states_1/memory_array_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.617%)  route 0.182ns (56.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.558     1.471    ac/CLK100MHZ
    SLICE_X51Y64         FDRE                                         r  ac/av_new_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  ac/av_new_reg[16]/Q
                         net (fo=4, routed)           0.182     1.795    ac/autovariance_states_1/write_data[16]
    RAMB36_X1Y13         RAMB36E1                                     r  ac/autovariance_states_1/memory_array_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.867     2.025    ac/autovariance_states_1/CLK100MHZ
    RAMB36_X1Y13         RAMB36E1                                     r  ac/autovariance_states_1/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.547    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.155     1.702    ac/autovariance_states_1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/x_buffer_idx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_1_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.164ns (27.294%)  route 0.437ns (72.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.563     1.476    wavelet_resampler_1/CLK100MHZ
    SLICE_X52Y51         FDRE                                         r  wavelet_resampler_1/x_buffer_idx_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  wavelet_resampler_1/x_buffer_idx_reg[8]/Q
                         net (fo=9, routed)           0.437     2.077    wavelet_resampler_1/x_buffer_idx_reg[8]
    RAMB36_X2Y9          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.882     2.040    wavelet_resampler_1/CLK100MHZ
    RAMB36_X2Y9          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_2/CLKARDCLK
                         clock pessimism             -0.245     1.796    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.979    wavelet_resampler_1/x_buffer_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y23   wavelet_resampler_1/resolution_position_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y16   wavelet_resampler_1/delta_x_delta_y_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y31   ac/diff_norm_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y30   ac/diff_norm_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y13  ac/autovariance_states_1/memory_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y13  ac/autovariance_states_1/memory_array_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y14  ac/covariance_states_1/memory_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y14  ac/covariance_states_1/memory_array_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10  wavelet_resampler_1/x_buffer_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y12  ac/head_buffer/queue_reg_0/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y67  ac/cv_add_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y67  ac/cv_add_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y67  ac/cv_add_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y68  ac/cv_add_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y68  ac/cv_add_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y67  ac/cv_add_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y67  ac/cv_add_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y74  ac/diff_norm_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y59  ac/detected_period_ready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y51  wavelet_resampler_1/sample_position_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y60  ac/av_add_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y62  ac/av_add_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y62  ac/av_add_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y63  ac/av_add_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y63  ac/av_add_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y63  ac/av_add_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y63  ac/av_add_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y64  ac/av_add_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y60  ac/av_add_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y60  ac/av_add_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  axis_clk_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -5.641ns,  Total Violation      -63.966ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.641ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        1.326ns  (logic 0.518ns (39.060%)  route 0.808ns (60.940%))
  Logic Levels:           0  
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 3321.496 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.108ns = ( 3325.108 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.557  3325.108    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y96         FDRE                                         r  wavelet_resampler_1/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518  3325.626 r  wavelet_resampler_1/y_reg[4]/Q
                         net (fo=1, routed)           0.808  3326.435    y_frame_wire[4]
    SLICE_X51Y96         FDRE                                         r  y_frame_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.442  3321.496    rx_mclk_OBUF
    SLICE_X51Y96         FDRE                                         r  y_frame_reg[16]/C
                         clock pessimism              0.000  3321.496    
                         clock uncertainty           -0.594  3320.903    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)       -0.109  3320.794    y_frame_reg[16]
  -------------------------------------------------------------------
                         required time                       3320.794    
                         arrival time                       -3326.435    
  -------------------------------------------------------------------
                         slack                                 -5.641    

Slack (VIOLATED) :        -5.635ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        1.324ns  (logic 0.518ns (39.119%)  route 0.806ns (60.881%))
  Logic Levels:           0  
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 3321.497 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.109ns = ( 3325.109 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.558  3325.110    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y97         FDRE                                         r  wavelet_resampler_1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518  3325.628 r  wavelet_resampler_1/y_reg[1]/Q
                         net (fo=1, routed)           0.806  3326.434    y_frame_wire[1]
    SLICE_X51Y97         FDRE                                         r  y_frame_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.443  3321.497    rx_mclk_OBUF
    SLICE_X51Y97         FDRE                                         r  y_frame_reg[13]/C
                         clock pessimism              0.000  3321.497    
                         clock uncertainty           -0.594  3320.904    
    SLICE_X51Y97         FDRE (Setup_fdre_C_D)       -0.105  3320.799    y_frame_reg[13]
  -------------------------------------------------------------------
                         required time                       3320.799    
                         arrival time                       -3326.433    
  -------------------------------------------------------------------
                         slack                                 -5.635    

Slack (VIOLATED) :        -5.516ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        1.205ns  (logic 0.518ns (42.974%)  route 0.687ns (57.026%))
  Logic Levels:           0  
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 3321.497 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.109ns = ( 3325.109 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.558  3325.110    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y97         FDRE                                         r  wavelet_resampler_1/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518  3325.628 r  wavelet_resampler_1/y_reg[3]/Q
                         net (fo=1, routed)           0.687  3326.315    y_frame_wire[3]
    SLICE_X51Y97         FDRE                                         r  y_frame_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.443  3321.497    rx_mclk_OBUF
    SLICE_X51Y97         FDRE                                         r  y_frame_reg[15]/C
                         clock pessimism              0.000  3321.497    
                         clock uncertainty           -0.594  3320.904    
    SLICE_X51Y97         FDRE (Setup_fdre_C_D)       -0.105  3320.799    y_frame_reg[15]
  -------------------------------------------------------------------
                         required time                       3320.799    
                         arrival time                       -3326.315    
  -------------------------------------------------------------------
                         slack                                 -5.516    

Slack (VIOLATED) :        -5.509ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        1.200ns  (logic 0.518ns (43.153%)  route 0.682ns (56.847%))
  Logic Levels:           0  
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 3321.496 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.108ns = ( 3325.108 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.557  3325.108    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y96         FDRE                                         r  wavelet_resampler_1/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518  3325.626 r  wavelet_resampler_1/y_reg[0]/Q
                         net (fo=1, routed)           0.682  3326.309    y_frame_wire[0]
    SLICE_X51Y96         FDRE                                         r  y_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.442  3321.496    rx_mclk_OBUF
    SLICE_X51Y96         FDRE                                         r  y_frame_reg[12]/C
                         clock pessimism              0.000  3321.496    
                         clock uncertainty           -0.594  3320.903    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)       -0.103  3320.800    y_frame_reg[12]
  -------------------------------------------------------------------
                         required time                       3320.800    
                         arrival time                       -3326.309    
  -------------------------------------------------------------------
                         slack                                 -5.509    

Slack (VIOLATED) :        -5.477ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        1.166ns  (logic 0.518ns (44.419%)  route 0.648ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 3321.496 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.108ns = ( 3325.108 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.557  3325.108    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y96         FDRE                                         r  wavelet_resampler_1/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518  3325.626 r  wavelet_resampler_1/y_reg[2]/Q
                         net (fo=1, routed)           0.648  3326.275    y_frame_wire[2]
    SLICE_X51Y96         FDRE                                         r  y_frame_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.442  3321.496    rx_mclk_OBUF
    SLICE_X51Y96         FDRE                                         r  y_frame_reg[14]/C
                         clock pessimism              0.000  3321.496    
                         clock uncertainty           -0.594  3320.903    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)       -0.105  3320.798    y_frame_reg[14]
  -------------------------------------------------------------------
                         required time                       3320.798    
                         arrival time                       -3326.274    
  -------------------------------------------------------------------
                         slack                                 -5.477    

Slack (VIOLATED) :        -5.330ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        1.031ns  (logic 0.456ns (44.228%)  route 0.575ns (55.772%))
  Logic Levels:           0  
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 3321.495 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.107ns = ( 3325.107 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.556  3325.107    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y96         FDRE                                         r  wavelet_resampler_1/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.456  3325.563 r  wavelet_resampler_1/y_reg[7]/Q
                         net (fo=1, routed)           0.575  3326.138    y_frame_wire[7]
    SLICE_X49Y96         FDRE                                         r  y_frame_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.441  3321.495    rx_mclk_OBUF
    SLICE_X49Y96         FDRE                                         r  y_frame_reg[19]/C
                         clock pessimism              0.000  3321.495    
                         clock uncertainty           -0.594  3320.902    
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)       -0.093  3320.809    y_frame_reg[19]
  -------------------------------------------------------------------
                         required time                       3320.809    
                         arrival time                       -3326.138    
  -------------------------------------------------------------------
                         slack                                 -5.330    

Slack (VIOLATED) :        -5.262ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        0.948ns  (logic 0.518ns (54.635%)  route 0.430ns (45.365%))
  Logic Levels:           0  
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 3321.497 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.109ns = ( 3325.109 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.558  3325.110    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y97         FDRE                                         r  wavelet_resampler_1/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518  3325.628 r  wavelet_resampler_1/y_reg[5]/Q
                         net (fo=1, routed)           0.430  3326.058    y_frame_wire[5]
    SLICE_X51Y97         FDRE                                         r  y_frame_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.443  3321.497    rx_mclk_OBUF
    SLICE_X51Y97         FDRE                                         r  y_frame_reg[17]/C
                         clock pessimism              0.000  3321.497    
                         clock uncertainty           -0.594  3320.904    
    SLICE_X51Y97         FDRE (Setup_fdre_C_D)       -0.108  3320.796    y_frame_reg[17]
  -------------------------------------------------------------------
                         required time                       3320.796    
                         arrival time                       -3326.057    
  -------------------------------------------------------------------
                         slack                                 -5.262    

Slack (VIOLATED) :        -5.248ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        0.980ns  (logic 0.456ns (46.538%)  route 0.524ns (53.462%))
  Logic Levels:           0  
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 3321.495 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.107ns = ( 3325.107 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.556  3325.107    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y96         FDRE                                         r  wavelet_resampler_1/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.456  3325.563 r  wavelet_resampler_1/y_reg[10]/Q
                         net (fo=1, routed)           0.524  3326.087    y_frame_wire[10]
    SLICE_X49Y96         FDRE                                         r  y_frame_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.441  3321.495    rx_mclk_OBUF
    SLICE_X49Y96         FDRE                                         r  y_frame_reg[22]/C
                         clock pessimism              0.000  3321.495    
                         clock uncertainty           -0.594  3320.902    
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)       -0.062  3320.840    y_frame_reg[22]
  -------------------------------------------------------------------
                         required time                       3320.840    
                         arrival time                       -3326.087    
  -------------------------------------------------------------------
                         slack                                 -5.248    

Slack (VIOLATED) :        -5.192ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        1.015ns  (logic 0.580ns (57.147%)  route 0.435ns (42.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 3321.495 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.107ns = ( 3325.107 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.556  3325.107    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y96         FDRE                                         r  wavelet_resampler_1/y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.456  3325.563 f  wavelet_resampler_1/y_reg[11]/Q
                         net (fo=1, routed)           0.435  3325.998    y_frame_wire[11]
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.124  3326.122 r  y_frame[23]_i_3/O
                         net (fo=1, routed)           0.000  3326.122    y_frame[23]_i_3_n_0
    SLICE_X49Y96         FDRE                                         r  y_frame_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.441  3321.495    rx_mclk_OBUF
    SLICE_X49Y96         FDRE                                         r  y_frame_reg[23]/C
                         clock pessimism              0.000  3321.495    
                         clock uncertainty           -0.594  3320.902    
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)        0.029  3320.931    y_frame_reg[23]
  -------------------------------------------------------------------
                         required time                       3320.931    
                         arrival time                       -3326.122    
  -------------------------------------------------------------------
                         slack                                 -5.192    

Slack (VIOLATED) :        -5.054ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        0.612ns  (logic 0.419ns (68.448%)  route 0.193ns (31.552%))
  Logic Levels:           0  
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 3321.495 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.107ns = ( 3325.107 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.556  3325.107    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y96         FDRE                                         r  wavelet_resampler_1/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.419  3325.526 r  wavelet_resampler_1/y_reg[8]/Q
                         net (fo=1, routed)           0.193  3325.719    y_frame_wire[8]
    SLICE_X49Y96         FDRE                                         r  y_frame_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.441  3321.495    rx_mclk_OBUF
    SLICE_X49Y96         FDRE                                         r  y_frame_reg[20]/C
                         clock pessimism              0.000  3321.495    
                         clock uncertainty           -0.594  3320.902    
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)       -0.236  3320.666    y_frame_reg[20]
  -------------------------------------------------------------------
                         required time                       3320.666    
                         arrival time                       -3325.719    
  -------------------------------------------------------------------
                         slack                                 -5.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.562     1.475    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y96         FDRE                                         r  wavelet_resampler_1/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  wavelet_resampler_1/y_reg[8]/Q
                         net (fo=1, routed)           0.059     1.663    y_frame_wire[8]
    SLICE_X49Y96         FDRE                                         r  y_frame_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.833     0.835    rx_mclk_OBUF
    SLICE_X49Y96         FDRE                                         r  y_frame_reg[20]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.594     1.429    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.016     1.445    y_frame_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.562     1.475    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y96         FDRE                                         r  wavelet_resampler_1/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  wavelet_resampler_1/y_reg[9]/Q
                         net (fo=1, routed)           0.064     1.667    y_frame_wire[9]
    SLICE_X49Y96         FDRE                                         r  y_frame_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.833     0.835    rx_mclk_OBUF
    SLICE_X49Y96         FDRE                                         r  y_frame_reg[21]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.594     1.429    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.019     1.448    y_frame_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.562     1.475    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y96         FDRE                                         r  wavelet_resampler_1/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  wavelet_resampler_1/y_reg[6]/Q
                         net (fo=1, routed)           0.116     1.732    y_frame_wire[6]
    SLICE_X49Y96         FDRE                                         r  y_frame_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.833     0.835    rx_mclk_OBUF
    SLICE_X49Y96         FDRE                                         r  y_frame_reg[18]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.594     1.429    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.075     1.504    y_frame_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.562     1.475    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y96         FDRE                                         r  wavelet_resampler_1/y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  wavelet_resampler_1/y_reg[11]/Q
                         net (fo=1, routed)           0.137     1.753    y_frame_wire[11]
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.798 r  y_frame[23]_i_3/O
                         net (fo=1, routed)           0.000     1.798    y_frame[23]_i_3_n_0
    SLICE_X49Y96         FDRE                                         r  y_frame_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.833     0.835    rx_mclk_OBUF
    SLICE_X49Y96         FDRE                                         r  y_frame_reg[23]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.594     1.429    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.091     1.520    y_frame_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.648%)  route 0.136ns (45.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.563     1.476    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y97         FDRE                                         r  wavelet_resampler_1/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  wavelet_resampler_1/y_reg[5]/Q
                         net (fo=1, routed)           0.136     1.777    y_frame_wire[5]
    SLICE_X51Y97         FDRE                                         r  y_frame_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.835     0.837    rx_mclk_OBUF
    SLICE_X51Y97         FDRE                                         r  y_frame_reg[17]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.594     1.431    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.057     1.488    y_frame_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.562     1.475    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y96         FDRE                                         r  wavelet_resampler_1/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  wavelet_resampler_1/y_reg[10]/Q
                         net (fo=1, routed)           0.174     1.790    y_frame_wire[10]
    SLICE_X49Y96         FDRE                                         r  y_frame_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.833     0.835    rx_mclk_OBUF
    SLICE_X49Y96         FDRE                                         r  y_frame_reg[22]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.594     1.429    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.071     1.500    y_frame_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.963%)  route 0.195ns (58.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.562     1.475    wavelet_resampler_1/CLK100MHZ
    SLICE_X48Y96         FDRE                                         r  wavelet_resampler_1/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  wavelet_resampler_1/y_reg[7]/Q
                         net (fo=1, routed)           0.195     1.811    y_frame_wire[7]
    SLICE_X49Y96         FDRE                                         r  y_frame_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.833     0.835    rx_mclk_OBUF
    SLICE_X49Y96         FDRE                                         r  y_frame_reg[19]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.594     1.429    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.047     1.476    y_frame_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.115%)  route 0.216ns (56.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.562     1.475    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y96         FDRE                                         r  wavelet_resampler_1/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  wavelet_resampler_1/y_reg[0]/Q
                         net (fo=1, routed)           0.216     1.856    y_frame_wire[0]
    SLICE_X51Y96         FDRE                                         r  y_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.834     0.836    rx_mclk_OBUF
    SLICE_X51Y96         FDRE                                         r  y_frame_reg[12]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.594     1.430    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.063     1.493    y_frame_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.252%)  route 0.215ns (56.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.562     1.475    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y96         FDRE                                         r  wavelet_resampler_1/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  wavelet_resampler_1/y_reg[2]/Q
                         net (fo=1, routed)           0.215     1.855    y_frame_wire[2]
    SLICE_X51Y96         FDRE                                         r  y_frame_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.834     0.836    rx_mclk_OBUF
    SLICE_X51Y96         FDRE                                         r  y_frame_reg[14]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.594     1.430    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.061     1.491    y_frame_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.889%)  route 0.218ns (57.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.563     1.476    wavelet_resampler_1/CLK100MHZ
    SLICE_X50Y97         FDRE                                         r  wavelet_resampler_1/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  wavelet_resampler_1/y_reg[3]/Q
                         net (fo=1, routed)           0.218     1.859    y_frame_wire[3]
    SLICE_X51Y97         FDRE                                         r  y_frame_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.835     0.837    rx_mclk_OBUF
    SLICE_X51Y97         FDRE                                         r  y_frame_reg[15]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.594     1.431    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.061     1.492    y_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.367    





---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :           69  Failing Endpoints,  Worst Slack       -5.792ns,  Total Violation     -260.633ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.792ns  (required time - arrival time)
  Source:                 x_frame_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/pivot_buffer/queue_reg_0/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        8.272ns  (logic 0.456ns (5.512%)  route 7.816ns (94.488%))
  Logic Levels:           0  
  Clock Path Skew:        3.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 6954.835 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 6951.520 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.544  6951.521    rx_mclk_OBUF
    SLICE_X49Y78         FDRE                                         r  x_frame_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456  6951.977 r  x_frame_reg[9]/Q
                         net (fo=5, routed)           7.816  6959.793    ac/pivot_buffer/write_value[9]
    RAMB36_X0Y14         RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.464  6954.835    ac/pivot_buffer/CLK100MHZ
    RAMB36_X0Y14         RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.835    
                         clock uncertainty           -0.594  6954.242    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.241  6954.000    ac/pivot_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.001    
                         arrival time                       -6959.792    
  -------------------------------------------------------------------
                         slack                                 -5.792    

Slack (VIOLATED) :        -5.303ns  (required time - arrival time)
  Source:                 x_frame_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/head_buffer/queue_reg_0/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        7.794ns  (logic 0.456ns (5.851%)  route 7.338ns (94.149%))
  Logic Levels:           0  
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 6954.845 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 6951.520 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.544  6951.521    rx_mclk_OBUF
    SLICE_X49Y78         FDRE                                         r  x_frame_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456  6951.977 r  x_frame_reg[9]/Q
                         net (fo=5, routed)           7.338  6959.314    ac/head_buffer/write_value[9]
    RAMB36_X0Y12         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.474  6954.845    ac/head_buffer/CLK100MHZ
    RAMB36_X0Y12         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.845    
                         clock uncertainty           -0.594  6954.251    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.241  6954.010    ac/head_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.011    
                         arrival time                       -6959.314    
  -------------------------------------------------------------------
                         slack                                 -5.303    

Slack (VIOLATED) :        -5.142ns  (required time - arrival time)
  Source:                 x_frame_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/pivot_buffer/queue_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        7.626ns  (logic 0.456ns (5.980%)  route 7.170ns (94.020%))
  Logic Levels:           0  
  Clock Path Skew:        3.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 6954.835 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 6951.517 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.541  6951.518    rx_mclk_OBUF
    SLICE_X47Y78         FDRE                                         r  x_frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.456  6951.974 r  x_frame_reg[5]/Q
                         net (fo=5, routed)           7.170  6959.144    ac/pivot_buffer/write_value[5]
    RAMB36_X0Y14         RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.464  6954.835    ac/pivot_buffer/CLK100MHZ
    RAMB36_X0Y14         RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.835    
                         clock uncertainty           -0.594  6954.242    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.241  6954.000    ac/pivot_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.001    
                         arrival time                       -6959.143    
  -------------------------------------------------------------------
                         slack                                 -5.142    

Slack (VIOLATED) :        -4.863ns  (required time - arrival time)
  Source:                 x_frame_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/tail_buffer/queue_reg_0/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        7.358ns  (logic 0.456ns (6.197%)  route 6.902ns (93.803%))
  Logic Levels:           0  
  Clock Path Skew:        3.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 6954.850 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 6951.520 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.544  6951.521    rx_mclk_OBUF
    SLICE_X49Y78         FDRE                                         r  x_frame_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456  6951.977 r  x_frame_reg[9]/Q
                         net (fo=5, routed)           6.902  6958.879    ac/tail_buffer/write_value[9]
    RAMB36_X0Y11         RAMB36E1                                     r  ac/tail_buffer/queue_reg_0/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.478  6954.849    ac/tail_buffer/CLK100MHZ
    RAMB36_X0Y11         RAMB36E1                                     r  ac/tail_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.849    
                         clock uncertainty           -0.594  6954.255    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.241  6954.014    ac/tail_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.015    
                         arrival time                       -6958.878    
  -------------------------------------------------------------------
                         slack                                 -4.863    

Slack (VIOLATED) :        -4.797ns  (required time - arrival time)
  Source:                 x_frame_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/head_buffer/queue_reg_0/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        7.288ns  (logic 0.456ns (6.257%)  route 6.832ns (93.743%))
  Logic Levels:           0  
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 6954.845 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 6951.520 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.544  6951.521    rx_mclk_OBUF
    SLICE_X49Y78         FDRE                                         r  x_frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456  6951.977 r  x_frame_reg[8]/Q
                         net (fo=5, routed)           6.832  6958.809    ac/head_buffer/write_value[8]
    RAMB36_X0Y12         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.474  6954.845    ac/head_buffer/CLK100MHZ
    RAMB36_X0Y12         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.845    
                         clock uncertainty           -0.594  6954.251    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.241  6954.010    ac/head_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.011    
                         arrival time                       -6958.808    
  -------------------------------------------------------------------
                         slack                                 -4.797    

Slack (VIOLATED) :        -4.656ns  (required time - arrival time)
  Source:                 x_frame_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/head_buffer/queue_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        7.150ns  (logic 0.456ns (6.378%)  route 6.694ns (93.622%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 6954.845 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 6951.517 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.541  6951.518    rx_mclk_OBUF
    SLICE_X47Y78         FDRE                                         r  x_frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.456  6951.974 r  x_frame_reg[7]/Q
                         net (fo=5, routed)           6.694  6958.667    ac/head_buffer/write_value[7]
    RAMB36_X0Y12         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.474  6954.845    ac/head_buffer/CLK100MHZ
    RAMB36_X0Y12         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.845    
                         clock uncertainty           -0.594  6954.251    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.241  6954.010    ac/head_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.011    
                         arrival time                       -6958.667    
  -------------------------------------------------------------------
                         slack                                 -4.656    

Slack (VIOLATED) :        -4.653ns  (required time - arrival time)
  Source:                 x_frame_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/head_buffer/queue_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        7.147ns  (logic 0.456ns (6.380%)  route 6.691ns (93.620%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 6954.845 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 6951.517 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.541  6951.518    rx_mclk_OBUF
    SLICE_X47Y78         FDRE                                         r  x_frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.456  6951.974 r  x_frame_reg[5]/Q
                         net (fo=5, routed)           6.691  6958.665    ac/head_buffer/write_value[5]
    RAMB36_X0Y12         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.474  6954.845    ac/head_buffer/CLK100MHZ
    RAMB36_X0Y12         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.845    
                         clock uncertainty           -0.594  6954.251    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.241  6954.010    ac/head_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.011    
                         arrival time                       -6958.665    
  -------------------------------------------------------------------
                         slack                                 -4.653    

Slack (VIOLATED) :        -4.485ns  (required time - arrival time)
  Source:                 x_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/head_buffer/queue_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        6.976ns  (logic 0.456ns (6.537%)  route 6.520ns (93.463%))
  Logic Levels:           0  
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 6954.845 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 6951.520 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.544  6951.521    rx_mclk_OBUF
    SLICE_X48Y78         FDRE                                         r  x_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.456  6951.977 r  x_frame_reg[3]/Q
                         net (fo=5, routed)           6.520  6958.496    ac/head_buffer/write_value[3]
    RAMB36_X0Y12         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.474  6954.845    ac/head_buffer/CLK100MHZ
    RAMB36_X0Y12         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.845    
                         clock uncertainty           -0.594  6954.251    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.241  6954.010    ac/head_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.011    
                         arrival time                       -6958.496    
  -------------------------------------------------------------------
                         slack                                 -4.485    

Slack (VIOLATED) :        -4.411ns  (required time - arrival time)
  Source:                 x_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/tail_buffer/queue_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        6.909ns  (logic 0.456ns (6.601%)  route 6.453ns (93.399%))
  Logic Levels:           0  
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 6954.850 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 6951.517 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.541  6951.518    rx_mclk_OBUF
    SLICE_X47Y78         FDRE                                         r  x_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.456  6951.974 r  x_frame_reg[4]/Q
                         net (fo=5, routed)           6.453  6958.426    ac/tail_buffer/write_value[4]
    RAMB36_X0Y11         RAMB36E1                                     r  ac/tail_buffer/queue_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.478  6954.849    ac/tail_buffer/CLK100MHZ
    RAMB36_X0Y11         RAMB36E1                                     r  ac/tail_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.849    
                         clock uncertainty           -0.594  6954.255    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.241  6954.014    ac/tail_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.015    
                         arrival time                       -6958.426    
  -------------------------------------------------------------------
                         slack                                 -4.411    

Slack (VIOLATED) :        -4.332ns  (required time - arrival time)
  Source:                 x_frame_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/pivot_buffer/queue_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        3.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 6954.835 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 6951.517 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.541  6951.518    rx_mclk_OBUF
    SLICE_X47Y78         FDRE                                         r  x_frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.456  6951.974 r  x_frame_reg[7]/Q
                         net (fo=5, routed)           6.360  6958.333    ac/pivot_buffer/write_value[7]
    RAMB36_X0Y14         RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.464  6954.835    ac/pivot_buffer/CLK100MHZ
    RAMB36_X0Y14         RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.835    
                         clock uncertainty           -0.594  6954.242    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.241  6954.000    ac/pivot_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.001    
                         arrival time                       -6958.333    
  -------------------------------------------------------------------
                         slack                                 -4.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 x_frame_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_2_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.367ns (7.640%)  route 4.437ns (92.360%))
  Logic Levels:           0  
  Clock Path Skew:        3.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.151ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.429     1.432    rx_mclk_OBUF
    SLICE_X49Y78         FDRE                                         r  x_frame_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.367     1.799 r  x_frame_reg[9]/Q
                         net (fo=5, routed)           4.437     6.236    wavelet_resampler_1/x_frame[9]
    RAMB36_X2Y10         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_2_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.599     5.151    wavelet_resampler_1/CLK100MHZ
    RAMB36_X2Y10         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_2_1/CLKARDCLK
                         clock pessimism              0.000     5.151    
                         clock uncertainty            0.594     5.744    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.405     6.149    wavelet_resampler_1/x_buffer_reg_2_1
  -------------------------------------------------------------------
                         required time                         -6.149    
                         arrival time                           6.236    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 x_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_1_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 0.367ns (7.627%)  route 4.445ns (92.373%))
  Logic Levels:           0  
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.150ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.429     1.432    rx_mclk_OBUF
    SLICE_X48Y78         FDRE                                         r  x_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.367     1.799 r  x_frame_reg[3]/Q
                         net (fo=5, routed)           4.445     6.243    wavelet_resampler_1/x_frame[3]
    RAMB36_X1Y10         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.598     5.150    wavelet_resampler_1/CLK100MHZ
    RAMB36_X1Y10         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_0/CLKARDCLK
                         clock pessimism              0.000     5.150    
                         clock uncertainty            0.594     5.743    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.405     6.148    wavelet_resampler_1/x_buffer_reg_1_0
  -------------------------------------------------------------------
                         required time                         -6.148    
                         arrival time                           6.243    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 x_frame_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/tail_buffer/queue_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.367ns (7.611%)  route 4.455ns (92.389%))
  Logic Levels:           0  
  Clock Path Skew:        3.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.148ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.426     1.429    rx_mclk_OBUF
    SLICE_X47Y78         FDRE                                         r  x_frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.367     1.796 r  x_frame_reg[7]/Q
                         net (fo=5, routed)           4.455     6.251    ac/tail_buffer/write_value[7]
    RAMB36_X0Y11         RAMB36E1                                     r  ac/tail_buffer/queue_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.596     5.148    ac/tail_buffer/CLK100MHZ
    RAMB36_X0Y11         RAMB36E1                                     r  ac/tail_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000     5.148    
                         clock uncertainty            0.594     5.741    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.405     6.146    ac/tail_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                         -6.146    
                         arrival time                           6.251    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 x_frame_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_1_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.367ns (7.574%)  route 4.479ns (92.426%))
  Logic Levels:           0  
  Clock Path Skew:        3.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.429     1.432    rx_mclk_OBUF
    SLICE_X49Y78         FDRE                                         r  x_frame_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.367     1.799 r  x_frame_reg[9]/Q
                         net (fo=5, routed)           4.479     6.277    wavelet_resampler_1/x_frame[9]
    RAMB36_X1Y9          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.616     5.167    wavelet_resampler_1/CLK100MHZ
    RAMB36_X1Y9          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_1/CLKARDCLK
                         clock pessimism              0.000     5.167    
                         clock uncertainty            0.594     5.761    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.405     6.166    wavelet_resampler_1/x_buffer_reg_1_1
  -------------------------------------------------------------------
                         required time                         -6.166    
                         arrival time                           6.277    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 x_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/pivot_buffer/queue_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.367ns (7.604%)  route 4.459ns (92.396%))
  Logic Levels:           0  
  Clock Path Skew:        3.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.131ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.429     1.432    rx_mclk_OBUF
    SLICE_X48Y78         FDRE                                         r  x_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.367     1.799 r  x_frame_reg[3]/Q
                         net (fo=5, routed)           4.459     6.258    ac/pivot_buffer/write_value[3]
    RAMB36_X0Y14         RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.579     5.131    ac/pivot_buffer/CLK100MHZ
    RAMB36_X0Y14         RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000     5.131    
                         clock uncertainty            0.594     5.724    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.405     6.129    ac/pivot_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                         -6.129    
                         arrival time                           6.258    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 x_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_2_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 0.367ns (7.556%)  route 4.490ns (92.444%))
  Logic Levels:           0  
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.149ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.429     1.432    rx_mclk_OBUF
    SLICE_X48Y78         FDRE                                         r  x_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.367     1.799 r  x_frame_reg[2]/Q
                         net (fo=5, routed)           4.490     6.289    wavelet_resampler_1/x_frame[2]
    RAMB36_X1Y11         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_2_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.597     5.149    wavelet_resampler_1/CLK100MHZ
    RAMB36_X1Y11         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_2_0/CLKARDCLK
                         clock pessimism              0.000     5.149    
                         clock uncertainty            0.594     5.742    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.405     6.147    wavelet_resampler_1/x_buffer_reg_2_0
  -------------------------------------------------------------------
                         required time                         -6.147    
                         arrival time                           6.289    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 x_frame_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/tail_buffer/queue_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 0.367ns (7.548%)  route 4.495ns (92.452%))
  Logic Levels:           0  
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.148ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.429     1.432    rx_mclk_OBUF
    SLICE_X48Y78         FDRE                                         r  x_frame_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.367     1.799 r  x_frame_reg[0]/Q
                         net (fo=5, routed)           4.495     6.294    ac/tail_buffer/write_value[0]
    RAMB36_X0Y11         RAMB36E1                                     r  ac/tail_buffer/queue_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.596     5.148    ac/tail_buffer/CLK100MHZ
    RAMB36_X0Y11         RAMB36E1                                     r  ac/tail_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000     5.148    
                         clock uncertainty            0.594     5.741    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.405     6.146    ac/tail_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                         -6.146    
                         arrival time                           6.294    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 x_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/head_buffer/queue_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 0.367ns (7.507%)  route 4.522ns (92.493%))
  Logic Levels:           0  
  Clock Path Skew:        3.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.144ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.426     1.429    rx_mclk_OBUF
    SLICE_X47Y78         FDRE                                         r  x_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.367     1.796 r  x_frame_reg[4]/Q
                         net (fo=5, routed)           4.522     6.318    ac/head_buffer/write_value[4]
    RAMB36_X0Y12         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.592     5.144    ac/head_buffer/CLK100MHZ
    RAMB36_X0Y12         RAMB36E1                                     r  ac/head_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000     5.144    
                         clock uncertainty            0.594     5.737    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.405     6.142    ac/head_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                         -6.142    
                         arrival time                           6.318    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 x_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/pivot_buffer/queue_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.141ns (5.843%)  route 2.272ns (94.157%))
  Logic Levels:           0  
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.552     0.554    rx_mclk_OBUF
    SLICE_X47Y78         FDRE                                         r  x_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  x_frame_reg[4]/Q
                         net (fo=5, routed)           2.272     2.967    ac/pivot_buffer/write_value[4]
    RAMB36_X0Y14         RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.859     2.017    ac/pivot_buffer/CLK100MHZ
    RAMB36_X0Y14         RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000     2.017    
                         clock uncertainty            0.594     2.611    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     2.766    ac/pivot_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 x_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_2_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.367ns (7.456%)  route 4.555ns (92.544%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.149ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.426     1.429    rx_mclk_OBUF
    SLICE_X47Y78         FDRE                                         r  x_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.367     1.796 r  x_frame_reg[4]/Q
                         net (fo=5, routed)           4.555     6.351    wavelet_resampler_1/x_frame[4]
    RAMB36_X1Y11         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_2_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.597     5.149    wavelet_resampler_1/CLK100MHZ
    RAMB36_X1Y11         RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_2_0/CLKARDCLK
                         clock pessimism              0.000     5.149    
                         clock uncertainty            0.594     5.742    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.405     6.147    wavelet_resampler_1/x_buffer_reg_2_0
  -------------------------------------------------------------------
                         required time                         -6.147    
                         arrival time                           6.351    
  -------------------------------------------------------------------
                         slack                                  0.204    





