Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: boot.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "boot.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "boot"
Output Format                      : NGC
Target Device                      : xc3s1600e-4-fg320

---- Source Options
Top Module Name                    : boot
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/lester/Escritorio/OOOOOOO/test_boot/EdgeDetector.vhd" in Library work.
Architecture arch of Entity edgedetector is up to date.
Compiling vhdl file "C:/Documents and Settings/lester/Escritorio/OOOOOOO/test_boot/boot.vhd" in Library work.
Architecture arch of Entity boot is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <boot> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <EdgeDetector> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <boot> in library <work> (Architecture <arch>).
WARNING:Xst:753 - "C:/Documents and Settings/lester/Escritorio/OOOOOOO/test_boot/boot.vhd" line 82: Unconnected output port 'FallingEdgeDet' of component 'EdgeDetector'.
WARNING:Xst:753 - "C:/Documents and Settings/lester/Escritorio/OOOOOOO/test_boot/boot.vhd" line 90: Unconnected output port 'FallingEdgeDet' of component 'EdgeDetector'.
Entity <boot> analyzed. Unit <boot> generated.

Analyzing Entity <EdgeDetector> in library <work> (Architecture <arch>).
Entity <EdgeDetector> analyzed. Unit <EdgeDetector> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <EdgeDetector>.
    Related source file is "C:/Documents and Settings/lester/Escritorio/OOOOOOO/test_boot/EdgeDetector.vhd".
    Found finite state machine <FSM_0> for signal <CurrState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | Clock                     (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | zero                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <EdgeDetector> synthesized.


Synthesizing Unit <boot>.
    Related source file is "C:/Documents and Settings/lester/Escritorio/OOOOOOO/test_boot/boot.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 29                                             |
    | Inputs             | 7                                              |
    | Outputs            | 12                                             |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <addr>.
    Found 8-bit register for signal <checksum>.
    Found 8-bit adder for signal <checksum$share0000> created at line 128.
    Found 8-bit register for signal <code>.
    Found 8-bit register for signal <command>.
    Found 16-bit adder for signal <new_addr$add0000> created at line 202.
    Found 8-bit register for signal <size>.
    Found 8-bit subtractor for signal <size$share0000> created at line 128.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  48 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <boot> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Registers                                            : 5
 16-bit register                                       : 1
 8-bit register                                        : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:14]> with one-hot encoding.
-----------------------------------------
 State                 | Encoding
-----------------------------------------
 st_idle               | 00000000000001
 st_wait_command       | 00000000000010
 st_write              | 00000010000000
 st_read               | 00000001000000
 st_wait_size          | 00000000000100
 st_wait_addr_h        | 00000000001000
 st_wait_addr_l        | 00000000010000
 st_wait_code          | 00000000100000
 st_wait_data          | 00000100000000
 st_write_data         | 00010000000000
 st_send_data          | 01000000000000
 st_wait_send_data     | 10000000000000
 st_send_checksum      | 00001000000000
 st_wait_send_checksum | 00100000000000
-----------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <i_parallel_in_ok/CurrState/FSM> on signal <CurrState[1:3]> with sequential encoding.
Optimizing FSM <i_parallel_out_ok/CurrState/FSM> on signal <CurrState[1:3]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 init        | 001
 zero        | 000
 fallingedge | 100
 risingedge  | 011
 one         | 010
-------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <boot> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block boot, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 68
 Flip-Flops                                            : 68

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : boot.ngr
Top Level Output File Name         : boot
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 56

Cell Usage :
# BELS                             : 236
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 15
#      LUT2                        : 4
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 41
#      LUT3_D                      : 1
#      LUT3_L                      : 17
#      LUT4                        : 87
#      LUT4_D                      : 7
#      LUT4_L                      : 5
#      MULT_AND                    : 6
#      MUXCY                       : 22
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 68
#      FDC                         : 58
#      FDCE                        : 3
#      FDP                         : 1
#      FDR                         : 4
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 55
#      IBUF                        : 20
#      OBUF                        : 35
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1600efg320-4 

 Number of Slices:                       95  out of  14752     0%  
 Number of Slice Flip Flops:             68  out of  29504     0%  
 Number of 4 input LUTs:                180  out of  29504     0%  
 Number of IOs:                          56
 Number of bonded IOBs:                  56  out of    250    22%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 68    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 62    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.248ns (Maximum Frequency: 108.131MHz)
   Minimum input arrival time before clock: 7.162ns
   Maximum output required time after clock: 6.095ns
   Maximum combinational path delay: 6.113ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 9.248ns (frequency: 108.131MHz)
  Total number of paths / destination ports: 2598 / 71
-------------------------------------------------------------------------
Delay:               9.248ns (Levels of Logic = 12)
  Source:            state_FSM_FFd13 (FF)
  Destination:       checksum_7 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: state_FSM_FFd13 to checksum_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.591   0.712  state_FSM_FFd13 (state_FSM_FFd13)
     LUT2_L:I1->LO         1   0.704   0.104  checksum_or0000_SW0 (N33)
     LUT4:I3->O            5   0.704   0.808  checksum_or0000 (checksum_or0000)
     LUT2:I0->O            8   0.704   0.757  checksum_mux0001<1>11 (checksum_mux0001<1>_mand)
     MULT_AND:I1->LO       0   0.741   0.000  checksum_mux0001<1>_mand (checksum_mux0001<1>_mand1)
     MUXCY:DI->O           1   0.888   0.000  Madd_checksum_share0000_cy<1> (Madd_checksum_share0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_checksum_share0000_cy<2> (Madd_checksum_share0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_checksum_share0000_cy<3> (Madd_checksum_share0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_checksum_share0000_cy<4> (Madd_checksum_share0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_checksum_share0000_cy<5> (Madd_checksum_share0000_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  Madd_checksum_share0000_cy<6> (Madd_checksum_share0000_cy<6>)
     XORCY:CI->O           1   0.804   0.424  Madd_checksum_share0000_xor<7> (checksum_share0000<7>)
     LUT4:I3->O            1   0.704   0.000  checksum_mux0000<7>1 (checksum_mux0000<7>)
     FDC:D                     0.308          checksum_7
    ----------------------------------------
    Total                      9.248ns (6.443ns logic, 2.805ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 174 / 62
-------------------------------------------------------------------------
Offset:              7.162ns (Levels of Logic = 12)
  Source:            port_data_in<0> (PAD)
  Destination:       checksum_7 (FF)
  Destination Clock: clock rising

  Data Path: port_data_in<0> to checksum_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.883  port_data_in_0_IBUF (mem_data_out_0_OBUF)
     LUT3:I0->O            1   0.704   0.595  checksum_mux0001<0>1 (checksum_mux0001<0>)
     LUT3:I0->O            1   0.704   0.000  Madd_checksum_share0000_lut<0> (Madd_checksum_share0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Madd_checksum_share0000_cy<0> (Madd_checksum_share0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Madd_checksum_share0000_cy<1> (Madd_checksum_share0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_checksum_share0000_cy<2> (Madd_checksum_share0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_checksum_share0000_cy<3> (Madd_checksum_share0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_checksum_share0000_cy<4> (Madd_checksum_share0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_checksum_share0000_cy<5> (Madd_checksum_share0000_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  Madd_checksum_share0000_cy<6> (Madd_checksum_share0000_cy<6>)
     XORCY:CI->O           1   0.804   0.424  Madd_checksum_share0000_xor<7> (checksum_share0000<7>)
     LUT4:I3->O            1   0.704   0.000  checksum_mux0000<7>1 (checksum_mux0000<7>)
     FDC:D                     0.308          checksum_7
    ----------------------------------------
    Total                      7.162ns (5.260ns logic, 1.902ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 44 / 27
-------------------------------------------------------------------------
Offset:              6.095ns (Levels of Logic = 2)
  Source:            state_FSM_FFd2 (FF)
  Destination:       port_data_out<7> (PAD)
  Source Clock:      clock rising

  Data Path: state_FSM_FFd2 to port_data_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.591   1.108  state_FSM_FFd2 (state_FSM_FFd2)
     LUT4:I0->O            1   0.704   0.420  port_data_out<7>1 (port_data_out_7_OBUF)
     OBUF:I->O                 3.272          port_data_out_7_OBUF (port_data_out<7>)
    ----------------------------------------
    Total                      6.095ns (4.567ns logic, 1.528ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               6.113ns (Levels of Logic = 3)
  Source:            mem_data_in<7> (PAD)
  Destination:       port_data_out<7> (PAD)

  Data Path: mem_data_in<7> to port_data_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.499  mem_data_in_7_IBUF (mem_data_in_7_IBUF)
     LUT4:I1->O            1   0.704   0.420  port_data_out<7>1 (port_data_out_7_OBUF)
     OBUF:I->O                 3.272          port_data_out_7_OBUF (port_data_out<7>)
    ----------------------------------------
    Total                      6.113ns (5.194ns logic, 0.919ns route)
                                       (85.0% logic, 15.0% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.58 secs
 
--> 

Total memory usage is 138792 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

