<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/Matze/Amiga/Hardwarehacks/CDTV-RAM-IDE/Logic/CDTV-RAM-IDE/CDTV_RAM_IDE_Testbench_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="cdtv_ram_ide_testbench" />
            <top_module name="conversions" />
            <top_module name="gen_utils" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
            <top_module name="textio" />
            <top_module name="vital_primitives" />
            <top_module name="vital_timing" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="42" />
   <wvobject fp_name="/cdtv_ram_ide_testbench/a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">a[23:1]</obj_property>
      <obj_property name="ObjectShortName">a[23:1]</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/as" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">as</obj_property>
      <obj_property name="ObjectShortName">as</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/rw" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rw</obj_property>
      <obj_property name="ObjectShortName">rw</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/uds" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">uds</obj_property>
      <obj_property name="ObjectShortName">uds</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/lds" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">lds</obj_property>
      <obj_property name="ObjectShortName">lds</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/bgack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">bgack</obj_property>
      <obj_property name="ObjectShortName">bgack</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/berr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">berr</obj_property>
      <obj_property name="ObjectShortName">berr</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/amiga_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">amiga_clk</obj_property>
      <obj_property name="ObjectShortName">amiga_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/ide_wait" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ide_wait</obj_property>
      <obj_property name="ObjectShortName">ide_wait</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/ide_irq" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ide_irq</obj_property>
      <obj_property name="ObjectShortName">ide_irq</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/mem_off" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_off</obj_property>
      <obj_property name="ObjectShortName">mem_off</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/ide_off" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ide_off</obj_property>
      <obj_property name="ObjectShortName">ide_off</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/clk50m" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk50m</obj_property>
      <obj_property name="ObjectShortName">clk50m</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/d" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">d[15:0]</obj_property>
      <obj_property name="ObjectShortName">d[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/as_amiga" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">as_amiga</obj_property>
      <obj_property name="ObjectShortName">as_amiga</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/dram" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dram[15:0]</obj_property>
      <obj_property name="ObjectShortName">dram[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/dtack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dtack</obj_property>
      <obj_property name="ObjectShortName">dtack</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/aram" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">aram[11:0]</obj_property>
      <obj_property name="ObjectShortName">aram[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/ba" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ba[1:0]</obj_property>
      <obj_property name="ObjectShortName">ba[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/ldqm" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ldqm</obj_property>
      <obj_property name="ObjectShortName">ldqm</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/udqm" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">udqm</obj_property>
      <obj_property name="ObjectShortName">udqm</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/cke" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">cke</obj_property>
      <obj_property name="ObjectShortName">cke</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/clk_mem" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk_mem</obj_property>
      <obj_property name="ObjectShortName">clk_mem</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/mem_we" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_we</obj_property>
      <obj_property name="ObjectShortName">mem_we</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/cas" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">cas</obj_property>
      <obj_property name="ObjectShortName">cas</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/ras" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ras</obj_property>
      <obj_property name="ObjectShortName">ras</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/mem_cs" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cs</obj_property>
      <obj_property name="ObjectShortName">mem_cs</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/ide_a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ide_a[2:0]</obj_property>
      <obj_property name="ObjectShortName">ide_a[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/ide_cs" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ide_cs[1:0]</obj_property>
      <obj_property name="ObjectShortName">ide_cs[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/ide_w" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ide_w</obj_property>
      <obj_property name="ObjectShortName">ide_w</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/ide_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ide_r</obj_property>
      <obj_property name="ObjectShortName">ide_r</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/rom_bank" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rom_bank[3:0]</obj_property>
      <obj_property name="ObjectShortName">rom_bank[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/rom_oe" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rom_oe</obj_property>
      <obj_property name="ObjectShortName">rom_oe</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/rom_we" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rom_we</obj_property>
      <obj_property name="ObjectShortName">rom_we</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/cycle68000" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">cycle68000</obj_property>
      <obj_property name="ObjectShortName">cycle68000</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/address" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">address[23:0]</obj_property>
      <obj_property name="ObjectShortName">address[23:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/word" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">word</obj_property>
      <obj_property name="ObjectShortName">word</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data[15:0]</obj_property>
      <obj_property name="ObjectShortName">data[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/readdata" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">readdata</obj_property>
      <obj_property name="ObjectShortName">readdata</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/amiga_clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">amiga_clk_period</obj_property>
      <obj_property name="ObjectShortName">amiga_clk_period</obj_property>
   </wvobject>
   <wvobject fp_name="/cdtv_ram_ide_testbench/clk50m_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk50m_period</obj_property>
      <obj_property name="ObjectShortName">clk50m_period</obj_property>
   </wvobject>
</wave_config>
