<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p650" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_650{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_650{left:717px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_650{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_650{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_650{left:96px;bottom:1038px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t6_650{left:96px;bottom:1017px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t7_650{left:96px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t8_650{left:96px;bottom:974px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t9_650{left:96px;bottom:934px;letter-spacing:0.11px;}
#ta_650{left:147px;bottom:934px;letter-spacing:0.15px;word-spacing:-0.69px;}
#tb_650{left:96px;bottom:899px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tc_650{left:96px;bottom:878px;letter-spacing:0.13px;word-spacing:-0.47px;}
#td_650{left:96px;bottom:856px;letter-spacing:0.11px;word-spacing:-0.52px;}
#te_650{left:96px;bottom:835px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tf_650{left:96px;bottom:814px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tg_650{left:96px;bottom:779px;letter-spacing:0.13px;word-spacing:-0.46px;}
#th_650{left:96px;bottom:757px;letter-spacing:0.12px;word-spacing:-0.51px;}
#ti_650{left:96px;bottom:736px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tj_650{left:96px;bottom:701px;letter-spacing:0.1px;word-spacing:-0.42px;}
#tk_650{left:96px;bottom:679px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tl_650{left:96px;bottom:639px;letter-spacing:0.11px;}
#tm_650{left:147px;bottom:639px;letter-spacing:0.18px;word-spacing:-0.03px;}
#tn_650{left:96px;bottom:604px;letter-spacing:0.13px;word-spacing:-0.48px;}
#to_650{left:96px;bottom:583px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tp_650{left:96px;bottom:562px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tq_650{left:96px;bottom:540px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tr_650{left:96px;bottom:519px;letter-spacing:0.11px;word-spacing:-0.45px;}
#ts_650{left:590px;bottom:519px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tt_650{left:96px;bottom:497px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tu_650{left:96px;bottom:476px;letter-spacing:0.13px;word-spacing:-0.44px;}
#tv_650{left:96px;bottom:441px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tw_650{left:96px;bottom:419px;letter-spacing:0.13px;word-spacing:-0.51px;}
#tx_650{left:96px;bottom:384px;letter-spacing:0.13px;word-spacing:-1.03px;}
#ty_650{left:96px;bottom:363px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tz_650{left:225px;bottom:363px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t10_650{left:96px;bottom:341px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t11_650{left:96px;bottom:320px;letter-spacing:0.14px;}
#t12_650{left:305px;bottom:320px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t13_650{left:96px;bottom:299px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t14_650{left:96px;bottom:277px;letter-spacing:0.1px;word-spacing:-0.43px;}
#t15_650{left:553px;bottom:277px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t16_650{left:96px;bottom:256px;letter-spacing:0.13px;word-spacing:-0.74px;}
#t17_650{left:96px;bottom:221px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t18_650{left:96px;bottom:199px;letter-spacing:-0.19px;word-spacing:0.71px;}
#t19_650{left:150px;bottom:199px;}
#t1a_650{left:157px;bottom:199px;letter-spacing:0.13px;}
#t1b_650{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_650{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_650{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_650{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_650{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_650{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s6_650{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts650" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg650Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg650" style="-webkit-user-select: none;"><object width="935" height="1210" data="650/650.svg" type="image/svg+xml" id="pdf650" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_650" class="t s1_650">195 </span><span id="t2_650" class="t s2_650">Memory System </span>
<span id="t3_650" class="t s1_650">AMD64 Technology </span><span id="t4_650" class="t s1_650">24593—Rev. 3.41—June 2023 </span>
<span id="t5_650" class="t s3_650">To prevent this problem, software must use an INVLPG or MOV CR3 instruction immediately after </span>
<span id="t6_650" class="t s3_650">the page-table update to ensure that subsequent instruction fetches and data accesses use the correct </span>
<span id="t7_650" class="t s3_650">virtual-page-to-physical-page translation. It is not necessary to perform a TLB invalidation operation </span>
<span id="t8_650" class="t s3_650">preceding the table update. </span>
<span id="t9_650" class="t s4_650">7.3.2 </span><span id="ta_650" class="t s4_650">Access Atomicity </span>
<span id="tb_650" class="t s3_650">Cacheable, naturally-aligned single loads or stores of up to a quadword are atomic on any processor </span>
<span id="tc_650" class="t s3_650">model, as are misaligned loads or stores of less than a quadword that are contained entirely within a </span>
<span id="td_650" class="t s3_650">naturally-aligned quadword. Misaligned load or store accesses typically incur a small latency penalty. </span>
<span id="te_650" class="t s3_650">Model-specific relaxations of this quadword atomicity boundary, with respect to this latency penalty, </span>
<span id="tf_650" class="t s3_650">may be found in a given processor's Software Optimization Guide. </span>
<span id="tg_650" class="t s3_650">Misaligned accesses can be subject to interleaved accesses from other processors or cache-coherent </span>
<span id="th_650" class="t s3_650">devices which can result in unintended behavior. Atomicity for misaligned accesses can be achieved </span>
<span id="ti_650" class="t s3_650">where necessary by using the XCHG instruction or any suitable LOCK-prefixed instruction. </span>
<span id="tj_650" class="t s3_650">Processors that report CPUID Fn0000_0001_ECX[AVX](bit 28) = 1 extend the atomicity for </span>
<span id="tk_650" class="t s3_650">cacheable, naturally-aligned single loads or stores from a quadword to a double quadword. </span>
<span id="tl_650" class="t s4_650">7.3.3 </span><span id="tm_650" class="t s4_650">Cacheable Locks and Bus Locks </span>
<span id="tn_650" class="t s3_650">The processor guarantees access atomicity for locked read-modify-write operations. WB memory </span>
<span id="to_650" class="t s3_650">type, aligned locked read-modify-write (RMW) instructions are referred to as "cacheable locks". </span>
<span id="tp_650" class="t s3_650">Cacheable locks are handled within a single processor and incur minimal or no performance penalty. </span>
<span id="tq_650" class="t s3_650">Non-WB and misaligned locked RMW instructions are referred to as "bus locks" and require system- </span>
<span id="tr_650" class="t s3_650">wide synchronization among all processors to guarantee atomicity. </span><span id="ts_650" class="t s3_650">Bus locks may incur significant </span>
<span id="tt_650" class="t s3_650">performance penalties for all processors in the system when any processor performs a non-WB or </span>
<span id="tu_650" class="t s3_650">misaligned locked RMW instruction. </span>
<span id="tv_650" class="t s3_650">The processor performs a bus lock for any locked read-modify-write operations with a memory type </span>
<span id="tw_650" class="t s3_650">other than WB, regardless of alignment. </span>
<span id="tx_650" class="t s3_650">The processor performs a bus lock for any misaligned locked read-modify-write operations, regardless </span>
<span id="ty_650" class="t s3_650">of memory type. </span><span id="tz_650" class="t s3_650">The alignment boundary at which a processor considers an access to be misaligned, </span>
<span id="t10_650" class="t s3_650">and thus performs a bus lock instead of a cacheable lock for a locked read-modify-write operation, is </span>
<span id="t11_650" class="t s3_650">implementation-dependent. </span><span id="t12_650" class="t s3_650">A bus lock is always performed when an access spans an L1 data cache </span>
<span id="t13_650" class="t s3_650">cacheline alignment boundary, but a processor may perform a bus lock at alignment boundaries </span>
<span id="t14_650" class="t s3_650">smaller than the L1 data cache cacheline alignment boundary. </span><span id="t15_650" class="t s3_650">The L1 data cache cacheline size and </span>
<span id="t16_650" class="t s3_650">alignment boundary is specified by CPUID Fn8000_0005_ECX [L1 Data Cache Identifiers] (bits 7:0). </span>
<span id="t17_650" class="t s3_650">Atomic read-modify-write operations are performed on behalf of the types of operations listed in </span>
<span id="t18_650" class="t s3_650">Table 7</span><span id="t19_650" class="t s5_650">-</span><span id="t1a_650" class="t s3_650">1. </span>
<span id="t1b_650" class="t s6_650">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
