

================================================================
== Synthesis Summary Report of 'activation_accelerator'
================================================================
+ General Information: 
    * Date:           Thu Oct 30 20:16:39 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        activation_accelerator
    * Solution:       baseline (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+-----------+-------------+-------------+-----+
    |                            Modules                           | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |           |           |             |             |     |
    |                            & Loops                           | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM    |    DSP    |      FF     |     LUT     | URAM|
    +--------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+-----------+-------------+-------------+-----+
    |+ activation_accelerator                                      |     -|  0.00|    49165|  4.916e+05|         -|    49166|      -|        no|  128 (44%)|  448 (35%)|  52896 (22%)|  89961 (76%)|    -|
    | + activation_accelerator_Pipeline_max_step_loop_lane_reduce  |     -|  2.85|     1538|  1.538e+04|         -|     1538|      -|        no|          -|          -|    3109 (1%)|   11515 (9%)|    -|
    |  o max_step_loop_lane_reduce                                 |     -|  7.30|     1536|  1.536e+04|         2|        1|   1536|       yes|          -|          -|            -|            -|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    |   + bf16_fmax_u16                                            |    II|  5.23|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    193 (~0%)|    -|
    | + activation_accelerator_Pipeline_stage_2_store              |     -|  0.00|    49155|  4.916e+05|         -|    49155|      -|        no|          -|          -|     86 (~0%)|    477 (~0%)|    -|
    |  o stage_2_store                                             |     -|  7.30|    49153|  4.915e+05|         3|        1|  49152|       yes|          -|          -|            -|            -|    -|
    | + activation_accelerator_Pipeline_exp_and_bucket             |     -|  0.44|     3090|  3.090e+04|         -|     3090|      -|        no|          -|    64 (5%)|   14778 (6%)|   10116 (8%)|    -|
    |  o exp_and_bucket                                            |    II|  7.30|     3088|  3.088e+04|        21|        4|    768|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    | + activation_accelerator_Pipeline_softmax_final              |     -|  0.28|     1554|  1.554e+04|         -|     1554|      -|        no|          -|    96 (7%)|   11946 (5%)|  13674 (11%)|    -|
    |  o softmax_final                                             |    II|  7.30|     1552|  1.552e+04|        19|        2|    768|       yes|          -|          -|            -|            -|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + round_float32_to_bf16_ieee                               |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|    201 (~0%)|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    |   + bf16_to_f32                                              |    II|  7.30|        0|      0.000|         -|        1|      -|       yes|          -|          -|            -|            -|    -|
    | + activation_accelerator_Pipeline_stage_0_load0              |     -|  0.00|    49155|  4.916e+05|         -|    49155|      -|        no|          -|          -|     92 (~0%)|    195 (~0%)|    -|
    |  o stage_0_load0                                             |     -|  7.30|    49153|  4.915e+05|         3|        1|  49152|       yes|          -|          -|            -|            -|    -|
    +--------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem1 | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem2 | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | in0_1    | 0x10   | 32    | W      | Data signal of in0               |                                                                      |
| s_axi_control | in0_2    | 0x14   | 32    | W      | Data signal of in0               |                                                                      |
| s_axi_control | in1_1    | 0x1c   | 32    | W      | Data signal of in1               |                                                                      |
| s_axi_control | in1_2    | 0x20   | 32    | W      | Data signal of in1               |                                                                      |
| s_axi_control | out_r_1  | 0x28   | 32    | W      | Data signal of out_r             |                                                                      |
| s_axi_control | out_r_2  | 0x2c   | 32    | W      | Data signal of out_r             |                                                                      |
| s_axi_control | stage    | 0x34   | 32    | W      | Data signal of stage             |                                                                      |
| s_axi_control | config_r | 0x3c   | 32    | W      | Data signal of config_r          |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------+
| Argument | Direction | Datatype        |
+----------+-----------+-----------------+
| in0      | in        | unsigned short* |
| in1      | unused    | unsigned short* |
| out      | out       | unsigned short* |
| stage    | in        | int             |
| config   | in        | int             |
+----------+-----------+-----------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+---------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                         |
+----------+---------------+-----------+----------+---------------------------------+
| in0      | m_axi_gmem0   | interface |          |                                 |
| in0      | s_axi_control | register  | offset   | name=in0_1 offset=0x10 range=32 |
| in0      | s_axi_control | register  | offset   | name=in0_2 offset=0x14 range=32 |
| in1      | m_axi_gmem1   | interface |          |                                 |
| in1      | s_axi_control | register  | offset   | name=in1_1 offset=0x1c range=32 |
| in1      | s_axi_control | register  | offset   | name=in1_2 offset=0x20 range=32 |
| out      | m_axi_gmem2   | interface |          |                                 |
| out      | s_axi_control | interface | offset   |                                 |
| stage    | s_axi_control | register  |          | name=stage offset=0x34 range=32 |
| config   | s_axi_control | interface |          |                                 |
+----------+---------------+-----------+----------+---------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+---------------+-----------+--------+-------+----------------------------------+
| HW Interface | Loop          | Direction | Length | Width | Location                         |
+--------------+---------------+-----------+--------+-------+----------------------------------+
| m_axi_gmem0  | stage_0_load0 | read      | 49152  | 16    | activation_accelerator.cpp:500:9 |
| m_axi_gmem2  | stage_2_store | write     | 49152  | 16    | activation_accelerator.cpp:556:9 |
+--------------+---------------+-----------+--------+-------+----------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+---------------+-------------------------------------------------------------------------------------------------------+------------+----------------------------------+
| HW Interface | Variable | Loop          | Problem                                                                                               | Resolution | Location                         |
+--------------+----------+---------------+-------------------------------------------------------------------------------------------------------+------------+----------------------------------+
| m_axi_gmem0  | in0      | stage_0_load0 | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | activation_accelerator.cpp:500:9 |
| m_axi_gmem2  | out      | stage_2_store | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | activation_accelerator.cpp:556:9 |
+--------------+----------+---------------+-------------------------------------------------------------------------------------------------------+------------+----------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                                                    | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+-------------------------------------------------------------------------+-----+--------+-------------+------+---------+---------+
| + activation_accelerator                                                | 448 |        |             |      |         |         |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U909                                     | -   |        | div88_i     | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U910                                     | -   |        | div88_i_1   | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U911                                     | -   |        | div88_i_2   | fdiv | fabric  | 8       |
|   faddfsub_32ns_32ns_32_4_full_dsp_1_U981                               | -   |        | div88_i_3   | fdiv | fabric  | 8       |
|   fexp_32ns_32ns_32_8_full_dsp_1_U1014                                  | -   |        | div88_i_4   | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U914                                     | -   |        | div88_i_5   | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U915                                     | -   |        | div88_i_6   | fdiv | fabric  | 8       |
|   fexp_32ns_32ns_32_8_full_dsp_1_U1013                                  | -   |        | div88_i_7   | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U917                                     | -   |        | div88_i_8   | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U918                                     | -   |        | div88_i_9   | fdiv | fabric  | 8       |
|   fexp_32ns_32ns_32_8_full_dsp_1_U1018                                  | -   |        | div88_i_s   | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U920                                     | -   |        | div88_i_10  | fdiv | fabric  | 8       |
|   faddfsub_32ns_32ns_32_4_full_dsp_1_U991                               | -   |        | div88_i_11  | fdiv | fabric  | 8       |
|   fexp_32ns_32ns_32_8_full_dsp_1_U1024                                  | -   |        | div88_i_12  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U923                                     | -   |        | div88_i_13  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U924                                     | -   |        | div88_i_14  | fdiv | fabric  | 8       |
|   fexp_32ns_32ns_32_8_full_dsp_1_U1028                                  | -   |        | div88_i_15  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U926                                     | -   |        | div88_i_16  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U927                                     | -   |        | div88_i_17  | fdiv | fabric  | 8       |
|   fexp_32ns_32ns_32_8_full_dsp_1_U1033                                  | -   |        | div88_i_18  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U929                                     | -   |        | div88_i_19  | fdiv | fabric  | 8       |
|   faddfsub_32ns_32ns_32_4_full_dsp_1_U1001                              | -   |        | div88_i_20  | fdiv | fabric  | 8       |
|   fexp_32ns_32ns_32_8_full_dsp_1_U1034                                  | -   |        | div88_i_21  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U932                                     | -   |        | div88_i_22  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U933                                     | -   |        | div88_i_23  | fdiv | fabric  | 8       |
|   fexp_32ns_32ns_32_8_full_dsp_1_U1011                                  | -   |        | div88_i_24  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U935                                     | -   |        | div88_i_25  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U936                                     | -   |        | div88_i_26  | fdiv | fabric  | 8       |
|   fexp_32ns_32ns_32_8_full_dsp_1_U1016                                  | -   |        | div88_i_27  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U938                                     | -   |        | div88_i_28  | fdiv | fabric  | 8       |
|   faddfsub_32ns_32ns_32_4_full_dsp_1_U979                               | -   |        | div88_i_29  | fdiv | fabric  | 8       |
|   fexp_32ns_32ns_32_8_full_dsp_1_U1012                                  | -   |        | div88_i_30  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U909                                     | -   |        | div88_i_31  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U910                                     | -   |        | div88_i_32  | fdiv | fabric  | 8       |
|   fexp_32ns_32ns_32_8_full_dsp_1_U1010                                  | -   |        | div88_i_33  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U912                                     | -   |        | div88_i_34  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U913                                     | -   |        | div88_i_35  | fdiv | fabric  | 8       |
|   fexp_32ns_32ns_32_8_full_dsp_1_U1015                                  | -   |        | div88_i_36  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U915                                     | -   |        | div88_i_37  | fdiv | fabric  | 8       |
|   faddfsub_32ns_32ns_32_4_full_dsp_1_U989                               | -   |        | div88_i_38  | fdiv | fabric  | 8       |
|   fexp_32ns_32ns_32_8_full_dsp_1_U1022                                  | -   |        | div88_i_39  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U918                                     | -   |        | div88_i_40  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U919                                     | -   |        | div88_i_41  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U920                                     | -   |        | div88_i_42  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U921                                     | -   |        | div88_i_43  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U922                                     | -   |        | div88_i_44  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U923                                     | -   |        | div88_i_45  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U924                                     | -   |        | div88_i_46  | fdiv | fabric  | 8       |
|   faddfsub_32ns_32ns_32_4_full_dsp_1_U999                               | -   |        | div88_i_47  | fdiv | fabric  | 8       |
|   fexp_32ns_32ns_32_8_full_dsp_1_U1032                                  | -   |        | div88_i_48  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U927                                     | -   |        | div88_i_49  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U928                                     | -   |        | div88_i_50  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U929                                     | -   |        | div88_i_51  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U930                                     | -   |        | div88_i_52  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U931                                     | -   |        | div88_i_53  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U932                                     | -   |        | div88_i_54  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U933                                     | -   |        | div88_i_55  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U934                                     | -   |        | div88_i_56  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U935                                     | -   |        | div88_i_57  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U936                                     | -   |        | div88_i_58  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U937                                     | -   |        | div88_i_59  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U938                                     | -   |        | div88_i_60  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U939                                     | -   |        | div88_i_61  | fdiv | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U940                                     | -   |        | div88_i_62  | fdiv | fabric  | 8       |
|  + activation_accelerator_Pipeline_max_step_loop_lane_reduce            | 0   |        |             |      |         |         |
|    add_ln348_fu_2774_p2                                                 | -   |        | add_ln348   | add  | fabric  | 0       |
|    add_ln348_1_fu_2802_p2                                               | -   |        | add_ln348_1 | add  | fabric  | 0       |
|    add_ln353_fu_2888_p2                                                 | -   |        | add_ln353   | add  | fabric  | 0       |
|  + activation_accelerator_Pipeline_stage_2_store                        | 0   |        |             |      |         |         |
|    add_ln556_fu_1086_p2                                                 | -   |        | add_ln556   | add  | fabric  | 0       |
|    add_ln556_1_fu_1095_p2                                               | -   |        | add_ln556_1 | add  | fabric  | 0       |
|    add_ln557_fu_1196_p2                                                 | -   |        | add_ln557   | add  | fabric  | 0       |
|  + activation_accelerator_Pipeline_exp_and_bucket                       | 64  |        |             |      |         |         |
|    add_ln374_fu_9047_p2                                                 | -   |        | add_ln374   | add  | fabric  | 0       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U258                                  | 2   |        | x_assign    | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U261                                  | 2   |        | x_assign_1  | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U254                                  | 2   |        | x_assign_2  | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U247                                  | 2   |        | x_assign_3  | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U251                                  | 2   |        | x_assign_4  | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U244                                  | 2   |        | x_assign_5  | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U259                                  | 2   |        | x_assign_6  | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U246                                  | 2   |        | x_assign_7  | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U243                                  | 2   |        | x_assign_8  | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U252                                  | 2   |        | x_assign_9  | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U255                                  | 2   |        | x_assign_s  | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U256                                  | 2   |        | x_assign_10 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U253                                  | 2   |        | x_assign_11 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U240                                  | 2   |        | x_assign_12 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U239                                  | 2   |        | x_assign_13 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U250                                  | 2   |        | x_assign_14 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U233                                  | 2   |        | x_assign_15 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U257                                  | 2   |        | x_assign_16 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U249                                  | 2   |        | x_assign_17 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U248                                  | 2   |        | x_assign_18 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U238                                  | 2   |        | x_assign_19 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U236                                  | 2   |        | x_assign_20 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U237                                  | 2   |        | x_assign_21 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U235                                  | 2   |        | x_assign_22 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U234                                  | 2   |        | x_assign_23 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U242                                  | 2   |        | x_assign_24 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U241                                  | 2   |        | x_assign_25 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U262                                  | 2   |        | x_assign_26 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U260                                  | 2   |        | x_assign_27 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U232                                  | 2   |        | x_assign_28 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U263                                  | 2   |        | x_assign_29 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U245                                  | 2   |        | x_assign_30 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U241                                  | 2   |        | x_assign_31 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U242                                  | 2   |        | x_assign_32 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U247                                  | 2   |        | x_assign_33 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U263                                  | 2   |        | x_assign_34 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U260                                  | 2   |        | x_assign_35 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U254                                  | 2   |        | x_assign_36 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U245                                  | 2   |        | x_assign_37 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U257                                  | 2   |        | x_assign_38 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U237                                  | 2   |        | x_assign_39 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U238                                  | 2   |        | x_assign_40 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U234                                  | 2   |        | x_assign_41 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U246                                  | 2   |        | x_assign_42 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U239                                  | 2   |        | x_assign_43 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U251                                  | 2   |        | x_assign_44 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U235                                  | 2   |        | x_assign_45 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U261                                  | 2   |        | x_assign_46 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U262                                  | 2   |        | x_assign_47 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U252                                  | 2   |        | x_assign_48 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U249                                  | 2   |        | x_assign_49 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U255                                  | 2   |        | x_assign_50 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U250                                  | 2   |        | x_assign_51 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U243                                  | 2   |        | x_assign_52 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U244                                  | 2   |        | x_assign_53 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U232                                  | 2   |        | x_assign_54 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U258                                  | 2   |        | x_assign_55 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U248                                  | 2   |        | x_assign_56 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U253                                  | 2   |        | x_assign_57 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U233                                  | 2   |        | x_assign_58 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U259                                  | 2   |        | x_assign_59 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U256                                  | 2   |        | x_assign_60 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U236                                  | 2   |        | x_assign_61 | fsub | fulldsp | 3       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U240                                  | 2   |        | x_assign_62 | fsub | fulldsp | 3       |
|  + activation_accelerator_Pipeline_softmax_final                        | 96  |        |             |      |         |         |
|    add_ln394_fu_23880_p2                                                | -   |        | add_ln394   | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U505                                   | 3   |        | y_f32       | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U511                                   | 3   |        | y_f32_1     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U503                                   | 3   |        | y_f32_2     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U509                                   | 3   |        | y_f32_3     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U496                                   | 3   |        | y_f32_4     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U516                                   | 3   |        | y_f32_5     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U513                                   | 3   |        | y_f32_6     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U514                                   | 3   |        | y_f32_7     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U520                                   | 3   |        | y_f32_8     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U493                                   | 3   |        | y_f32_9     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U499                                   | 3   |        | y_f32_10    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U519                                   | 3   |        | y_f32_11    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U497                                   | 3   |        | y_f32_12    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U512                                   | 3   |        | y_f32_13    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U490                                   | 3   |        | y_f32_14    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U510                                   | 3   |        | y_f32_15    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U492                                   | 3   |        | y_f32_16    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U498                                   | 3   |        | y_f32_17    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U507                                   | 3   |        | y_f32_18    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U515                                   | 3   |        | y_f32_19    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U501                                   | 3   |        | y_f32_20    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U494                                   | 3   |        | y_f32_21    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U491                                   | 3   |        | y_f32_22    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U521                                   | 3   |        | y_f32_23    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U518                                   | 3   |        | y_f32_24    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U508                                   | 3   |        | y_f32_25    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U500                                   | 3   |        | y_f32_26    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U517                                   | 3   |        | y_f32_27    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U502                                   | 3   |        | y_f32_28    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U504                                   | 3   |        | y_f32_29    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U495                                   | 3   |        | y_f32_30    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U506                                   | 3   |        | y_f32_31    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U505                                   | 3   |        | y_f32_32    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U511                                   | 3   |        | y_f32_33    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U503                                   | 3   |        | y_f32_34    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U509                                   | 3   |        | y_f32_35    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U496                                   | 3   |        | y_f32_36    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U516                                   | 3   |        | y_f32_37    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U513                                   | 3   |        | y_f32_38    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U514                                   | 3   |        | y_f32_39    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U520                                   | 3   |        | y_f32_40    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U493                                   | 3   |        | y_f32_41    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U499                                   | 3   |        | y_f32_42    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U519                                   | 3   |        | y_f32_43    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U497                                   | 3   |        | y_f32_44    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U512                                   | 3   |        | y_f32_45    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U490                                   | 3   |        | y_f32_46    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U510                                   | 3   |        | y_f32_47    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U492                                   | 3   |        | y_f32_48    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U498                                   | 3   |        | y_f32_49    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U507                                   | 3   |        | y_f32_50    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U515                                   | 3   |        | y_f32_51    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U501                                   | 3   |        | y_f32_52    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U494                                   | 3   |        | y_f32_53    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U491                                   | 3   |        | y_f32_54    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U521                                   | 3   |        | y_f32_55    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U518                                   | 3   |        | y_f32_56    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U508                                   | 3   |        | y_f32_57    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U500                                   | 3   |        | y_f32_58    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U517                                   | 3   |        | y_f32_59    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U502                                   | 3   |        | y_f32_60    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U504                                   | 3   |        | y_f32_61    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U495                                   | 3   |        | y_f32_62    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U506                                   | 3   |        | y_f32_63    | fmul | maxdsp  | 2       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6399) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6451) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6448) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6437) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6412) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6449) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6423) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6430) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6397) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6403) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6411) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6417) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6421) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6400) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6407) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6444) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6406) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6418) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6443) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6424) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6431) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6456) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6455) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6396) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6428) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6410) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6422) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6404) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6436) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6425) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6450) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|   + round_float32_to_bf16_ieee (grp_round_float32_to_bf16_ieee_fu_6398) | 0   |        |             |      |         |         |
|     rounded_fu_202_p2                                                   | -   |        | rounded     | add  | fabric  | 0       |
|     add_ln62_fu_226_p2                                                  | -   |        | add_ln62    | add  | fabric  | 0       |
|  + activation_accelerator_Pipeline_stage_0_load0                        | 0   |        |             |      |         |         |
|    add_ln500_fu_1205_p2                                                 | -   |        | add_ln500   | add  | fabric  | 0       |
|    add_ln501_fu_1219_p2                                                 | -   |        | add_ln501   | add  | fabric  | 0       |
|    add_ln500_1_fu_1314_p2                                               | -   |        | add_ln500_1 | add  | fabric  | 0       |
+-------------------------------------------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------------------------------------------------------------------------+------+------+--------+------------------------------------------------------------------------------+---------+------+---------+
| Name                                                                             | BRAM | URAM | Pragma | Variable                                                                     | Storage | Impl | Latency |
+----------------------------------------------------------------------------------+------+------+--------+------------------------------------------------------------------------------+---------+------+---------+
| + activation_accelerator                                                         | 128  | 0    |        |                                                                              |         |      |         |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U  | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9  | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U  | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8  | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U  | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7  | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U  | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6  | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U  | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5  | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U  | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4  | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U  | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3  | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U  | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2  | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U  | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1  | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U    | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i    | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_10_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_10                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_11_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_11                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_12_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_12                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_13_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_13                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_14_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_14                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_15_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_15                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_16_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_16                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_17_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_17                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_18_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_18                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_19_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_19                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_20_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_20                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_21_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_21                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_22_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_22                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_23_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_23                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_24_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_24                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_25_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_25                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_26_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_26                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_27_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_27                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_28_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_28                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_29_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_29                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_30_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_30                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_31_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_31                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_32_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_32                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_33_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_33                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_34_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_34                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_35_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_35                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_36_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_36                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_37_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_37                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_38_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_38                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_39_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_39                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_40_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_40                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_41_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_41                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_42_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_42                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_43_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_43                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_44_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_44                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_45_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_45                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_46_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_46                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_47_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_47                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_48_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_48                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_49_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_49                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_50_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_50                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_51_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_51                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_52_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_52                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_53_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_53                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_54_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_54                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_55_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_55                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_56_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_56                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_57_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_57                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_58_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_58                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_59_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_59                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_60_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_60                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_61_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_61                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_62_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_62                                   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE1x_63_U                                   | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE1x_63                                   | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_U | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19 | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_U | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18 | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_U | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17 | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_U | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16 | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_U | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15 | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_U | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14 | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_U | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13 | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_U | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12 | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_U | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11 | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_U | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10 | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62                                | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_U                                | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63                                | ram_1p  | auto | 1       |
+----------------------------------------------------------------------------------+------+------+--------+------------------------------------------------------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------------------------------+--------------------------------------------------------------------+
| Type            | Options                                                    | Location                                                           |
+-----------------+------------------------------------------------------------+--------------------------------------------------------------------+
| inline          | off                                                        | ./bf16_accl.h:27 in bf16_to_f32                                    |
| inline          | off                                                        | ./bf16_accl.h:47 in bf16_to_float                                  |
| inline          | off                                                        | ./bf16_accl.h:113 in bf16_fmax_u16                                 |
| inline          | off                                                        | ./bf16_accl.h:140 in bf16add_fast                                  |
| inline          | off                                                        | ./bf16_accl.h:286 in f32_add                                       |
| inline          | off                                                        | ./bf16_accl.h:292 in f32_expf                                      |
| inline          | off                                                        | ./bf16_accl.h:325 in square                                        |
| unroll          |                                                            | ./bf16_accl.h:333 in square                                        |
| unroll          |                                                            | ./bf16_accl.h:340 in square                                        |
| inline          | off                                                        | ./bf16_accl.h:352 in accumulate_column                             |
| unroll          |                                                            | ./bf16_accl.h:356 in accumulate_column                             |
| inline          | off                                                        | ./reduce_tree.h:17 in row_reduce                                   |
| array_partition | variable=acc complete                                      | ./reduce_tree.h:18 in row_reduce, acc                              |
| unroll          |                                                            | ./reduce_tree.h:25 in row_reduce                                   |
| pipeline        | II=1                                                       | ./reduce_tree.h:35 in row_reduce                                   |
| unroll          |                                                            | ./reduce_tree.h:38 in row_reduce                                   |
| pipeline        | II=1                                                       | ./reduce_tree.h:61 in row_reduce                                   |
| unroll          |                                                            | ./reduce_tree.h:64 in row_reduce                                   |
| unroll          |                                                            | ./reduce_tree.h:76 in row_reduce                                   |
| inline          | off                                                        | activation_accelerator.cpp:18 in round_float32_to_bf16_ieee        |
| inline          | off                                                        | activation_accelerator.cpp:89 in float_silu2                       |
| allocation      | function instances=round_float32_to_bf16_ieee limit=64     | activation_accelerator.cpp:90 in float_silu2                       |
| allocation      | operation instances=fexp limit=32                          | activation_accelerator.cpp:98 in float_silu2                       |
| allocation      | operation instances=fadd limit=32                          | activation_accelerator.cpp:99 in float_silu2                       |
| allocation      | function instances = round_float32_to_bf16_ieee limit = 32 | activation_accelerator.cpp:100 in float_silu2                      |
| unroll          |                                                            | activation_accelerator.cpp:104 in float_silu2                      |
| inline          |                                                            | activation_accelerator.cpp:115 in float_rms_norm3                  |
| array_partition | variable=y_sum_sq complete                                 | activation_accelerator.cpp:125 in float_rms_norm3, y_sum_sq        |
| dependence      | variable=y_sum_sq inter false                              | activation_accelerator.cpp:126 in float_rms_norm3, y_sum_sq        |
| array_partition | variable=rms_sq complete                                   | activation_accelerator.cpp:127 in float_rms_norm3, rms_sq          |
| dependence      | variable=rms_sq inter false                                | activation_accelerator.cpp:128 in float_rms_norm3, rms_sq          |
| unroll          |                                                            | activation_accelerator.cpp:133 in float_rms_norm3                  |
| unroll          |                                                            | activation_accelerator.cpp:142 in float_rms_norm3                  |
| allocation      | function instances = round_float32_to_bf16_ieee limit = 32 | activation_accelerator.cpp:149 in float_rms_norm3                  |
| unroll          |                                                            | activation_accelerator.cpp:153 in float_rms_norm3                  |
| inline          |                                                            | activation_accelerator.cpp:166 in float_layer_norm3                |
| array_partition | variable=partial_mean complete                             | activation_accelerator.cpp:175 in float_layer_norm3, partial_mean  |
| array_partition | variable=y_sum_sq complete                                 | activation_accelerator.cpp:176 in float_layer_norm3, y_sum_sq      |
| dependence      | variable=partial_mean inter false                          | activation_accelerator.cpp:178 in float_layer_norm3, partial_mean  |
| dependence      | variable=y_sum_sq inter false                              | activation_accelerator.cpp:179 in float_layer_norm3, y_sum_sq      |
| unroll          |                                                            | activation_accelerator.cpp:185 in float_layer_norm3                |
| allocation      | operation instances=fadd limit=32                          | activation_accelerator.cpp:196 in float_layer_norm3                |
| unroll          |                                                            | activation_accelerator.cpp:199 in float_layer_norm3                |
| unroll          |                                                            | activation_accelerator.cpp:206 in float_layer_norm3                |
| allocation      | operation instances=fmul limit=32                          | activation_accelerator.cpp:214 in float_layer_norm3                |
| allocation      | operation instances=fadd limit=32                          | activation_accelerator.cpp:215 in float_layer_norm3                |
| allocation      | operation instances=fsub limit=32                          | activation_accelerator.cpp:216 in float_layer_norm3                |
| unroll          |                                                            | activation_accelerator.cpp:217 in float_layer_norm3                |
| allocation      | function instances = round_float32_to_bf16_ieee limit = 32 | activation_accelerator.cpp:224 in float_layer_norm3                |
| allocation      | operation instances=fsub limit=32                          | activation_accelerator.cpp:225 in float_layer_norm3                |
| unroll          |                                                            | activation_accelerator.cpp:228 in float_layer_norm3                |
| inline          | off                                                        | activation_accelerator.cpp:239 in float_gelu2                      |
| allocation      | operation instances=fexp limit=32                          | activation_accelerator.cpp:251 in float_gelu2                      |
| allocation      | operation instances=fmul limit=32                          | activation_accelerator.cpp:252 in float_gelu2                      |
| allocation      | operation instances=fadd limit=32                          | activation_accelerator.cpp:253 in float_gelu2                      |
| allocation      | function instances = round_float32_to_bf16_ieee limit = 32 | activation_accelerator.cpp:254 in float_gelu2                      |
| unroll          |                                                            | activation_accelerator.cpp:255 in float_gelu2                      |
| inline          |                                                            | activation_accelerator.cpp:281 in float_add2                       |
| allocation      | operation instances=fadd limit=32                          | activation_accelerator.cpp:289 in float_add2                       |
| allocation      | function instances = round_float32_to_bf16_ieee limit = 32 | activation_accelerator.cpp:290 in float_add2                       |
| unroll          |                                                            | activation_accelerator.cpp:293 in float_add2                       |
| inline          |                                                            | activation_accelerator.cpp:307 in float_safe_softmax3              |
| array_partition | variable=max_row complete                                  | activation_accelerator.cpp:317 in float_safe_softmax3, max_row     |
| array_partition | variable=sum_row complete                                  | activation_accelerator.cpp:320 in float_safe_softmax3, sum_row     |
| array_partition | variable=max_row_u16 complete                              | activation_accelerator.cpp:323 in float_safe_softmax3, max_row_u16 |
| unroll          |                                                            | activation_accelerator.cpp:341 in float_safe_softmax3              |
| unroll          | factor=32                                                  | activation_accelerator.cpp:355 in float_safe_softmax3              |
| unroll          |                                                            | activation_accelerator.cpp:369 in float_safe_softmax3              |
| allocation      | operation instances=fexp limit=32                          | activation_accelerator.cpp:375 in float_safe_softmax3              |
| allocation      | operation instances=fadd limit=32                          | activation_accelerator.cpp:376 in float_safe_softmax3              |
| unroll          |                                                            | activation_accelerator.cpp:383 in float_safe_softmax3              |
| allocation      | operation instances=fexp limit=32                          | activation_accelerator.cpp:395 in float_safe_softmax3              |
| allocation      | operation instances=fmul limit=32                          | activation_accelerator.cpp:396 in float_safe_softmax3              |
| allocation      | function instances = round_float32_to_bf16_ieee limit = 32 | activation_accelerator.cpp:397 in float_safe_softmax3              |
| unroll          |                                                            | activation_accelerator.cpp:400 in float_safe_softmax3              |
| inline          |                                                            | activation_accelerator.cpp:418 in float_multiply2                  |
| array_partition | variable=tmp_batch complete                                | activation_accelerator.cpp:424 in float_multiply2, tmp_batch       |
| array_partition | variable=tmp_batch_bf16 complete                           | activation_accelerator.cpp:425 in float_multiply2, tmp_batch_bf16  |
| allocation      | function instances = round_float32_to_bf16_ieee limit = 64 | activation_accelerator.cpp:432 in float_multiply2                  |
| allocation      | operation instances=fmul limit=32                          | activation_accelerator.cpp:433 in float_multiply2                  |
| unroll          |                                                            | activation_accelerator.cpp:437 in float_multiply2                  |
| interface       | m_axi port=in0 offset=slave bundle=gmem0 depth=49152       | activation_accelerator.cpp:462 in activation_accelerator, in0      |
| interface       | m_axi port=in1 offset=slave bundle=gmem1 depth=49152       | activation_accelerator.cpp:463 in activation_accelerator, in1      |
| interface       | m_axi port=out offset=slave bundle=gmem2 depth=49152       | activation_accelerator.cpp:464 in activation_accelerator, out      |
| interface       | s_axilite port=stage                                       | activation_accelerator.cpp:465 in activation_accelerator, stage    |
| interface       | s_axilite port=config                                      | activation_accelerator.cpp:466 in activation_accelerator, config   |
| interface       | s_axilite port=return                                      | activation_accelerator.cpp:467 in activation_accelerator, return   |
| array_partition | variable=x block factor = 64                               | activation_accelerator.cpp:474 in activation_accelerator, x        |
| dependence      | variable=x inter false                                     | activation_accelerator.cpp:475 in activation_accelerator, x        |
| array_partition | variable=buf2 block factor = 64                            | activation_accelerator.cpp:476 in activation_accelerator, buf2     |
| dependence      | variable=buf2 inter false                                  | activation_accelerator.cpp:477 in activation_accelerator, buf2     |
| array_partition | variable=y block factor = 64                               | activation_accelerator.cpp:478 in activation_accelerator, y        |
| dependence      | variable=y inter false                                     | activation_accelerator.cpp:479 in activation_accelerator, y        |
| allocation      | operation instances=fmul limit=32                          | activation_accelerator.cpp:484 in activation_accelerator           |
| allocation      | operation instances=fadd limit=32                          | activation_accelerator.cpp:485 in activation_accelerator           |
| allocation      | operation instances=fsub limit=32                          | activation_accelerator.cpp:486 in activation_accelerator           |
| allocation      | operation instances=fexp limit=32                          | activation_accelerator.cpp:487 in activation_accelerator           |
| allocation      | operation instances=fmax limit=32                          | activation_accelerator.cpp:488 in activation_accelerator           |
| allocation      | operation instances=fdiv limit=32                          | activation_accelerator.cpp:489 in activation_accelerator           |
+-----------------+------------------------------------------------------------+--------------------------------------------------------------------+


