{
  "module_name": "camss-csiphy-3ph-1-0.c",
  "hash_id": "3d1342a79f82c09f3a4744c9313a8f559329bd472c539c75f6cb1e68b4baf274",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/qcom/camss/camss-csiphy-3ph-1-0.c",
  "human_readable_source": "\n \n\n#include \"camss.h\"\n#include \"camss-csiphy.h\"\n\n#include <linux/delay.h>\n#include <linux/interrupt.h>\n#include <linux/io.h>\n\n#define CSIPHY_3PH_LNn_CFG1(n)\t\t\t(0x000 + 0x100 * (n))\n#define CSIPHY_3PH_LNn_CFG1_SWI_REC_DLY_PRG\t(BIT(7) | BIT(6))\n#define CSIPHY_3PH_LNn_CFG2(n)\t\t\t(0x004 + 0x100 * (n))\n#define CSIPHY_3PH_LNn_CFG2_LP_REC_EN_INT\tBIT(3)\n#define CSIPHY_3PH_LNn_CFG3(n)\t\t\t(0x008 + 0x100 * (n))\n#define CSIPHY_3PH_LNn_CFG4(n)\t\t\t(0x00c + 0x100 * (n))\n#define CSIPHY_3PH_LNn_CFG4_T_HS_CLK_MISS\t0xa4\n#define CSIPHY_3PH_LNn_CFG4_T_HS_CLK_MISS_660\t0xa5\n#define CSIPHY_3PH_LNn_CFG5(n)\t\t\t(0x010 + 0x100 * (n))\n#define CSIPHY_3PH_LNn_CFG5_T_HS_DTERM\t\t0x02\n#define CSIPHY_3PH_LNn_CFG5_HS_REC_EQ_FQ_INT\t0x50\n#define CSIPHY_3PH_LNn_TEST_IMP(n)\t\t(0x01c + 0x100 * (n))\n#define CSIPHY_3PH_LNn_TEST_IMP_HS_TERM_IMP\t0xa\n#define CSIPHY_3PH_LNn_MISC1(n)\t\t\t(0x028 + 0x100 * (n))\n#define CSIPHY_3PH_LNn_MISC1_IS_CLKLANE\t\tBIT(2)\n#define CSIPHY_3PH_LNn_CFG6(n)\t\t\t(0x02c + 0x100 * (n))\n#define CSIPHY_3PH_LNn_CFG6_SWI_FORCE_INIT_EXIT\tBIT(0)\n#define CSIPHY_3PH_LNn_CFG7(n)\t\t\t(0x030 + 0x100 * (n))\n#define CSIPHY_3PH_LNn_CFG7_SWI_T_INIT\t\t0x2\n#define CSIPHY_3PH_LNn_CFG8(n)\t\t\t(0x034 + 0x100 * (n))\n#define CSIPHY_3PH_LNn_CFG8_SWI_SKIP_WAKEUP\tBIT(0)\n#define CSIPHY_3PH_LNn_CFG8_SKEW_FILTER_ENABLE\tBIT(1)\n#define CSIPHY_3PH_LNn_CFG9(n)\t\t\t(0x038 + 0x100 * (n))\n#define CSIPHY_3PH_LNn_CFG9_SWI_T_WAKEUP\t0x1\n#define CSIPHY_3PH_LNn_CSI_LANE_CTRL15(n)\t(0x03c + 0x100 * (n))\n#define CSIPHY_3PH_LNn_CSI_LANE_CTRL15_SWI_SOT_SYMBOL\t0xb8\n\n#define CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(n)\t(0x800 + 0x4 * (n))\n#define CSIPHY_3PH_CMN_CSI_COMMON_CTRL5_CLK_ENABLE\tBIT(7)\n#define CSIPHY_3PH_CMN_CSI_COMMON_CTRL6_COMMON_PWRDN_B\tBIT(0)\n#define CSIPHY_3PH_CMN_CSI_COMMON_CTRL6_SHOW_REV_ID\tBIT(1)\n#define CSIPHY_3PH_CMN_CSI_COMMON_STATUSn(n)\t(0x8b0 + 0x4 * (n))\n\n#define CSIPHY_DEFAULT_PARAMS            0\n#define CSIPHY_LANE_ENABLE               1\n#define CSIPHY_SETTLE_CNT_LOWER_BYTE     2\n#define CSIPHY_SETTLE_CNT_HIGHER_BYTE    3\n#define CSIPHY_DNP_PARAMS                4\n#define CSIPHY_2PH_REGS                  5\n#define CSIPHY_3PH_REGS                  6\n\nstruct csiphy_reg_t {\n\ts32 reg_addr;\n\ts32 reg_data;\n\ts32 delay;\n\tu32 csiphy_param_type;\n};\n\n \nstatic const struct\ncsiphy_reg_t lane_regs_sdm845[5][14] = {\n\t{\n\t\t{0x0004, 0x0C, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x002C, 0x01, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0034, 0x0F, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x001C, 0x0A, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0014, 0x60, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0028, 0x00, 0x00, CSIPHY_DNP_PARAMS},\n\t\t{0x003C, 0xB8, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0000, 0x91, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0008, 0x00, 0x00, CSIPHY_SETTLE_CNT_LOWER_BYTE},\n\t\t{0x000c, 0x00, 0x00, CSIPHY_DNP_PARAMS},\n\t\t{0x0010, 0x52, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0038, 0xFE, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0060, 0x00, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0064, 0x7F, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t},\n\t{\n\t\t{0x0704, 0x0C, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x072C, 0x01, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0734, 0x0F, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x071C, 0x0A, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0714, 0x60, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0728, 0x04, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x073C, 0xB8, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0700, 0x80, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0708, 0x14, 0x00, CSIPHY_SETTLE_CNT_LOWER_BYTE},\n\t\t{0x070C, 0xA5, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0710, 0x52, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0738, 0x1F, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0760, 0x00, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0764, 0x7F, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t},\n\t{\n\t\t{0x0204, 0x0C, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x022C, 0x01, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0234, 0x0F, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x021C, 0x0A, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0214, 0x60, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0228, 0x00, 0x00, CSIPHY_DNP_PARAMS},\n\t\t{0x023C, 0xB8, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0200, 0x91, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0208, 0x00, 0x00, CSIPHY_SETTLE_CNT_LOWER_BYTE},\n\t\t{0x020C, 0x00, 0x00, CSIPHY_DNP_PARAMS},\n\t\t{0x0210, 0x52, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0238, 0xFE, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0260, 0x00, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0264, 0x7F, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t},\n\t{\n\t\t{0x0404, 0x0C, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x042C, 0x01, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0434, 0x0F, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x041C, 0x0A, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0414, 0x60, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0428, 0x00, 0x00, CSIPHY_DNP_PARAMS},\n\t\t{0x043C, 0xB8, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0400, 0x91, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0408, 0x00, 0x00, CSIPHY_SETTLE_CNT_LOWER_BYTE},\n\t\t{0x040C, 0x00, 0x00, CSIPHY_DNP_PARAMS},\n\t\t{0x0410, 0x52, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0438, 0xFE, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0460, 0x00, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0464, 0x7F, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t},\n\t{\n\t\t{0x0604, 0x0C, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x062C, 0x01, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0634, 0x0F, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x061C, 0x0A, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0614, 0x60, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0628, 0x00, 0x00, CSIPHY_DNP_PARAMS},\n\t\t{0x063C, 0xB8, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0600, 0x91, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0608, 0x00, 0x00, CSIPHY_SETTLE_CNT_LOWER_BYTE},\n\t\t{0x060C, 0x00, 0x00, CSIPHY_DNP_PARAMS},\n\t\t{0x0610, 0x52, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0638, 0xFE, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0660, 0x00, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0664, 0x7F, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t},\n};\n\n \nstatic const struct\ncsiphy_reg_t lane_regs_sm8250[5][20] = {\n\t{\n\t\t{0x0030, 0x00, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0900, 0x05, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0908, 0x10, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0904, 0x00, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0904, 0x07, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0004, 0x0C, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x002C, 0x01, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0034, 0x07, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0010, 0x02, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x001C, 0x08, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x003C, 0xB8, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0008, 0x10, 0x00, CSIPHY_SETTLE_CNT_LOWER_BYTE},\n\t\t{0x0000, 0x8D, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x000c, 0x00, 0x00, CSIPHY_DNP_PARAMS},\n\t\t{0x0038, 0xFE, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0014, 0x60, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0028, 0x00, 0x00, CSIPHY_DNP_PARAMS},\n\t\t{0x0024, 0x00, 0x00, CSIPHY_DNP_PARAMS},\n\t\t{0x0800, 0x02, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0884, 0x01, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t},\n\t{\n\t\t{0x0730, 0x00, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0C80, 0x05, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0C88, 0x10, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0C84, 0x00, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0C84, 0x07, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0704, 0x0C, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x072C, 0x01, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0734, 0x07, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0710, 0x02, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x071C, 0x08, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x073C, 0xB8, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0708, 0x10, 0x00, CSIPHY_SETTLE_CNT_LOWER_BYTE},\n\t\t{0x0700, 0x80, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x070c, 0xA5, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0738, 0x1F, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0714, 0x60, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0728, 0x04, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0724, 0x00, 0x00, CSIPHY_DNP_PARAMS},\n\t\t{0x0800, 0x02, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0884, 0x01, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t},\n\t{\n\t\t{0x0230, 0x00, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0A00, 0x05, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0A08, 0x10, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0A04, 0x00, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0A04, 0x07, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0204, 0x0C, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x022C, 0x01, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0234, 0x07, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0210, 0x02, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x021C, 0x08, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x023C, 0xB8, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0208, 0x10, 0x00, CSIPHY_SETTLE_CNT_LOWER_BYTE},\n\t\t{0x0200, 0x8D, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x020c, 0x00, 0x00, CSIPHY_DNP_PARAMS},\n\t\t{0x0238, 0xFE, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0214, 0x60, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0228, 0x00, 0x00, CSIPHY_DNP_PARAMS},\n\t\t{0x0224, 0x00, 0x00, CSIPHY_DNP_PARAMS},\n\t\t{0x0800, 0x02, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0884, 0x01, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t},\n\t{\n\t\t{0x0430, 0x00, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0B00, 0x05, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0B08, 0x10, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0B04, 0x00, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0B04, 0x07, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0404, 0x0C, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x042C, 0x01, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0434, 0x07, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0410, 0x02, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x041C, 0x08, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x043C, 0xB8, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0408, 0x10, 0x00, CSIPHY_SETTLE_CNT_LOWER_BYTE},\n\t\t{0x0400, 0x8D, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x040c, 0x00, 0x00, CSIPHY_DNP_PARAMS},\n\t\t{0x0438, 0xFE, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0414, 0x60, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0428, 0x00, 0x00, CSIPHY_DNP_PARAMS},\n\t\t{0x0424, 0x00, 0x00, CSIPHY_DNP_PARAMS},\n\t\t{0x0800, 0x02, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0884, 0x01, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t},\n\t{\n\t\t{0x0630, 0x00, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0C00, 0x05, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0C08, 0x10, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0C04, 0x00, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0C04, 0x07, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0604, 0x0C, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x062C, 0x01, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0634, 0x07, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0610, 0x02, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x061C, 0x08, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x063C, 0xB8, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0608, 0x10, 0x00, CSIPHY_SETTLE_CNT_LOWER_BYTE},\n\t\t{0x0600, 0x8D, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x060c, 0x00, 0x00, CSIPHY_DNP_PARAMS},\n\t\t{0x0638, 0xFE, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0614, 0x60, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0628, 0x00, 0x00, CSIPHY_DNP_PARAMS},\n\t\t{0x0624, 0x00, 0x00, CSIPHY_DNP_PARAMS},\n\t\t{0x0800, 0x02, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t\t{0x0884, 0x01, 0x00, CSIPHY_DEFAULT_PARAMS},\n\t},\n};\n\nstatic void csiphy_hw_version_read(struct csiphy_device *csiphy,\n\t\t\t\t   struct device *dev)\n{\n\tu32 hw_version;\n\n\twritel(CSIPHY_3PH_CMN_CSI_COMMON_CTRL6_SHOW_REV_ID,\n\t       csiphy->base + CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(6));\n\n\thw_version = readl_relaxed(csiphy->base +\n\t\t\t\t   CSIPHY_3PH_CMN_CSI_COMMON_STATUSn(12));\n\thw_version |= readl_relaxed(csiphy->base +\n\t\t\t\t   CSIPHY_3PH_CMN_CSI_COMMON_STATUSn(13)) << 8;\n\thw_version |= readl_relaxed(csiphy->base +\n\t\t\t\t   CSIPHY_3PH_CMN_CSI_COMMON_STATUSn(14)) << 16;\n\thw_version |= readl_relaxed(csiphy->base +\n\t\t\t\t   CSIPHY_3PH_CMN_CSI_COMMON_STATUSn(15)) << 24;\n\n\tdev_dbg(dev, \"CSIPHY 3PH HW Version = 0x%08x\\n\", hw_version);\n}\n\n \nstatic void csiphy_reset(struct csiphy_device *csiphy)\n{\n\twritel_relaxed(0x1, csiphy->base + CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(0));\n\tusleep_range(5000, 8000);\n\twritel_relaxed(0x0, csiphy->base + CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(0));\n}\n\nstatic irqreturn_t csiphy_isr(int irq, void *dev)\n{\n\tstruct csiphy_device *csiphy = dev;\n\tint i;\n\n\tfor (i = 0; i < 11; i++) {\n\t\tint c = i + 22;\n\t\tu8 val = readl_relaxed(csiphy->base +\n\t\t\t\t       CSIPHY_3PH_CMN_CSI_COMMON_STATUSn(i));\n\n\t\twritel_relaxed(val, csiphy->base +\n\t\t\t\t    CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(c));\n\t}\n\n\twritel_relaxed(0x1, csiphy->base + CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(10));\n\twritel_relaxed(0x0, csiphy->base + CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(10));\n\n\tfor (i = 22; i < 33; i++)\n\t\twritel_relaxed(0x0, csiphy->base +\n\t\t\t\t    CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(i));\n\n\treturn IRQ_HANDLED;\n}\n\n \nstatic u8 csiphy_settle_cnt_calc(s64 link_freq, u32 timer_clk_rate)\n{\n\tu32 ui;  \n\tu32 timer_period;  \n\tu32 t_hs_prepare_max;  \n\tu32 t_hs_settle;  \n\tu8 settle_cnt;\n\n\tif (link_freq <= 0)\n\t\treturn 0;\n\n\tui = div_u64(1000000000000LL, link_freq);\n\tui /= 2;\n\tt_hs_prepare_max = 85000 + 6 * ui;\n\tt_hs_settle = t_hs_prepare_max;\n\n\ttimer_period = div_u64(1000000000000LL, timer_clk_rate);\n\tsettle_cnt = t_hs_settle / timer_period - 6;\n\n\treturn settle_cnt;\n}\n\nstatic void csiphy_gen1_config_lanes(struct csiphy_device *csiphy,\n\t\t\t\t     struct csiphy_config *cfg,\n\t\t\t\t     u8 settle_cnt)\n{\n\tstruct csiphy_lanes_cfg *c = &cfg->csi2->lane_cfg;\n\tint i, l = 0;\n\tu8 val;\n\n\tfor (i = 0; i <= c->num_data; i++) {\n\t\tif (i == c->num_data)\n\t\t\tl = 7;\n\t\telse\n\t\t\tl = c->data[i].pos * 2;\n\n\t\tval = CSIPHY_3PH_LNn_CFG1_SWI_REC_DLY_PRG;\n\t\tval |= 0x17;\n\t\twritel_relaxed(val, csiphy->base + CSIPHY_3PH_LNn_CFG1(l));\n\n\t\tval = CSIPHY_3PH_LNn_CFG2_LP_REC_EN_INT;\n\t\twritel_relaxed(val, csiphy->base + CSIPHY_3PH_LNn_CFG2(l));\n\n\t\tval = settle_cnt;\n\t\twritel_relaxed(val, csiphy->base + CSIPHY_3PH_LNn_CFG3(l));\n\n\t\tval = CSIPHY_3PH_LNn_CFG5_T_HS_DTERM |\n\t\t\tCSIPHY_3PH_LNn_CFG5_HS_REC_EQ_FQ_INT;\n\t\twritel_relaxed(val, csiphy->base + CSIPHY_3PH_LNn_CFG5(l));\n\n\t\tval = CSIPHY_3PH_LNn_CFG6_SWI_FORCE_INIT_EXIT;\n\t\twritel_relaxed(val, csiphy->base + CSIPHY_3PH_LNn_CFG6(l));\n\n\t\tval = CSIPHY_3PH_LNn_CFG7_SWI_T_INIT;\n\t\twritel_relaxed(val, csiphy->base + CSIPHY_3PH_LNn_CFG7(l));\n\n\t\tval = CSIPHY_3PH_LNn_CFG8_SWI_SKIP_WAKEUP |\n\t\t\tCSIPHY_3PH_LNn_CFG8_SKEW_FILTER_ENABLE;\n\t\twritel_relaxed(val, csiphy->base + CSIPHY_3PH_LNn_CFG8(l));\n\n\t\tval = CSIPHY_3PH_LNn_CFG9_SWI_T_WAKEUP;\n\t\twritel_relaxed(val, csiphy->base + CSIPHY_3PH_LNn_CFG9(l));\n\n\t\tval = CSIPHY_3PH_LNn_TEST_IMP_HS_TERM_IMP;\n\t\twritel_relaxed(val, csiphy->base + CSIPHY_3PH_LNn_TEST_IMP(l));\n\n\t\tval = CSIPHY_3PH_LNn_CSI_LANE_CTRL15_SWI_SOT_SYMBOL;\n\t\twritel_relaxed(val, csiphy->base +\n\t\t\t\t    CSIPHY_3PH_LNn_CSI_LANE_CTRL15(l));\n\t}\n\n\tval = CSIPHY_3PH_LNn_CFG1_SWI_REC_DLY_PRG;\n\twritel_relaxed(val, csiphy->base + CSIPHY_3PH_LNn_CFG1(l));\n\n\tif (csiphy->camss->version == CAMSS_660)\n\t\tval = CSIPHY_3PH_LNn_CFG4_T_HS_CLK_MISS_660;\n\telse\n\t\tval = CSIPHY_3PH_LNn_CFG4_T_HS_CLK_MISS;\n\twritel_relaxed(val, csiphy->base + CSIPHY_3PH_LNn_CFG4(l));\n\n\tval = CSIPHY_3PH_LNn_MISC1_IS_CLKLANE;\n\twritel_relaxed(val, csiphy->base + CSIPHY_3PH_LNn_MISC1(l));\n}\n\nstatic void csiphy_gen2_config_lanes(struct csiphy_device *csiphy,\n\t\t\t\t     u8 settle_cnt)\n{\n\tconst struct csiphy_reg_t *r;\n\tint i, l, array_size;\n\tu32 val;\n\n\tswitch (csiphy->camss->version) {\n\tcase CAMSS_845:\n\t\tr = &lane_regs_sdm845[0][0];\n\t\tarray_size = ARRAY_SIZE(lane_regs_sdm845[0]);\n\t\tbreak;\n\tcase CAMSS_8250:\n\t\tr = &lane_regs_sm8250[0][0];\n\t\tarray_size = ARRAY_SIZE(lane_regs_sm8250[0]);\n\t\tbreak;\n\tdefault:\n\t\tWARN(1, \"unknown cspi version\\n\");\n\t\treturn;\n\t}\n\n\tfor (l = 0; l < 5; l++) {\n\t\tfor (i = 0; i < array_size; i++, r++) {\n\t\t\tswitch (r->csiphy_param_type) {\n\t\t\tcase CSIPHY_SETTLE_CNT_LOWER_BYTE:\n\t\t\t\tval = settle_cnt & 0xff;\n\t\t\t\tbreak;\n\t\t\tcase CSIPHY_DNP_PARAMS:\n\t\t\t\tcontinue;\n\t\t\tdefault:\n\t\t\t\tval = r->reg_data;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t\twritel_relaxed(val, csiphy->base + r->reg_addr);\n\t\t}\n\t}\n}\n\nstatic u8 csiphy_get_lane_mask(struct csiphy_lanes_cfg *lane_cfg)\n{\n\tu8 lane_mask;\n\tint i;\n\n\tlane_mask = CSIPHY_3PH_CMN_CSI_COMMON_CTRL5_CLK_ENABLE;\n\n\tfor (i = 0; i < lane_cfg->num_data; i++)\n\t\tlane_mask |= 1 << lane_cfg->data[i].pos;\n\n\treturn lane_mask;\n}\n\nstatic void csiphy_lanes_enable(struct csiphy_device *csiphy,\n\t\t\t\tstruct csiphy_config *cfg,\n\t\t\t\ts64 link_freq, u8 lane_mask)\n{\n\tstruct csiphy_lanes_cfg *c = &cfg->csi2->lane_cfg;\n\tbool is_gen2 = (csiphy->camss->version == CAMSS_845 ||\n\t\t\tcsiphy->camss->version == CAMSS_8250);\n\tu8 settle_cnt;\n\tu8 val;\n\tint i;\n\n\tsettle_cnt = csiphy_settle_cnt_calc(link_freq, csiphy->timer_clk_rate);\n\n\tval = CSIPHY_3PH_CMN_CSI_COMMON_CTRL5_CLK_ENABLE;\n\tfor (i = 0; i < c->num_data; i++)\n\t\tval |= BIT(c->data[i].pos * 2);\n\n\twritel_relaxed(val, csiphy->base + CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(5));\n\n\tval = CSIPHY_3PH_CMN_CSI_COMMON_CTRL6_COMMON_PWRDN_B;\n\twritel_relaxed(val, csiphy->base + CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(6));\n\n\tval = 0x02;\n\twritel_relaxed(val, csiphy->base + CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(7));\n\n\tval = 0x00;\n\twritel_relaxed(val, csiphy->base + CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(0));\n\n\tif (is_gen2)\n\t\tcsiphy_gen2_config_lanes(csiphy, settle_cnt);\n\telse\n\t\tcsiphy_gen1_config_lanes(csiphy, cfg, settle_cnt);\n\n\t \n\tfor (i = 11; i < 22; i++)\n\t\twritel_relaxed(0, csiphy->base + CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(i));\n}\n\nstatic void csiphy_lanes_disable(struct csiphy_device *csiphy,\n\t\t\t\t struct csiphy_config *cfg)\n{\n\twritel_relaxed(0, csiphy->base +\n\t\t\t  CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(5));\n\n\twritel_relaxed(0, csiphy->base +\n\t\t\t  CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(6));\n}\n\nconst struct csiphy_hw_ops csiphy_ops_3ph_1_0 = {\n\t.get_lane_mask = csiphy_get_lane_mask,\n\t.hw_version_read = csiphy_hw_version_read,\n\t.reset = csiphy_reset,\n\t.lanes_enable = csiphy_lanes_enable,\n\t.lanes_disable = csiphy_lanes_disable,\n\t.isr = csiphy_isr,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}