
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v' to AST representation.
Generating RTLIL representation for module `\ldpc_vncluster'.
Generating RTLIL representation for module `\ldpc_vn'.
Warning: Replacing memory \disable_del2 with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:467
Warning: Replacing memory \llrram_dout_del2 with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:466
Warning: Replacing memory \vnram_rdaddr_del2 with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:465
Warning: Replacing memory \we_vnmsg_del2 with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:464
Warning: Replacing memory \disable_del with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:364
Warning: Replacing memory \vnram_rdaddr_del with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:363
Warning: Replacing memory \we_vnmsg_del with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:362
Warning: Replacing memory \sh_msg_del with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:361
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: ldpc_vn             
root of   1 design levels: ldpc_vncluster      
Automatically selected ldpc_vncluster as design top module.

2.2. Analyzing design hierarchy..
Top module:  \ldpc_vncluster
Used module:     \ldpc_vn
Parameter \FOLDFACTOR = 1
Parameter \LLRWIDTH = 6

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ldpc_vn'.
Parameter \FOLDFACTOR = 1
Parameter \LLRWIDTH = 6
Generating RTLIL representation for module `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn'.
Warning: Replacing memory \disable_del2 with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:467
Warning: Replacing memory \llrram_dout_del2 with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:466
Warning: Replacing memory \vnram_rdaddr_del2 with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:465
Warning: Replacing memory \we_vnmsg_del2 with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:464
Warning: Replacing memory \disable_del with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:364
Warning: Replacing memory \vnram_rdaddr_del with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:363
Warning: Replacing memory \we_vnmsg_del with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:362
Warning: Replacing memory \sh_msg_del with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:361
Parameter \FOLDFACTOR = 1
Parameter \LLRWIDTH = 6
Found cached RTLIL representation for module `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn'.
Parameter \FOLDFACTOR = 1
Parameter \LLRWIDTH = 6
Found cached RTLIL representation for module `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn'.

2.4. Analyzing design hierarchy..
Top module:  \ldpc_vncluster
Used module:     $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn

2.5. Analyzing design hierarchy..
Top module:  \ldpc_vncluster
Used module:     $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn
Removing unused module `\ldpc_vn'.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$104 in module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:528$97 in module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:499$87 in module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:459$86 in module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:411$80 in module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:356$72 in module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 27 redundant assignments.
Promoted 29 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:528$97'.
Found async reset \rst in `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:499$87'.
Found async reset \rst in `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:459$86'.
Found async reset \rst in `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:411$80'.
Found async reset \rst in `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:356$72'.

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$104'.
     1/2: $2\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:435$69.result[9:0]$127
     2/2: $1\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:435$69.result[9:0]$126
Creating decoders for process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:528$97'.
     1/5: $2\SaturateMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:532$68.$result[4:0]$103
     2/5: $0\vn_msg_int[5:0]
     3/5: $1\SaturateMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:532$68.$result[5:0]$100 [5]
     4/5: $1\SaturateMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:532$68.$result[5:0]$100 [4:0]
     5/5: $1\SaturateMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:532$68.a[9:0]$101
Creating decoders for process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:499$87'.
     1/5: $0\upmsg_we_int[0:0]
     2/5: $0\new_iteration[0:0]
     3/5: $0\new_msg_sum[9:0]
     4/5: $0\new_llr[5:0]
     5/5: $0\vnram_wraddr_int[7:0]
Creating decoders for process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:459$86'.
     1/9: $1\loopvar2[31:0]
     2/9: $0\disable_del2[1][0:0]
     3/9: $0\llrram_dout_del2[1][5:0]
     4/9: $0\vnram_rdaddr_del2[1][7:0]
     5/9: $0\we_vnmsg_del2[1][0:0]
     6/9: $0\disable_del2[0][0:0]
     7/9: $0\llrram_dout_del2[0][5:0]
     8/9: $0\vnram_rdaddr_del2[0][7:0]
     9/9: $0\we_vnmsg_del2[0][0:0]
Creating decoders for process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:411$80'.
     1/4: $0\msg_sum_reg[9:0]
     2/4: $0\msg1[5:0]
     3/4: $0\rst_msg0[0:0]
     4/4: $0\msg0_norst[9:0]
Creating decoders for process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:356$72'.
     1/10: $0\recycle_result[0:0]
     2/10: $1\loopvar1[31:0]
     3/10: $0\disable_del[1][0:0]
     4/10: $0\vnram_rdaddr_del[1][7:0]
     5/10: $0\we_vnmsg_del[1][0:0]
     6/10: $0\sh_msg_del[1][5:0]
     7/10: $0\disable_del[0][0:0]
     8/10: $0\vnram_rdaddr_del[0][7:0]
     9/10: $0\we_vnmsg_del[0][0:0]
    10/10: $0\sh_msg_del[0][5:0]
Creating decoders for process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:349$70'.
Creating decoders for process `\ldpc_vncluster.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$5'.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:435$67.$result' from process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$104'.
No latch inferred for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:435$69.$result' from process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$104'.
No latch inferred for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:435$69.a' from process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$104'.
No latch inferred for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:435$69.b' from process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$104'.
No latch inferred for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:435$69.signa' from process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$104'.
No latch inferred for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:435$69.signb' from process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$104'.
No latch inferred for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:435$69.maga' from process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$104'.
No latch inferred for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:435$69.magb' from process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$104'.
No latch inferred for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:435$69.sum' from process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$104'.
No latch inferred for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:435$69.diffa' from process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$104'.
No latch inferred for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:435$69.diffb' from process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$104'.
No latch inferred for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:435$69.add' from process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$104'.
No latch inferred for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:435$69.b_big' from process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$104'.
No latch inferred for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:435$69.sign' from process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$104'.
No latch inferred for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:435$69.result' from process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$104'.
No latch inferred for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\vnram_rdaddr_int' from process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:349$70'.
No latch inferred for signal `\ldpc_vncluster.\sh_msg[0]' from process `\ldpc_vncluster.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$5'.
No latch inferred for signal `\ldpc_vncluster.\sh_msg[1]' from process `\ldpc_vncluster.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$5'.
No latch inferred for signal `\ldpc_vncluster.\sh_msg[2]' from process `\ldpc_vncluster.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$5'.
No latch inferred for signal `\ldpc_vncluster.\llr_din_2d[0]' from process `\ldpc_vncluster.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$5'.
No latch inferred for signal `\ldpc_vncluster.\llr_din_2d[1]' from process `\ldpc_vncluster.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$5'.
No latch inferred for signal `\ldpc_vncluster.\llr_din_2d[2]' from process `\ldpc_vncluster.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$5'.
No latch inferred for signal `\ldpc_vncluster.\upmsg_dout[0]' from process `\ldpc_vncluster.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$5'.
No latch inferred for signal `\ldpc_vncluster.\upmsg_dout[1]' from process `\ldpc_vncluster.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$5'.
No latch inferred for signal `\ldpc_vncluster.\upmsg_dout[2]' from process `\ldpc_vncluster.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$5'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\vn_msg_int' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:528$97'.
  created $adff cell `$procdff$140' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\SaturateMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:532$68.$result' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:528$97'.
  created $adff cell `$procdff$141' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\SaturateMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:532$68.a' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:528$97'.
  created $adff cell `$procdff$142' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\vnram_wraddr_int' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:499$87'.
  created $adff cell `$procdff$143' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\new_llr' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:499$87'.
  created $adff cell `$procdff$144' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\new_iteration' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:499$87'.
  created $adff cell `$procdff$145' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\new_msg_sum' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:499$87'.
  created $adff cell `$procdff$146' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\upmsg_we_int' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:499$87'.
  created $adff cell `$procdff$147' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\loopvar2' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:459$86'.
  created $adff cell `$procdff$148' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\we_vnmsg_del2[0]' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:459$86'.
  created $adff cell `$procdff$149' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\we_vnmsg_del2[1]' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:459$86'.
  created $adff cell `$procdff$150' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\vnram_rdaddr_del2[0]' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:459$86'.
  created $adff cell `$procdff$151' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\vnram_rdaddr_del2[1]' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:459$86'.
  created $adff cell `$procdff$152' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\llrram_dout_del2[0]' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:459$86'.
  created $adff cell `$procdff$153' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\llrram_dout_del2[1]' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:459$86'.
  created $adff cell `$procdff$154' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\disable_del2[0]' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:459$86'.
  created $adff cell `$procdff$155' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\disable_del2[1]' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:459$86'.
  created $adff cell `$procdff$156' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\msg0_norst' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:411$80'.
  created $adff cell `$procdff$157' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\msg1' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:411$80'.
  created $adff cell `$procdff$158' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\rst_msg0' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:411$80'.
  created $adff cell `$procdff$159' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\msg_sum_reg' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:411$80'.
  created $adff cell `$procdff$160' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\loopvar1' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:356$72'.
  created $adff cell `$procdff$161' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\recycle_result' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:356$72'.
  created $adff cell `$procdff$162' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\sh_msg_del[0]' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:356$72'.
  created $adff cell `$procdff$163' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\sh_msg_del[1]' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:356$72'.
  created $adff cell `$procdff$164' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\we_vnmsg_del[0]' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:356$72'.
  created $adff cell `$procdff$165' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\we_vnmsg_del[1]' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:356$72'.
  created $adff cell `$procdff$166' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\vnram_rdaddr_del[0]' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:356$72'.
  created $adff cell `$procdff$167' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\vnram_rdaddr_del[1]' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:356$72'.
  created $adff cell `$procdff$168' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\disable_del[0]' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:356$72'.
  created $adff cell `$procdff$169' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.\disable_del[1]' using process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:356$72'.
  created $adff cell `$procdff$170' with positive edge clock and positive level reset.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$104'.
Removing empty process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$104'.
Found and cleaned up 1 empty switch in `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:528$97'.
Removing empty process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:528$97'.
Removing empty process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:499$87'.
Removing empty process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:459$86'.
Removing empty process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:411$80'.
Removing empty process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:356$72'.
Removing empty process `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:349$70'.
Removing empty process `ldpc_vncluster.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:0$5'.
Cleaned up 3 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
<suppressed ~1 debug messages>
Optimizing module ldpc_vncluster.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Optimizing module ldpc_vncluster.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn'.
<suppressed ~3 debug messages>
Finding identical cells in module `\ldpc_vncluster'.
Removed a total of 1 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$132.
Running muxtree optimizer on module \ldpc_vncluster..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 1 multiplexer ports.
<suppressed ~10 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
  Optimizing cells in module \ldpc_vncluster.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn'.
Finding identical cells in module `\ldpc_vncluster'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $procdff$141 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 1-bit at position 1 on $procdff$141 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 1-bit at position 2 on $procdff$141 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 1-bit at position 3 on $procdff$141 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 1-bit at position 4 on $procdff$141 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 1-bit at position 5 on $procdff$141 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 1-bit at position 0 on $procdff$142 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 1-bit at position 1 on $procdff$142 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 1-bit at position 2 on $procdff$142 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 1-bit at position 3 on $procdff$142 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 1-bit at position 4 on $procdff$142 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 1-bit at position 5 on $procdff$142 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 1-bit at position 6 on $procdff$142 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 1-bit at position 7 on $procdff$142 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 1-bit at position 8 on $procdff$142 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 1-bit at position 9 on $procdff$142 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 0 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 1-bit at position 1 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 2 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 3 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 4 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 5 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 6 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 7 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 8 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 9 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 10 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 11 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 12 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 13 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 14 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 15 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 16 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 17 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 18 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 19 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 20 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 21 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 22 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 23 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 24 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 25 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 26 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 27 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 28 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 29 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 30 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Setting constant 0-bit at position 31 on $procdff$161 ($adff) from module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn..
Finding unused cells or wires in module \ldpc_vncluster..
Removed 0 unused cells and 81 unused wires.
<suppressed ~11 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Optimizing module ldpc_vncluster.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ldpc_vncluster..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
  Optimizing cells in module \ldpc_vncluster.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn'.
Finding identical cells in module `\ldpc_vncluster'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn..
Finding unused cells or wires in module \ldpc_vncluster..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn.
Optimizing module ldpc_vncluster.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn ===

   Number of wires:                107
   Number of wire bits:            625
   Number of public wires:          79
   Number of public wire bits:     462
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     $add                            1
     $adff                          27
     $and                            5
     $eq                             2
     $logic_or                       1
     $lt                             1
     $mux                           11
     $ne                             1
     $not                            3
     $or                             2
     $reduce_bool                    1
     $sub                            2

=== ldpc_vncluster ===

   Number of wires:                 40
   Number of wire bits:            392
   Number of public wires:          40
   Number of public wire bits:     392
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn      3
     ldpc_ram_behav                  2

=== design hierarchy ===

   ldpc_vncluster                    1
     $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn      3

   Number of wires:                361
   Number of wire bits:           2267
   Number of public wires:         277
   Number of public wire bits:    1778
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                173
     $add                            3
     $adff                          81
     $and                           15
     $eq                             6
     $logic_or                       3
     $lt                             3
     $mux                           33
     $ne                             3
     $not                            9
     $or                             6
     $reduce_bool                    3
     $sub                            6
     ldpc_ram_behav                  2

Warnings: 8 unique messages, 16 total
End of script. Logfile hash: 2debef4375, CPU: user 0.12s system 0.00s, MEM: 13.32 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 37% 2x read_verilog (0 sec), 17% 4x opt_expr (0 sec), ...
