
---------- Begin Simulation Statistics ----------
final_tick                               2555334025614                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  52073                       # Simulator instruction rate (inst/s)
host_mem_usage                              134383380                       # Number of bytes of host memory used
host_op_rate                                    60688                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                102185.58                       # Real time elapsed on the host
host_tick_rate                               15501500                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5321107992                       # Number of instructions simulated
sim_ops                                    6201425171                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.584030                       # Number of seconds simulated
sim_ticks                                1584029815884                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   321                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10081034                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20162069                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     36.486195                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       216335976                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    592925560                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1062828                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    520256199                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     21538209                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     21539237                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1028                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       633532135                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        31908224                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         962209602                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        868609278                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1062403                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          619525392                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     237030381                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     47327388                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     64732613                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3321107991                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3874259076                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   3790026222                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.022225                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.208214                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   2690559655     70.99%     70.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    442632539     11.68%     82.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    158540040      4.18%     86.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     74853997      1.98%     88.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     56276774      1.48%     90.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     46898680      1.24%     91.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     48498170      1.28%     92.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     34735986      0.92%     93.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    237030381      6.25%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3790026222                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     31725986                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        3550623090                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             812282082                       # Number of loads committed
system.switch_cpus.commit.membars            57843457                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2263110570     58.41%     58.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     90102682      2.33%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    812282082     20.97%     81.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    708763742     18.29%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3874259076                       # Class of committed instruction
system.switch_cpus.commit.refs             1521045824                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         176495872                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3321107991                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3874259076                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.143785                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.143785                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3103743792                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           429                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    213606793                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3954760625                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        151581312                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         398334986                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1123288                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           476                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     143848425                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           633532135                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         420938390                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            3375659951                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         32058                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3409932099                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         2247426                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.166779                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    421848088                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    269782409                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.897674                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   3798631805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.048974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.423244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3049642352     80.28%     80.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        100702507      2.65%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         51248116      1.35%     84.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         74838121      1.97%     86.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         85517508      2.25%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         44628988      1.17%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         50755074      1.34%     91.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         43184424      1.14%     92.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        298114715      7.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   3798631805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1391582                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        624077991                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.054121                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1625285467                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          715463016                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       181763419                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     828516599                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     47492689                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        10085                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    724071609                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3938637185                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     909822451                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       828643                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    4004218220                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        3881752                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     439610685                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1123288                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     443748071                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           39                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     73282624                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2315                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       107046                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     87241831                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     16234484                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     15307834                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       107046                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       146434                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1245148                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3534452853                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3915828218                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594630                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2101691492                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.030852                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3916172089                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       4774387276                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2736365266                       # number of integer regfile writes
system.switch_cpus.ipc                       0.874290                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.874290                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2289032528     57.15%     57.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     90163532      2.25%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    910087704     22.72%     82.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    715763096     17.87%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4005046863                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            90976999                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022716                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3950136      4.34%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         148945      0.16%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       43998525     48.36%     52.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      42879393     47.13%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     3829068851                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  11376648987                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3735817678                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3800771595                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3891144495                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        4005046863                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     47492690                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     64377982                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        45200                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       165302                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     55957411                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   3798631805                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.054339                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.878420                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2493519072     65.64%     65.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    409058373     10.77%     76.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    232051657      6.11%     82.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    170430038      4.49%     87.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    179440809      4.72%     91.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    121463164      3.20%     94.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    101970043      2.68%     97.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     41893444      1.10%     98.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     48805205      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   3798631805                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.054339                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      266955011                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    523098743                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    180010540                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    202350571                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     68326005                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     86129551                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    828516599                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    724071609                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      5318411204                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      189308268                       # number of misc regfile writes
system.switch_cpus.numCycles               3798632652                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      1315319467                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3716984259                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       34951730                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        215736535                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      207054184                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       2236830                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6225234844                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3943680190                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3781821095                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         473170816                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       89244416                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1123288                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     429595943                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         64836719                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   4718693978                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1363685742                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     58175652                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         825907678                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     47492694                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    126150449                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           7491983357                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          7886599279                       # The number of ROB writes
system.switch_cpus.timesIdled                       9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        119840738                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        60173438                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10146979                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8801971                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     20293959                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8801972                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2555334025614                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10080394                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3888546                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6192487                       # Transaction distribution
system.membus.trans_dist::ReadExReq               642                       # Transaction distribution
system.membus.trans_dist::ReadExResp              642                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10080394                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     15298829                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     14944276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     30243105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               30243105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    903301376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    884805120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1788106496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1788106496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10081036                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10081036    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10081036                       # Request fanout histogram
system.membus.reqLayer0.occupancy         30679559454                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         30217205003                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        94507727450                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2555334025614                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2555334025614                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2555334025614                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2555334025614                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2555334025614                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2555334025614                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10146337                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7777084                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           32                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15756116                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              642                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             642                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            32                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10146306                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     30440842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30440938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1796542080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1796550272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13386253                       # Total snoops (count)
system.tol2bus.snoopTraffic                 497733888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         23533233                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.374023                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.483870                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14731259     62.60%     62.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8801973     37.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           23533233                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14948715663                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21156384495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             66720                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2555334025614                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    652747904                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         652749952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    250551424                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      250551424                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      5099593                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            5099609                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1957433                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1957433                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    412080567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            412081859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     158173427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           158173427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     158173427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    412080567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           570255286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   3914866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples  10199186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000099138388                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       225786                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       225786                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           17389662                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           3696972                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    5099609                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1957433                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 10199218                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 3914866                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1715772                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          1029250                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           370668                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           605940                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           893536                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           636812                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           372626                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           472452                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           462164                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           236870                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          226590                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          174592                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          359466                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          391550                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          956906                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1294024                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           657280                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           667552                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            61620                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           267031                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           657310                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           328640                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              642                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           62904                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          554580                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          657280                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.31                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.91                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                191838801780                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               50996090000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           383074139280                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18809.17                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37559.17                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 7501229                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                3539689                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                73.55                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.42                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             10199218                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             3914866                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                4311273                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                4311781                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 788293                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 787794                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     43                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     34                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                133691                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                138570                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                211992                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                212739                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                226166                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                226091                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                226561                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                226639                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                228329                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                229162                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                228478                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                237072                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                239422                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                233118                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                230944                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                227841                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                225983                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                225876                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  5852                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                   317                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      3073128                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   293.934217                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   218.251516                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   270.740163                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        24551      0.80%      0.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1689740     54.98%     55.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       562564     18.31%     74.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       282919      9.21%     83.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       105501      3.43%     86.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        62923      2.05%     88.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        51286      1.67%     90.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        49256      1.60%     92.05% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       244388      7.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      3073128                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       225786                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     45.171826                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    43.377549                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    12.805642                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19            1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         2460      1.09%      1.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27        13394      5.93%      7.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        15293      6.77%     13.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        20980      9.29%     23.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        28873     12.79%     35.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        30702     13.60%     49.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        21245      9.41%     58.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51        22416      9.93%     68.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55        13471      5.97%     74.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59        21533      9.54%     84.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63        15610      6.91%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         4140      1.83%     93.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71         6061      2.68%     95.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75         3130      1.39%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79         6139      2.72%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83          313      0.14%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           24      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       225786                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       225786                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.338715                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.300473                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.155882                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           85563     37.90%     37.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            4963      2.20%     40.09% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          120099     53.19%     93.29% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            4568      2.02%     95.31% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20           10089      4.47%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              16      0.01%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             455      0.20%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23              32      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       225786                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             652749952                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              250549696                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              652749952                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           250551424                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      412.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      158.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   412.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   158.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.46                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.22                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1584029756670                       # Total gap between requests
system.mem_ctrls0.avgGap                    224460.87                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    652747904                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    250549696                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1292.904956373610                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 412080566.574260294437                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 158172335.828272044659                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data     10199186                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      3914866                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1259482                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 383072879798                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 37748715369079                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     39358.81                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     37559.16                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   9642402.92                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   78.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          9236475360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4909284105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        29289436680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        6657619320                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    125041746960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    589060541790                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    112215639360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      876410743575                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       553.279196                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 286126933541                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  52894140000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1245008742343                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         12705737100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          6753236655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        43532979840                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       13777840260                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    125041746960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    648159005340                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     62449332000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      912419878155                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       576.011808                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 156482452587                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  52894140000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1374653223297                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2555334025614                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    637620736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         637622656                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    247182464                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      247182464                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      4981412                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            4981427                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1931113                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1931113                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    402530767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            402531979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     156046598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           156046598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     156046598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    402530767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           558578577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   3862226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   9962824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000081479700                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       224964                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       224964                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           17006712                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           3643172                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    4981427                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1931113                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  9962854                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 3862226                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1634834                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           957288                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           277292                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           770262                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           862776                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           595702                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           219788                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           287568                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           329288                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           246228                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          471616                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          359508                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          390930                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          359462                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          916558                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1283754                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           657280                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           657922                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            51350                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           277312                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           657307                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           318370                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           30810                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          554580                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          657280                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.21                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.67                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                181721915284                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               49814270000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           368525427784                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    18239.95                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36989.95                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 7419616                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                3501313                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                74.47                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               90.66                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              9962854                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3862226                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                4312680                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                4312759                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 668725                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 668647                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     22                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     21                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                111775                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                118525                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                215808                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                216607                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                225307                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                225174                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                224972                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                224987                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                225083                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                225277                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                225554                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                226562                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                228257                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                237963                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                237680                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                228050                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                228249                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                227092                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  8421                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                   868                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2904131                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   304.670091                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   225.204714                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   277.249238                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         9654      0.33%      0.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1580369     54.42%     54.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       493230     16.98%     71.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       297123     10.23%     81.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        95528      3.29%     85.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        82223      2.83%     88.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        51320      1.77%     89.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        51682      1.78%     91.63% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       243002      8.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2904131                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       224964                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     44.286428                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    42.961840                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.629926                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19            4      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         4121      1.83%      1.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         2796      1.24%      3.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        20626      9.17%     12.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        15818      7.03%     19.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        25208     11.21%     30.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        27031     12.02%     42.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        49240     21.89%     64.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51        26960     11.98%     76.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55        13910      6.18%     82.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59        10116      4.50%     87.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63        18443      8.20%     95.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         9313      4.14%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          879      0.39%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          341      0.15%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           15      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83          138      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       224964                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       224964                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.168129                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.124817                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.234756                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          107365     47.73%     47.73% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            5121      2.28%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           93790     41.69%     91.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            5837      2.59%     94.29% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20           12172      5.41%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             187      0.08%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             492      0.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       224964                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             637622656                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              247181504                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              637622656                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           247182464                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      402.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      156.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   402.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   156.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.36                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.14                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.22                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1584029482284                       # Total gap between requests
system.mem_ctrls1.avgGap                    229153.03                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    637620736                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    247181504                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1212.098396600259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 402530766.533685982227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 156045992.014396101236                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      9962824                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      3862226                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1182424                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 368524245360                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 37449590957192                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     39414.13                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     36989.94                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   9696374.83                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   78.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          9399088860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4995726615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        31111436160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        6486737400                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    125041746960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    608005189470                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     96263017440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      881302942905                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       556.367648                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 244774032006                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  52894140000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1286361643878                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         11336442180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          6025450530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        40023341400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       13674004020                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    125041746960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    643695272070                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     66208264800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      906004521960                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       571.961786                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 166457393928                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  52894140000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1364678281956                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2555334025614                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        65943                       # number of demand (read+write) hits
system.l2.demand_hits::total                    65944                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        65943                       # number of overall hits
system.l2.overall_hits::total                   65944                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     10081005                       # number of demand (read+write) misses
system.l2.demand_misses::total               10081036                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           31                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     10081005                       # number of overall misses
system.l2.overall_misses::total              10081036                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2871045                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 892177416813                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     892180287858                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2871045                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 892177416813                       # number of overall miss cycles
system.l2.overall_miss_latency::total    892180287858                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     10146948                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10146980                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     10146948                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10146980                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.993501                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.993501                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.993501                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.993501                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 92614.354839                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 88500.840622                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88500.853271                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 92614.354839                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88500.840622                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88500.853271                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3888546                       # number of writebacks
system.l2.writebacks::total                   3888546                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     10081005                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10081036                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     10081005                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10081036                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2604956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 806056987063                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 806059592019                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2604956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 806056987063                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 806059592019                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.993501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.993501                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.993501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.993501                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 84030.838710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79957.998936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79958.011460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 84030.838710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79957.998936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79958.011460                       # average overall mshr miss latency
system.l2.replacements                       13386253                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3888538                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3888538                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3888538                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3888538                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           32                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               32                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           32                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           32                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      5496752                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       5496752                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          642                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 642                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     52587870                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      52587870                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          642                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               642                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81912.570093                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81912.570093                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          642                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            642                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     47093539                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     47093539                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73354.422118                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73354.422118                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2871045                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2871045                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.968750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.968750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 92614.354839                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92614.354839                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2604956                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2604956                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.968750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.968750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 84030.838710                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84030.838710                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        65943                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             65943                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data     10080363                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10080363                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 892124828943                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 892124828943                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     10146306                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10146306                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.993501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.993501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88501.260217                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88501.260217                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     10080363                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10080363                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 806009893524                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 806009893524                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.993501                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.993501                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79958.419506                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79958.419506                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2555334025614                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                    14797489                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13386509                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.105403                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      58.365017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.002471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   197.631990                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.227988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.772000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 338089565                       # Number of tag accesses
system.l2.tags.data_accesses                338089565                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    971304209730                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1584029815884                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2555334025614                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099788                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    420938343                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2423038131                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099788                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    420938343                       # number of overall hits
system.cpu.icache.overall_hits::total      2423038131                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          809                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           46                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            855                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          809                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           46                       # number of overall misses
system.cpu.icache.overall_misses::total           855                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3962751                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3962751                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3962751                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3962751                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100597                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    420938389                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2423038986                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100597                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    420938389                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2423038986                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 86146.760870                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4634.796491                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 86146.760870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4634.796491                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          175                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           35                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          217                       # number of writebacks
system.cpu.icache.writebacks::total               217                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           32                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2921085                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2921085                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2921085                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2921085                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 91283.906250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91283.906250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 91283.906250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91283.906250                       # average overall mshr miss latency
system.cpu.icache.replacements                    217                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099788                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    420938343                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2423038131                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          809                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           46                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           855                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3962751                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3962751                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100597                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    420938389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2423038986                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 86146.760870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4634.796491                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2921085                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2921085                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 91283.906250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91283.906250                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2555334025614                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.846371                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2423038972                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               841                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2881140.275862                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   604.044065                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    19.802306                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.968019                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.031734                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999754                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       94498521295                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      94498521295                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2555334025614                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2555334025614                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2555334025614                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2555334025614                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2555334025614                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    820134246                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1353471219                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2173605465                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    820134246                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1353471219                       # number of overall hits
system.cpu.dcache.overall_hits::total      2173605465                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9042063                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     21700813                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       30742876                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9042063                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     21700813                       # number of overall misses
system.cpu.dcache.overall_misses::total      30742876                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1457430335175                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1457430335175                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1457430335175                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1457430335175                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    829176309                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1375172032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2204348341                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    829176309                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1375172032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2204348341                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010905                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.015780                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013946                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010905                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.015780                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013946                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67160.172072                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47407.091489                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67160.172072                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47407.091489                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       124332                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          175                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1113                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   111.708895                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    87.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9804247                       # number of writebacks
system.cpu.dcache.writebacks::total           9804247                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     11554507                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     11554507                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     11554507                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     11554507                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     10146306                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10146306                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     10146306                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10146306                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 905485744548                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 905485744548                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 905485744548                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 905485744548                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007378                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004603                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007378                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004603                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 89242.897321                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89242.897321                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 89242.897321                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89242.897321                       # average overall mshr miss latency
system.cpu.dcache.replacements               19190590                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    429245371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    692037112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1121282483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5069039                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     21698245                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      26767284                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1457206984554                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1457206984554                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    434314410                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    713735357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1148049767                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011671                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.030401                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023315                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67157.827030                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54439.852192                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     11552581                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     11552581                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     10145664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10145664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 905432353536                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 905432353536                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014215                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89243.282011                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89243.282011                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    390888875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    661434107                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1052322982                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3973024                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         2568                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3975592                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    223350621                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    223350621                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    394861899                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    661436675                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1056298574                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003764                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 86974.540888                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    56.180468                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1926                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1926                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          642                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          642                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     53391012                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     53391012                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 83163.570093                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83163.570093                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     24185966                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     47326761                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     71512727                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1836                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          642                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2478                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     60272763                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     60272763                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     24187802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     47327403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     71515205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000076                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000035                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 93882.808411                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 24323.148910                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          642                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          642                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     59737335                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     59737335                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000014                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 93048.808411                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 93048.808411                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     24187802                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     47327067                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     71514869                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     24187802                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     47327067                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     71514869                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2555334025614                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999468                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2335823907                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19190846                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.715526                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   130.782818                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   125.216650                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.510870                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.489128                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       75135300126                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      75135300126                       # Number of data accesses

---------- End Simulation Statistics   ----------
