// Seed: 1889832541
module module_0 (
    output tri   id_0,
    input  uwire id_1,
    input  tri   id_2
);
  assign module_2.id_1 = 0;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input supply0 id_2
    , id_10,
    input wand id_3
    , id_11,
    input tri1 id_4,
    input supply1 id_5,
    output wor id_6,
    input tri id_7
    , id_12,
    output logic id_8
);
  id_13 :
  assert property (@(posedge (1)) 1)
  else id_8 <= "";
  module_0 modCall_1 (
      id_6,
      id_4,
      id_7
  );
endmodule
module module_2 (
    input tri0 id_0,
    output supply1 id_1
);
  wire id_3;
  ;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0
  );
  always deassign id_3;
endmodule
