
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={43,rS,rT,offset}                      Premise(F2)
	S3= ICache[addr]={43,rS,rT,offset}                          Premise(F3)
	S4= GPR[rS]=base                                            Premise(F4)
	S5= GPR[rT]=a                                               Premise(F5)

IF	S6= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S7= PC.Out=addr                                             PC-Out(S1)
	S8= A_EX.Out=>ALU.A                                         Premise(F6)
	S9= B_EX.Out=>ALU.B                                         Premise(F7)
	S10= ALUOut_MEM.Out=>ALUOut_DMMU1.In                        Premise(F8)
	S11= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                      Premise(F9)
	S12= ALU.Out=>ALUOut_MEM.In                                 Premise(F10)
	S13= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F11)
	S14= FU.OutID1=>A_EX.In                                     Premise(F12)
	S15= A_MEM.Out=>A_WB.In                                     Premise(F13)
	S16= IMMEXT.Out=>B_EX.In                                    Premise(F14)
	S17= B_MEM.Out=>B_WB.In                                     Premise(F15)
	S18= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F16)
	S19= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F17)
	S20= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F18)
	S21= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F19)
	S22= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F20)
	S23= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F21)
	S24= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F22)
	S25= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F23)
	S26= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F24)
	S27= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F25)
	S28= FU.Bub_ID=>CU_ID.Bub                                   Premise(F26)
	S29= FU.Halt_ID=>CU_ID.Halt                                 Premise(F27)
	S30= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F28)
	S31= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F29)
	S32= FU.Bub_IF=>CU_IF.Bub                                   Premise(F30)
	S33= FU.Halt_IF=>CU_IF.Halt                                 Premise(F31)
	S34= ICache.Hit=>CU_IF.ICacheHit                            Premise(F32)
	S35= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F33)
	S36= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F34)
	S37= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F35)
	S38= DCache.Hit=>CU_MEM.DCacheHit                           Premise(F36)
	S39= DMMU.Hit=>CU_MEM.DMMUHit                               Premise(F37)
	S40= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F38)
	S41= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F39)
	S42= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F40)
	S43= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F41)
	S44= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F42)
	S45= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F43)
	S46= DMMU.Addr=>DAddrReg_DMMU1.In                           Premise(F44)
	S47= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                  Premise(F45)
	S48= DAddrReg_MEM.Out=>DAddrReg_WB.In                       Premise(F46)
	S49= ALUOut_DMMU2.Out=>DCache.IEA                           Premise(F47)
	S50= ALUOut_MEM.Out=>DCache.IEA                             Premise(F48)
	S51= DR_DMMU2.Out=>DCache.In                                Premise(F49)
	S52= DR_MEM.Out=>DCache.In                                  Premise(F50)
	S53= ALUOut_MEM.Out=>DMMU.IEA                               Premise(F51)
	S54= CP0.ASID=>DMMU.PID                                     Premise(F52)
	S55= DMMU.PID=pid                                           Path(S6,S54)
	S56= DAddrReg_DMMU2.Out=>DMem.WAddr                         Premise(F53)
	S57= DR_DMMU2.Out=>DMem.WData                               Premise(F54)
	S58= DCache.Out=>DR_DMMU1.In                                Premise(F55)
	S59= DR_MEM.Out=>DR_DMMU1.In                                Premise(F56)
	S60= DR_DMMU1.Out=>DR_DMMU2.In                              Premise(F57)
	S61= MemDataSelS.Out=>DR_MEM.In                             Premise(F58)
	S62= DCache.Out=>DR_WB.In                                   Premise(F59)
	S63= DCache.Hit=>FU.DCacheHit                               Premise(F60)
	S64= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F61)
	S65= ICache.Hit=>FU.ICacheHit                               Premise(F62)
	S66= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F63)
	S67= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F64)
	S68= IR_EX.Out=>FU.IR_EX                                    Premise(F65)
	S69= IR_ID.Out=>FU.IR_ID                                    Premise(F66)
	S70= IR_MEM.Out=>FU.IR_MEM                                  Premise(F67)
	S71= IR_WB.Out=>FU.IR_WB                                    Premise(F68)
	S72= GPR.Rdata1=>FU.InID1                                   Premise(F69)
	S73= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F70)
	S74= IR_ID.Out25_21=>GPR.RReg1                              Premise(F71)
	S75= IR_EX.Out25_21=>GPR.RReg2                              Premise(F72)
	S76= IMMU.Addr=>IAddrReg.In                                 Premise(F73)
	S77= PC.Out=>ICache.IEA                                     Premise(F74)
	S78= ICache.IEA=addr                                        Path(S7,S77)
	S79= ICache.Hit=ICacheHit(addr)                             ICache-Search(S78)
	S80= ICache.Out={43,rS,rT,offset}                           ICache-Search(S78,S3)
	S81= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S79,S34)
	S82= FU.ICacheHit=ICacheHit(addr)                           Path(S79,S65)
	S83= ICache.Out=>ICacheReg.In                               Premise(F75)
	S84= ICacheReg.In={43,rS,rT,offset}                         Path(S80,S83)
	S85= IR_ID.Out15_0=>IMMEXT.In                               Premise(F76)
	S86= PC.Out=>IMMU.IEA                                       Premise(F77)
	S87= IMMU.IEA=addr                                          Path(S7,S86)
	S88= CP0.ASID=>IMMU.PID                                     Premise(F78)
	S89= IMMU.PID=pid                                           Path(S6,S88)
	S90= IMMU.Addr={pid,addr}                                   IMMU-Search(S89,S87)
	S91= IAddrReg.In={pid,addr}                                 Path(S90,S76)
	S92= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S89,S87)
	S93= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S92,S35)
	S94= IR_MEM.Out=>IR_DMMU1.In                                Premise(F79)
	S95= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F80)
	S96= IR_ID.Out=>IR_EX.In                                    Premise(F81)
	S97= ICache.Out=>IR_ID.In                                   Premise(F82)
	S98= IR_ID.In={43,rS,rT,offset}                             Path(S80,S97)
	S99= ICache.Out=>IR_IMMU.In                                 Premise(F83)
	S100= IR_IMMU.In={43,rS,rT,offset}                          Path(S80,S99)
	S101= IR_EX.Out=>IR_MEM.In                                  Premise(F84)
	S102= IR_DMMU2.Out=>IR_WB.In                                Premise(F85)
	S103= IR_MEM.Out=>IR_WB.In                                  Premise(F86)
	S104= ALU.Out1_0=>MemDataSelS.Addr                          Premise(F87)
	S105= GPR.Rdata2=>MemDataSelS.In                            Premise(F88)
	S106= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F89)
	S107= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F90)
	S108= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F91)
	S109= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F92)
	S110= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F93)
	S111= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F94)
	S112= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F95)
	S113= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F96)
	S114= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F97)
	S115= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F98)
	S116= IR_EX.Out31_26=>CU_EX.Op                              Premise(F99)
	S117= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F100)
	S118= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F101)
	S119= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F102)
	S120= IR_ID.Out31_26=>CU_ID.Op                              Premise(F103)
	S121= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F104)
	S122= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F105)
	S123= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F106)
	S124= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F107)
	S125= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F108)
	S126= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F109)
	S127= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F110)
	S128= IR_WB.Out31_26=>CU_WB.Op                              Premise(F111)
	S129= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F112)
	S130= CtrlA_EX=0                                            Premise(F113)
	S131= CtrlB_EX=0                                            Premise(F114)
	S132= CtrlALUOut_MEM=0                                      Premise(F115)
	S133= CtrlALUOut_DMMU1=0                                    Premise(F116)
	S134= CtrlALUOut_DMMU2=0                                    Premise(F117)
	S135= CtrlALUOut_WB=0                                       Premise(F118)
	S136= CtrlA_MEM=0                                           Premise(F119)
	S137= CtrlA_WB=0                                            Premise(F120)
	S138= CtrlB_MEM=0                                           Premise(F121)
	S139= CtrlB_WB=0                                            Premise(F122)
	S140= CtrlICache=0                                          Premise(F123)
	S141= ICache[addr]={43,rS,rT,offset}                        ICache-Hold(S3,S140)
	S142= CtrlIMMU=0                                            Premise(F124)
	S143= CtrlDCache=0                                          Premise(F125)
	S144= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S145= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S146= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S147= CtrlDMMU=0                                            Premise(F126)
	S148= CtrlDAddrReg_DMMU1=0                                  Premise(F127)
	S149= CtrlDAddrReg_DMMU2=0                                  Premise(F128)
	S150= CtrlDAddrReg_MEM=0                                    Premise(F129)
	S151= CtrlDAddrReg_WB=0                                     Premise(F130)
	S152= CtrlDR_DMMU2=0                                        Premise(F131)
	S153= CtrlDR_MEM=0                                          Premise(F132)
	S154= CtrlASIDIn=0                                          Premise(F133)
	S155= CtrlCP0=0                                             Premise(F134)
	S156= CP0[ASID]=pid                                         CP0-Hold(S0,S155)
	S157= CtrlEPCIn=0                                           Premise(F135)
	S158= CtrlExCodeIn=0                                        Premise(F136)
	S159= CtrlDMem=0                                            Premise(F137)
	S160= CtrlDMem8Word=0                                       Premise(F138)
	S161= CtrlDR_DMMU1=0                                        Premise(F139)
	S162= CtrlDR_WB=0                                           Premise(F140)
	S163= CtrlIR_DMMU1=0                                        Premise(F141)
	S164= CtrlIR_DMMU2=0                                        Premise(F142)
	S165= CtrlIR_EX=0                                           Premise(F143)
	S166= CtrlIR_ID=1                                           Premise(F144)
	S167= [IR_ID]={43,rS,rT,offset}                             IR_ID-Write(S98,S166)
	S168= CtrlIR_IMMU=0                                         Premise(F145)
	S169= CtrlIR_MEM=0                                          Premise(F146)
	S170= CtrlIR_WB=0                                           Premise(F147)
	S171= CtrlGPR=0                                             Premise(F148)
	S172= GPR[rS]=base                                          GPR-Hold(S4,S171)
	S173= GPR[rT]=a                                             GPR-Hold(S5,S171)
	S174= CtrlIAddrReg=0                                        Premise(F149)
	S175= CtrlPC=0                                              Premise(F150)
	S176= CtrlPCInc=1                                           Premise(F151)
	S177= PC[Out]=addr+4                                        PC-Inc(S1,S175,S176)
	S178= PC[CIA]=addr                                          PC-Inc(S1,S175,S176)
	S179= CtrlIMem=0                                            Premise(F152)
	S180= IMem[{pid,addr}]={43,rS,rT,offset}                    IMem-Hold(S2,S179)
	S181= CtrlICacheReg=0                                       Premise(F153)
	S182= CtrlIRMux=0                                           Premise(F154)

ID	S183= CP0.ASID=pid                                          CP0-Read-ASID(S156)
	S184= IR_ID.Out={43,rS,rT,offset}                           IR-Out(S167)
	S185= IR_ID.Out31_26=43                                     IR-Out(S167)
	S186= IR_ID.Out25_21=rS                                     IR-Out(S167)
	S187= IR_ID.Out20_16=rT                                     IR-Out(S167)
	S188= IR_ID.Out15_0=offset                                  IR-Out(S167)
	S189= PC.Out=addr+4                                         PC-Out(S177)
	S190= PC.CIA=addr                                           PC-Out(S178)
	S191= PC.CIA31_28=addr[31:28]                               PC-Out(S178)
	S192= A_EX.Out=>ALU.A                                       Premise(F304)
	S193= B_EX.Out=>ALU.B                                       Premise(F305)
	S194= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F306)
	S195= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F307)
	S196= ALU.Out=>ALUOut_MEM.In                                Premise(F308)
	S197= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F309)
	S198= FU.OutID1=>A_EX.In                                    Premise(F310)
	S199= A_MEM.Out=>A_WB.In                                    Premise(F311)
	S200= IMMEXT.Out=>B_EX.In                                   Premise(F312)
	S201= B_MEM.Out=>B_WB.In                                    Premise(F313)
	S202= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F314)
	S203= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F315)
	S204= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F316)
	S205= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F317)
	S206= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F318)
	S207= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F319)
	S208= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F320)
	S209= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F321)
	S210= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F322)
	S211= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F323)
	S212= FU.Bub_ID=>CU_ID.Bub                                  Premise(F324)
	S213= FU.Halt_ID=>CU_ID.Halt                                Premise(F325)
	S214= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F326)
	S215= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F327)
	S216= FU.Bub_IF=>CU_IF.Bub                                  Premise(F328)
	S217= FU.Halt_IF=>CU_IF.Halt                                Premise(F329)
	S218= ICache.Hit=>CU_IF.ICacheHit                           Premise(F330)
	S219= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F331)
	S220= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F332)
	S221= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F333)
	S222= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F334)
	S223= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F335)
	S224= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F336)
	S225= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F337)
	S226= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F338)
	S227= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F339)
	S228= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F340)
	S229= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F341)
	S230= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F342)
	S231= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F343)
	S232= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F344)
	S233= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F345)
	S234= ALUOut_MEM.Out=>DCache.IEA                            Premise(F346)
	S235= DR_DMMU2.Out=>DCache.In                               Premise(F347)
	S236= DR_MEM.Out=>DCache.In                                 Premise(F348)
	S237= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F349)
	S238= CP0.ASID=>DMMU.PID                                    Premise(F350)
	S239= DMMU.PID=pid                                          Path(S183,S238)
	S240= DAddrReg_DMMU2.Out=>DMem.WAddr                        Premise(F351)
	S241= DR_DMMU2.Out=>DMem.WData                              Premise(F352)
	S242= DCache.Out=>DR_DMMU1.In                               Premise(F353)
	S243= DR_MEM.Out=>DR_DMMU1.In                               Premise(F354)
	S244= DR_DMMU1.Out=>DR_DMMU2.In                             Premise(F355)
	S245= MemDataSelS.Out=>DR_MEM.In                            Premise(F356)
	S246= DCache.Out=>DR_WB.In                                  Premise(F357)
	S247= DCache.Hit=>FU.DCacheHit                              Premise(F358)
	S248= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F359)
	S249= ICache.Hit=>FU.ICacheHit                              Premise(F360)
	S250= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F361)
	S251= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F362)
	S252= IR_EX.Out=>FU.IR_EX                                   Premise(F363)
	S253= IR_ID.Out=>FU.IR_ID                                   Premise(F364)
	S254= FU.IR_ID={43,rS,rT,offset}                            Path(S184,S253)
	S255= IR_MEM.Out=>FU.IR_MEM                                 Premise(F365)
	S256= IR_WB.Out=>FU.IR_WB                                   Premise(F366)
	S257= GPR.Rdata1=>FU.InID1                                  Premise(F367)
	S258= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F368)
	S259= FU.InID1_RReg=rS                                      Path(S186,S258)
	S260= FU.InID2_RReg=5'b00000                                Premise(F369)
	S261= IR_ID.Out25_21=>GPR.RReg1                             Premise(F370)
	S262= GPR.RReg1=rS                                          Path(S186,S261)
	S263= GPR.Rdata1=base                                       GPR-Read(S262,S172)
	S264= FU.InID1=base                                         Path(S263,S257)
	S265= FU.OutID1=FU(base)                                    FU-Forward(S264)
	S266= A_EX.In=FU(base)                                      Path(S265,S198)
	S267= IR_EX.Out25_21=>GPR.RReg2                             Premise(F371)
	S268= IMMU.Addr=>IAddrReg.In                                Premise(F372)
	S269= PC.Out=>ICache.IEA                                    Premise(F373)
	S270= ICache.IEA=addr+4                                     Path(S189,S269)
	S271= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S270)
	S272= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S271,S218)
	S273= FU.ICacheHit=ICacheHit(addr+4)                        Path(S271,S249)
	S274= ICache.Out=>ICacheReg.In                              Premise(F374)
	S275= IR_ID.Out15_0=>IMMEXT.In                              Premise(F375)
	S276= IMMEXT.In=offset                                      Path(S188,S275)
	S277= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S276)
	S278= B_EX.In={16{offset[15]},offset}                       Path(S277,S200)
	S279= PC.Out=>IMMU.IEA                                      Premise(F376)
	S280= IMMU.IEA=addr+4                                       Path(S189,S279)
	S281= CP0.ASID=>IMMU.PID                                    Premise(F377)
	S282= IMMU.PID=pid                                          Path(S183,S281)
	S283= IMMU.Addr={pid,addr+4}                                IMMU-Search(S282,S280)
	S284= IAddrReg.In={pid,addr+4}                              Path(S283,S268)
	S285= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S282,S280)
	S286= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S285,S219)
	S287= IR_MEM.Out=>IR_DMMU1.In                               Premise(F378)
	S288= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F379)
	S289= IR_ID.Out=>IR_EX.In                                   Premise(F380)
	S290= IR_EX.In={43,rS,rT,offset}                            Path(S184,S289)
	S291= ICache.Out=>IR_ID.In                                  Premise(F381)
	S292= ICache.Out=>IR_IMMU.In                                Premise(F382)
	S293= IR_EX.Out=>IR_MEM.In                                  Premise(F383)
	S294= IR_DMMU2.Out=>IR_WB.In                                Premise(F384)
	S295= IR_MEM.Out=>IR_WB.In                                  Premise(F385)
	S296= ALU.Out1_0=>MemDataSelS.Addr                          Premise(F386)
	S297= GPR.Rdata2=>MemDataSelS.In                            Premise(F387)
	S298= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F388)
	S299= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F389)
	S300= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F390)
	S301= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F391)
	S302= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F392)
	S303= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F393)
	S304= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F394)
	S305= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F395)
	S306= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F396)
	S307= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F397)
	S308= IR_EX.Out31_26=>CU_EX.Op                              Premise(F398)
	S309= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F399)
	S310= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F400)
	S311= CU_ID.IRFunc1=rT                                      Path(S187,S310)
	S312= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F401)
	S313= CU_ID.IRFunc2=rS                                      Path(S186,S312)
	S314= IR_ID.Out31_26=>CU_ID.Op                              Premise(F402)
	S315= CU_ID.Op=43                                           Path(S185,S314)
	S316= CU_ID.Func=alu_add                                    CU_ID(S315)
	S317= CU_ID.MemDataSelFunc=mds_lha                          CU_ID(S315)
	S318= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F403)
	S319= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F404)
	S320= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F405)
	S321= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F406)
	S322= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F407)
	S323= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F408)
	S324= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F409)
	S325= IR_WB.Out31_26=>CU_WB.Op                              Premise(F410)
	S326= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F411)
	S327= CtrlA_EX=1                                            Premise(F412)
	S328= [A_EX]=FU(base)                                       A_EX-Write(S266,S327)
	S329= CtrlB_EX=1                                            Premise(F413)
	S330= [B_EX]={16{offset[15]},offset}                        B_EX-Write(S278,S329)
	S331= CtrlALUOut_MEM=0                                      Premise(F414)
	S332= CtrlALUOut_DMMU1=0                                    Premise(F415)
	S333= CtrlALUOut_DMMU2=0                                    Premise(F416)
	S334= CtrlALUOut_WB=0                                       Premise(F417)
	S335= CtrlA_MEM=0                                           Premise(F418)
	S336= CtrlA_WB=0                                            Premise(F419)
	S337= CtrlB_MEM=0                                           Premise(F420)
	S338= CtrlB_WB=0                                            Premise(F421)
	S339= CtrlICache=0                                          Premise(F422)
	S340= ICache[addr]={43,rS,rT,offset}                        ICache-Hold(S141,S339)
	S341= CtrlIMMU=0                                            Premise(F423)
	S342= CtrlDCache=0                                          Premise(F424)
	S343= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S344= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S345= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S346= CtrlDMMU=0                                            Premise(F425)
	S347= CtrlDAddrReg_DMMU1=0                                  Premise(F426)
	S348= CtrlDAddrReg_DMMU2=0                                  Premise(F427)
	S349= CtrlDAddrReg_MEM=0                                    Premise(F428)
	S350= CtrlDAddrReg_WB=0                                     Premise(F429)
	S351= CtrlDR_DMMU2=0                                        Premise(F430)
	S352= CtrlDR_MEM=0                                          Premise(F431)
	S353= CtrlASIDIn=0                                          Premise(F432)
	S354= CtrlCP0=0                                             Premise(F433)
	S355= CP0[ASID]=pid                                         CP0-Hold(S156,S354)
	S356= CtrlEPCIn=0                                           Premise(F434)
	S357= CtrlExCodeIn=0                                        Premise(F435)
	S358= CtrlDMem=0                                            Premise(F436)
	S359= CtrlDMem8Word=0                                       Premise(F437)
	S360= CtrlDR_DMMU1=0                                        Premise(F438)
	S361= CtrlDR_WB=0                                           Premise(F439)
	S362= CtrlIR_DMMU1=0                                        Premise(F440)
	S363= CtrlIR_DMMU2=0                                        Premise(F441)
	S364= CtrlIR_EX=1                                           Premise(F442)
	S365= [IR_EX]={43,rS,rT,offset}                             IR_EX-Write(S290,S364)
	S366= CtrlIR_ID=0                                           Premise(F443)
	S367= [IR_ID]={43,rS,rT,offset}                             IR_ID-Hold(S167,S366)
	S368= CtrlIR_IMMU=0                                         Premise(F444)
	S369= CtrlIR_MEM=0                                          Premise(F445)
	S370= CtrlIR_WB=0                                           Premise(F446)
	S371= CtrlGPR=0                                             Premise(F447)
	S372= GPR[rS]=base                                          GPR-Hold(S172,S371)
	S373= GPR[rT]=a                                             GPR-Hold(S173,S371)
	S374= CtrlIAddrReg=0                                        Premise(F448)
	S375= CtrlPC=0                                              Premise(F449)
	S376= CtrlPCInc=0                                           Premise(F450)
	S377= PC[CIA]=addr                                          PC-Hold(S178,S376)
	S378= PC[Out]=addr+4                                        PC-Hold(S177,S375,S376)
	S379= CtrlIMem=0                                            Premise(F451)
	S380= IMem[{pid,addr}]={43,rS,rT,offset}                    IMem-Hold(S180,S379)
	S381= CtrlICacheReg=0                                       Premise(F452)
	S382= CtrlIRMux=0                                           Premise(F453)

EX	S383= A_EX.Out=FU(base)                                     A_EX-Out(S328)
	S384= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S328)
	S385= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S328)
	S386= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S330)
	S387= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S330)
	S388= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S330)
	S389= CP0.ASID=pid                                          CP0-Read-ASID(S355)
	S390= IR_EX.Out={43,rS,rT,offset}                           IR_EX-Out(S365)
	S391= IR_EX.Out31_26=43                                     IR_EX-Out(S365)
	S392= IR_EX.Out25_21=rS                                     IR_EX-Out(S365)
	S393= IR_EX.Out20_16=rT                                     IR_EX-Out(S365)
	S394= IR_EX.Out15_0=offset                                  IR_EX-Out(S365)
	S395= IR_ID.Out={43,rS,rT,offset}                           IR-Out(S367)
	S396= IR_ID.Out31_26=43                                     IR-Out(S367)
	S397= IR_ID.Out25_21=rS                                     IR-Out(S367)
	S398= IR_ID.Out20_16=rT                                     IR-Out(S367)
	S399= IR_ID.Out15_0=offset                                  IR-Out(S367)
	S400= PC.CIA=addr                                           PC-Out(S377)
	S401= PC.CIA31_28=addr[31:28]                               PC-Out(S377)
	S402= PC.Out=addr+4                                         PC-Out(S378)
	S403= A_EX.Out=>ALU.A                                       Premise(F454)
	S404= ALU.A=FU(base)                                        Path(S383,S403)
	S405= B_EX.Out=>ALU.B                                       Premise(F455)
	S406= ALU.B={16{offset[15]},offset}                         Path(S386,S405)
	S407= ALU.Func=6'b010010                                    Premise(F456)
	S408= ALU.Out=FU(base)+{16{offset[15]},offset}              ALU(S404,S406)
	S409= ALU.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]    ALU(S404,S406)
	S410= ALU.CMP=Compare0(FU(base)+{16{offset[15]},offset})    ALU(S404,S406)
	S411= ALU.OV=OverFlow(FU(base)+{16{offset[15]},offset})     ALU(S404,S406)
	S412= ALU.CA=Carry(FU(base)+{16{offset[15]},offset})        ALU(S404,S406)
	S413= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F457)
	S414= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F458)
	S415= ALU.Out=>ALUOut_MEM.In                                Premise(F459)
	S416= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}        Path(S408,S415)
	S417= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F460)
	S418= FU.OutID1=>A_EX.In                                    Premise(F461)
	S419= A_MEM.Out=>A_WB.In                                    Premise(F462)
	S420= IMMEXT.Out=>B_EX.In                                   Premise(F463)
	S421= B_MEM.Out=>B_WB.In                                    Premise(F464)
	S422= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F465)
	S423= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F466)
	S424= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F467)
	S425= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F468)
	S426= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F469)
	S427= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F470)
	S428= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F471)
	S429= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F472)
	S430= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F473)
	S431= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F474)
	S432= FU.Bub_ID=>CU_ID.Bub                                  Premise(F475)
	S433= FU.Halt_ID=>CU_ID.Halt                                Premise(F476)
	S434= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F477)
	S435= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F478)
	S436= FU.Bub_IF=>CU_IF.Bub                                  Premise(F479)
	S437= FU.Halt_IF=>CU_IF.Halt                                Premise(F480)
	S438= ICache.Hit=>CU_IF.ICacheHit                           Premise(F481)
	S439= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F482)
	S440= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F483)
	S441= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F484)
	S442= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F485)
	S443= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F486)
	S444= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F487)
	S445= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F488)
	S446= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F489)
	S447= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F490)
	S448= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F491)
	S449= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F492)
	S450= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F493)
	S451= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F494)
	S452= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F495)
	S453= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F496)
	S454= ALUOut_MEM.Out=>DCache.IEA                            Premise(F497)
	S455= DR_DMMU2.Out=>DCache.In                               Premise(F498)
	S456= DR_MEM.Out=>DCache.In                                 Premise(F499)
	S457= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F500)
	S458= CP0.ASID=>DMMU.PID                                    Premise(F501)
	S459= DMMU.PID=pid                                          Path(S389,S458)
	S460= DAddrReg_DMMU2.Out=>DMem.WAddr                        Premise(F502)
	S461= DR_DMMU2.Out=>DMem.WData                              Premise(F503)
	S462= DCache.Out=>DR_DMMU1.In                               Premise(F504)
	S463= DR_MEM.Out=>DR_DMMU1.In                               Premise(F505)
	S464= DR_DMMU1.Out=>DR_DMMU2.In                             Premise(F506)
	S465= MemDataSelS.Out=>DR_MEM.In                            Premise(F507)
	S466= DCache.Out=>DR_WB.In                                  Premise(F508)
	S467= DCache.Hit=>FU.DCacheHit                              Premise(F509)
	S468= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F510)
	S469= ICache.Hit=>FU.ICacheHit                              Premise(F511)
	S470= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F512)
	S471= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F513)
	S472= IR_EX.Out=>FU.IR_EX                                   Premise(F514)
	S473= FU.IR_EX={43,rS,rT,offset}                            Path(S390,S472)
	S474= IR_ID.Out=>FU.IR_ID                                   Premise(F515)
	S475= FU.IR_ID={43,rS,rT,offset}                            Path(S395,S474)
	S476= IR_MEM.Out=>FU.IR_MEM                                 Premise(F516)
	S477= IR_WB.Out=>FU.IR_WB                                   Premise(F517)
	S478= FU.InEX_WReg=5'b00000                                 Premise(F518)
	S479= GPR.Rdata1=>FU.InID1                                  Premise(F519)
	S480= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F520)
	S481= FU.InID1_RReg=rS                                      Path(S397,S480)
	S482= IR_ID.Out25_21=>GPR.RReg1                             Premise(F521)
	S483= GPR.RReg1=rS                                          Path(S397,S482)
	S484= GPR.Rdata1=base                                       GPR-Read(S483,S372)
	S485= FU.InID1=base                                         Path(S484,S479)
	S486= FU.OutID1=FU(base)                                    FU-Forward(S485)
	S487= A_EX.In=FU(base)                                      Path(S486,S418)
	S488= IR_EX.Out25_21=>GPR.RReg2                             Premise(F522)
	S489= GPR.RReg2=rS                                          Path(S392,S488)
	S490= GPR.Rdata2=base                                       GPR-Read(S489,S372)
	S491= IMMU.Addr=>IAddrReg.In                                Premise(F523)
	S492= PC.Out=>ICache.IEA                                    Premise(F524)
	S493= ICache.IEA=addr+4                                     Path(S402,S492)
	S494= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S493)
	S495= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S494,S438)
	S496= FU.ICacheHit=ICacheHit(addr+4)                        Path(S494,S469)
	S497= ICache.Out=>ICacheReg.In                              Premise(F525)
	S498= IR_ID.Out15_0=>IMMEXT.In                              Premise(F526)
	S499= IMMEXT.In=offset                                      Path(S399,S498)
	S500= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S499)
	S501= B_EX.In={16{offset[15]},offset}                       Path(S500,S420)
	S502= PC.Out=>IMMU.IEA                                      Premise(F527)
	S503= IMMU.IEA=addr+4                                       Path(S402,S502)
	S504= CP0.ASID=>IMMU.PID                                    Premise(F528)
	S505= IMMU.PID=pid                                          Path(S389,S504)
	S506= IMMU.Addr={pid,addr+4}                                IMMU-Search(S505,S503)
	S507= IAddrReg.In={pid,addr+4}                              Path(S506,S491)
	S508= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S505,S503)
	S509= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S508,S439)
	S510= IR_MEM.Out=>IR_DMMU1.In                               Premise(F529)
	S511= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F530)
	S512= IR_ID.Out=>IR_EX.In                                   Premise(F531)
	S513= IR_EX.In={43,rS,rT,offset}                            Path(S395,S512)
	S514= ICache.Out=>IR_ID.In                                  Premise(F532)
	S515= ICache.Out=>IR_IMMU.In                                Premise(F533)
	S516= IR_EX.Out=>IR_MEM.In                                  Premise(F534)
	S517= IR_MEM.In={43,rS,rT,offset}                           Path(S390,S516)
	S518= IR_DMMU2.Out=>IR_WB.In                                Premise(F535)
	S519= IR_MEM.Out=>IR_WB.In                                  Premise(F536)
	S520= ALU.Out1_0=>MemDataSelS.Addr                          Premise(F537)
	S521= MemDataSelS.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S409,S520)
	S522= MemDataSelS.Func=6'b010101                            Premise(F538)
	S523= GPR.Rdata2=>MemDataSelS.In                            Premise(F539)
	S524= MemDataSelS.In=base                                   Path(S490,S523)
	S525= MemDataSelS.Out=base                                  MemDataSelS(S524,S521)
	S526= DR_MEM.In=base                                        Path(S525,S465)
	S527= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F540)
	S528= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F541)
	S529= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F542)
	S530= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F543)
	S531= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F544)
	S532= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F545)
	S533= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F546)
	S534= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F547)
	S535= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F548)
	S536= CU_EX.IRFunc1=rT                                      Path(S393,S535)
	S537= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F549)
	S538= CU_EX.IRFunc2=rS                                      Path(S392,S537)
	S539= IR_EX.Out31_26=>CU_EX.Op                              Premise(F550)
	S540= CU_EX.Op=43                                           Path(S391,S539)
	S541= CU_EX.Func=alu_add                                    CU_EX(S540)
	S542= CU_EX.MemDataSelFunc=mds_lha                          CU_EX(S540)
	S543= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F551)
	S544= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F552)
	S545= CU_ID.IRFunc1=rT                                      Path(S398,S544)
	S546= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F553)
	S547= CU_ID.IRFunc2=rS                                      Path(S397,S546)
	S548= IR_ID.Out31_26=>CU_ID.Op                              Premise(F554)
	S549= CU_ID.Op=43                                           Path(S396,S548)
	S550= CU_ID.Func=alu_add                                    CU_ID(S549)
	S551= CU_ID.MemDataSelFunc=mds_lha                          CU_ID(S549)
	S552= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F555)
	S553= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F556)
	S554= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F557)
	S555= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F558)
	S556= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F559)
	S557= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F560)
	S558= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F561)
	S559= IR_WB.Out31_26=>CU_WB.Op                              Premise(F562)
	S560= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F563)
	S561= CtrlA_EX=0                                            Premise(F564)
	S562= [A_EX]=FU(base)                                       A_EX-Hold(S328,S561)
	S563= CtrlB_EX=0                                            Premise(F565)
	S564= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S330,S563)
	S565= CtrlALUOut_MEM=1                                      Premise(F566)
	S566= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Write(S416,S565)
	S567= CtrlALUOut_DMMU1=0                                    Premise(F567)
	S568= CtrlALUOut_DMMU2=0                                    Premise(F568)
	S569= CtrlALUOut_WB=0                                       Premise(F569)
	S570= CtrlA_MEM=0                                           Premise(F570)
	S571= CtrlA_WB=0                                            Premise(F571)
	S572= CtrlB_MEM=0                                           Premise(F572)
	S573= CtrlB_WB=0                                            Premise(F573)
	S574= CtrlICache=0                                          Premise(F574)
	S575= ICache[addr]={43,rS,rT,offset}                        ICache-Hold(S340,S574)
	S576= CtrlIMMU=0                                            Premise(F575)
	S577= CtrlDCache=0                                          Premise(F576)
	S578= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S579= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S580= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S581= CtrlDMMU=0                                            Premise(F577)
	S582= CtrlDAddrReg_DMMU1=0                                  Premise(F578)
	S583= CtrlDAddrReg_DMMU2=0                                  Premise(F579)
	S584= CtrlDAddrReg_MEM=0                                    Premise(F580)
	S585= CtrlDAddrReg_WB=0                                     Premise(F581)
	S586= CtrlDR_DMMU2=0                                        Premise(F582)
	S587= CtrlDR_MEM=1                                          Premise(F583)
	S588= [DR_MEM]=base                                         DR_MEM-Write(S526,S587)
	S589= CtrlASIDIn=0                                          Premise(F584)
	S590= CtrlCP0=0                                             Premise(F585)
	S591= CP0[ASID]=pid                                         CP0-Hold(S355,S590)
	S592= CtrlEPCIn=0                                           Premise(F586)
	S593= CtrlExCodeIn=0                                        Premise(F587)
	S594= CtrlDMem=0                                            Premise(F588)
	S595= CtrlDMem8Word=0                                       Premise(F589)
	S596= CtrlDR_DMMU1=0                                        Premise(F590)
	S597= CtrlDR_WB=0                                           Premise(F591)
	S598= CtrlIR_DMMU1=0                                        Premise(F592)
	S599= CtrlIR_DMMU2=0                                        Premise(F593)
	S600= CtrlIR_EX=0                                           Premise(F594)
	S601= [IR_EX]={43,rS,rT,offset}                             IR_EX-Hold(S365,S600)
	S602= CtrlIR_ID=0                                           Premise(F595)
	S603= [IR_ID]={43,rS,rT,offset}                             IR_ID-Hold(S367,S602)
	S604= CtrlIR_IMMU=0                                         Premise(F596)
	S605= CtrlIR_MEM=1                                          Premise(F597)
	S606= [IR_MEM]={43,rS,rT,offset}                            IR_MEM-Write(S517,S605)
	S607= CtrlIR_WB=0                                           Premise(F598)
	S608= CtrlGPR=0                                             Premise(F599)
	S609= GPR[rS]=base                                          GPR-Hold(S372,S608)
	S610= GPR[rT]=a                                             GPR-Hold(S373,S608)
	S611= CtrlIAddrReg=0                                        Premise(F600)
	S612= CtrlPC=0                                              Premise(F601)
	S613= CtrlPCInc=0                                           Premise(F602)
	S614= PC[CIA]=addr                                          PC-Hold(S377,S613)
	S615= PC[Out]=addr+4                                        PC-Hold(S378,S612,S613)
	S616= CtrlIMem=0                                            Premise(F603)
	S617= IMem[{pid,addr}]={43,rS,rT,offset}                    IMem-Hold(S380,S616)
	S618= CtrlICacheReg=0                                       Premise(F604)
	S619= CtrlIRMux=0                                           Premise(F605)

MEM	S620= A_EX.Out=FU(base)                                     A_EX-Out(S562)
	S621= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S562)
	S622= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S562)
	S623= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S564)
	S624= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S564)
	S625= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S564)
	S626= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S566)
	S627= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S566)
	S628= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S566)
	S629= DR_MEM.Out=base                                       DR_MEM-Out(S588)
	S630= DR_MEM.Out1_0={base}[1:0]                             DR_MEM-Out(S588)
	S631= DR_MEM.Out4_0={base}[4:0]                             DR_MEM-Out(S588)
	S632= CP0.ASID=pid                                          CP0-Read-ASID(S591)
	S633= IR_EX.Out={43,rS,rT,offset}                           IR_EX-Out(S601)
	S634= IR_EX.Out31_26=43                                     IR_EX-Out(S601)
	S635= IR_EX.Out25_21=rS                                     IR_EX-Out(S601)
	S636= IR_EX.Out20_16=rT                                     IR_EX-Out(S601)
	S637= IR_EX.Out15_0=offset                                  IR_EX-Out(S601)
	S638= IR_ID.Out={43,rS,rT,offset}                           IR-Out(S603)
	S639= IR_ID.Out31_26=43                                     IR-Out(S603)
	S640= IR_ID.Out25_21=rS                                     IR-Out(S603)
	S641= IR_ID.Out20_16=rT                                     IR-Out(S603)
	S642= IR_ID.Out15_0=offset                                  IR-Out(S603)
	S643= IR_MEM.Out={43,rS,rT,offset}                          IR_MEM-Out(S606)
	S644= IR_MEM.Out31_26=43                                    IR_MEM-Out(S606)
	S645= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S606)
	S646= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S606)
	S647= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S606)
	S648= PC.CIA=addr                                           PC-Out(S614)
	S649= PC.CIA31_28=addr[31:28]                               PC-Out(S614)
	S650= PC.Out=addr+4                                         PC-Out(S615)
	S651= A_EX.Out=>ALU.A                                       Premise(F606)
	S652= ALU.A=FU(base)                                        Path(S620,S651)
	S653= B_EX.Out=>ALU.B                                       Premise(F607)
	S654= ALU.B={16{offset[15]},offset}                         Path(S623,S653)
	S655= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F608)
	S656= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S626,S655)
	S657= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F609)
	S658= ALU.Out=>ALUOut_MEM.In                                Premise(F610)
	S659= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F611)
	S660= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S626,S659)
	S661= FU.OutID1=>A_EX.In                                    Premise(F612)
	S662= A_MEM.Out=>A_WB.In                                    Premise(F613)
	S663= IMMEXT.Out=>B_EX.In                                   Premise(F614)
	S664= B_MEM.Out=>B_WB.In                                    Premise(F615)
	S665= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F616)
	S666= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F617)
	S667= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F618)
	S668= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F619)
	S669= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F620)
	S670= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F621)
	S671= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F622)
	S672= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F623)
	S673= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F624)
	S674= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F625)
	S675= FU.Bub_ID=>CU_ID.Bub                                  Premise(F626)
	S676= FU.Halt_ID=>CU_ID.Halt                                Premise(F627)
	S677= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F628)
	S678= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F629)
	S679= FU.Bub_IF=>CU_IF.Bub                                  Premise(F630)
	S680= FU.Halt_IF=>CU_IF.Halt                                Premise(F631)
	S681= ICache.Hit=>CU_IF.ICacheHit                           Premise(F632)
	S682= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F633)
	S683= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F634)
	S684= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F635)
	S685= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F636)
	S686= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F637)
	S687= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F638)
	S688= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F639)
	S689= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F640)
	S690= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F641)
	S691= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F642)
	S692= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F643)
	S693= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F644)
	S694= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F645)
	S695= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F646)
	S696= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F647)
	S697= ALUOut_MEM.Out=>DCache.IEA                            Premise(F648)
	S698= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S626,S697)
	S699= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S698)
	S700= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S701= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S702= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S703= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S699,S685)
	S704= DR_DMMU2.Out=>DCache.In                               Premise(F649)
	S705= DR_MEM.Out=>DCache.In                                 Premise(F650)
	S706= DCache.In=base                                        Path(S629,S705)
	S707= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F651)
	S708= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S626,S707)
	S709= CP0.ASID=>DMMU.PID                                    Premise(F652)
	S710= DMMU.PID=pid                                          Path(S632,S709)
	S711= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}      DMMU-Search(S710,S708)
	S712= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S711,S693)
	S713= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S710,S708)
	S714= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S713,S686)
	S715= DAddrReg_DMMU2.Out=>DMem.WAddr                        Premise(F653)
	S716= DR_DMMU2.Out=>DMem.WData                              Premise(F654)
	S717= DCache.Out=>DR_DMMU1.In                               Premise(F655)
	S718= DR_MEM.Out=>DR_DMMU1.In                               Premise(F656)
	S719= DR_DMMU1.In=base                                      Path(S629,S718)
	S720= DR_DMMU1.Out=>DR_DMMU2.In                             Premise(F657)
	S721= MemDataSelS.Out=>DR_MEM.In                            Premise(F658)
	S722= DCache.Out=>DR_WB.In                                  Premise(F659)
	S723= DCache.Hit=>FU.DCacheHit                              Premise(F660)
	S724= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S699,S723)
	S725= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F661)
	S726= ICache.Hit=>FU.ICacheHit                              Premise(F662)
	S727= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F663)
	S728= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F664)
	S729= IR_EX.Out=>FU.IR_EX                                   Premise(F665)
	S730= FU.IR_EX={43,rS,rT,offset}                            Path(S633,S729)
	S731= IR_ID.Out=>FU.IR_ID                                   Premise(F666)
	S732= FU.IR_ID={43,rS,rT,offset}                            Path(S638,S731)
	S733= IR_MEM.Out=>FU.IR_MEM                                 Premise(F667)
	S734= FU.IR_MEM={43,rS,rT,offset}                           Path(S643,S733)
	S735= IR_WB.Out=>FU.IR_WB                                   Premise(F668)
	S736= GPR.Rdata1=>FU.InID1                                  Premise(F669)
	S737= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F670)
	S738= FU.InID1_RReg=rS                                      Path(S640,S737)
	S739= FU.InMEM_WReg=5'b00000                                Premise(F671)
	S740= IR_ID.Out25_21=>GPR.RReg1                             Premise(F672)
	S741= GPR.RReg1=rS                                          Path(S640,S740)
	S742= GPR.Rdata1=base                                       GPR-Read(S741,S609)
	S743= FU.InID1=base                                         Path(S742,S736)
	S744= FU.OutID1=FU(base)                                    FU-Forward(S743)
	S745= A_EX.In=FU(base)                                      Path(S744,S661)
	S746= IR_EX.Out25_21=>GPR.RReg2                             Premise(F673)
	S747= GPR.RReg2=rS                                          Path(S635,S746)
	S748= GPR.Rdata2=base                                       GPR-Read(S747,S609)
	S749= IMMU.Addr=>IAddrReg.In                                Premise(F674)
	S750= PC.Out=>ICache.IEA                                    Premise(F675)
	S751= ICache.IEA=addr+4                                     Path(S650,S750)
	S752= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S751)
	S753= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S752,S681)
	S754= FU.ICacheHit=ICacheHit(addr+4)                        Path(S752,S726)
	S755= ICache.Out=>ICacheReg.In                              Premise(F676)
	S756= IR_ID.Out15_0=>IMMEXT.In                              Premise(F677)
	S757= IMMEXT.In=offset                                      Path(S642,S756)
	S758= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S757)
	S759= B_EX.In={16{offset[15]},offset}                       Path(S758,S663)
	S760= PC.Out=>IMMU.IEA                                      Premise(F678)
	S761= IMMU.IEA=addr+4                                       Path(S650,S760)
	S762= CP0.ASID=>IMMU.PID                                    Premise(F679)
	S763= IMMU.PID=pid                                          Path(S632,S762)
	S764= IMMU.Addr={pid,addr+4}                                IMMU-Search(S763,S761)
	S765= IAddrReg.In={pid,addr+4}                              Path(S764,S749)
	S766= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S763,S761)
	S767= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S766,S682)
	S768= IR_MEM.Out=>IR_DMMU1.In                               Premise(F680)
	S769= IR_DMMU1.In={43,rS,rT,offset}                         Path(S643,S768)
	S770= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F681)
	S771= IR_ID.Out=>IR_EX.In                                   Premise(F682)
	S772= IR_EX.In={43,rS,rT,offset}                            Path(S638,S771)
	S773= ICache.Out=>IR_ID.In                                  Premise(F683)
	S774= ICache.Out=>IR_IMMU.In                                Premise(F684)
	S775= IR_EX.Out=>IR_MEM.In                                  Premise(F685)
	S776= IR_MEM.In={43,rS,rT,offset}                           Path(S633,S775)
	S777= IR_DMMU2.Out=>IR_WB.In                                Premise(F686)
	S778= IR_MEM.Out=>IR_WB.In                                  Premise(F687)
	S779= IR_WB.In={43,rS,rT,offset}                            Path(S643,S778)
	S780= ALU.Out1_0=>MemDataSelS.Addr                          Premise(F688)
	S781= GPR.Rdata2=>MemDataSelS.In                            Premise(F689)
	S782= MemDataSelS.In=base                                   Path(S748,S781)
	S783= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F690)
	S784= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F691)
	S785= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F692)
	S786= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F693)
	S787= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F694)
	S788= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F695)
	S789= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F696)
	S790= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F697)
	S791= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F698)
	S792= CU_EX.IRFunc1=rT                                      Path(S636,S791)
	S793= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F699)
	S794= CU_EX.IRFunc2=rS                                      Path(S635,S793)
	S795= IR_EX.Out31_26=>CU_EX.Op                              Premise(F700)
	S796= CU_EX.Op=43                                           Path(S634,S795)
	S797= CU_EX.Func=alu_add                                    CU_EX(S796)
	S798= CU_EX.MemDataSelFunc=mds_lha                          CU_EX(S796)
	S799= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F701)
	S800= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F702)
	S801= CU_ID.IRFunc1=rT                                      Path(S641,S800)
	S802= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F703)
	S803= CU_ID.IRFunc2=rS                                      Path(S640,S802)
	S804= IR_ID.Out31_26=>CU_ID.Op                              Premise(F704)
	S805= CU_ID.Op=43                                           Path(S639,S804)
	S806= CU_ID.Func=alu_add                                    CU_ID(S805)
	S807= CU_ID.MemDataSelFunc=mds_lha                          CU_ID(S805)
	S808= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F705)
	S809= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F706)
	S810= CU_MEM.IRFunc1=rT                                     Path(S646,S809)
	S811= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F707)
	S812= CU_MEM.IRFunc2=rS                                     Path(S645,S811)
	S813= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F708)
	S814= CU_MEM.Op=43                                          Path(S644,S813)
	S815= CU_MEM.Func=alu_add                                   CU_MEM(S814)
	S816= CU_MEM.MemDataSelFunc=mds_lha                         CU_MEM(S814)
	S817= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F709)
	S818= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F710)
	S819= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F711)
	S820= IR_WB.Out31_26=>CU_WB.Op                              Premise(F712)
	S821= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F713)
	S822= CtrlA_EX=0                                            Premise(F714)
	S823= [A_EX]=FU(base)                                       A_EX-Hold(S562,S822)
	S824= CtrlB_EX=0                                            Premise(F715)
	S825= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S564,S824)
	S826= CtrlALUOut_MEM=0                                      Premise(F716)
	S827= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S566,S826)
	S828= CtrlALUOut_DMMU1=1                                    Premise(F717)
	S829= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Write(S656,S828)
	S830= CtrlALUOut_DMMU2=0                                    Premise(F718)
	S831= CtrlALUOut_WB=1                                       Premise(F719)
	S832= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Write(S660,S831)
	S833= CtrlA_MEM=0                                           Premise(F720)
	S834= CtrlA_WB=1                                            Premise(F721)
	S835= CtrlB_MEM=0                                           Premise(F722)
	S836= CtrlB_WB=1                                            Premise(F723)
	S837= CtrlICache=0                                          Premise(F724)
	S838= ICache[addr]={43,rS,rT,offset}                        ICache-Hold(S575,S837)
	S839= CtrlIMMU=0                                            Premise(F725)
	S840= CtrlDCache=1                                          Premise(F726)
	S841= DCache[FU(base)+{16{offset[15]},offset}]=base         DCache-Write(S698,S706,S840)
	S842= CtrlDMMU=0                                            Premise(F727)
	S843= CtrlDAddrReg_DMMU1=1                                  Premise(F728)
	S844= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Write(S712,S843)
	S845= CtrlDAddrReg_DMMU2=0                                  Premise(F729)
	S846= CtrlDAddrReg_MEM=0                                    Premise(F730)
	S847= CtrlDAddrReg_WB=1                                     Premise(F731)
	S848= CtrlDR_DMMU2=0                                        Premise(F732)
	S849= CtrlDR_MEM=0                                          Premise(F733)
	S850= [DR_MEM]=base                                         DR_MEM-Hold(S588,S849)
	S851= CtrlASIDIn=0                                          Premise(F734)
	S852= CtrlCP0=0                                             Premise(F735)
	S853= CP0[ASID]=pid                                         CP0-Hold(S591,S852)
	S854= CtrlEPCIn=0                                           Premise(F736)
	S855= CtrlExCodeIn=0                                        Premise(F737)
	S856= CtrlDMem=0                                            Premise(F738)
	S857= CtrlDMem8Word=0                                       Premise(F739)
	S858= CtrlDR_DMMU1=1                                        Premise(F740)
	S859= [DR_DMMU1]=base                                       DR_DMMU1-Write(S719,S858)
	S860= CtrlDR_WB=1                                           Premise(F741)
	S861= CtrlIR_DMMU1=1                                        Premise(F742)
	S862= [IR_DMMU1]={43,rS,rT,offset}                          IR_DMMU1-Write(S769,S861)
	S863= CtrlIR_DMMU2=0                                        Premise(F743)
	S864= CtrlIR_EX=0                                           Premise(F744)
	S865= [IR_EX]={43,rS,rT,offset}                             IR_EX-Hold(S601,S864)
	S866= CtrlIR_ID=0                                           Premise(F745)
	S867= [IR_ID]={43,rS,rT,offset}                             IR_ID-Hold(S603,S866)
	S868= CtrlIR_IMMU=0                                         Premise(F746)
	S869= CtrlIR_MEM=0                                          Premise(F747)
	S870= [IR_MEM]={43,rS,rT,offset}                            IR_MEM-Hold(S606,S869)
	S871= CtrlIR_WB=1                                           Premise(F748)
	S872= [IR_WB]={43,rS,rT,offset}                             IR_WB-Write(S779,S871)
	S873= CtrlGPR=0                                             Premise(F749)
	S874= GPR[rS]=base                                          GPR-Hold(S609,S873)
	S875= GPR[rT]=a                                             GPR-Hold(S610,S873)
	S876= CtrlIAddrReg=0                                        Premise(F750)
	S877= CtrlPC=0                                              Premise(F751)
	S878= CtrlPCInc=0                                           Premise(F752)
	S879= PC[CIA]=addr                                          PC-Hold(S614,S878)
	S880= PC[Out]=addr+4                                        PC-Hold(S615,S877,S878)
	S881= CtrlIMem=0                                            Premise(F753)
	S882= IMem[{pid,addr}]={43,rS,rT,offset}                    IMem-Hold(S617,S881)
	S883= CtrlICacheReg=0                                       Premise(F754)
	S884= CtrlIRMux=0                                           Premise(F755)

DMMU1	S885= A_EX.Out=FU(base)                                     A_EX-Out(S823)
	S886= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S823)
	S887= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S823)
	S888= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S825)
	S889= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S825)
	S890= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S825)
	S891= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S827)
	S892= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S827)
	S893= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S827)
	S894= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S829)
	S895= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S829)
	S896= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S829)
	S897= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}        ALUOut_WB-Out(S832)
	S898= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S832)
	S899= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S832)
	S900= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S901= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S902= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S903= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S844)
	S904= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S844)
	S905= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S844)
	S906= DR_MEM.Out=base                                       DR_MEM-Out(S850)
	S907= DR_MEM.Out1_0={base}[1:0]                             DR_MEM-Out(S850)
	S908= DR_MEM.Out4_0={base}[4:0]                             DR_MEM-Out(S850)
	S909= CP0.ASID=pid                                          CP0-Read-ASID(S853)
	S910= DR_DMMU1.Out=base                                     DR_DMMU1-Out(S859)
	S911= DR_DMMU1.Out1_0={base}[1:0]                           DR_DMMU1-Out(S859)
	S912= DR_DMMU1.Out4_0={base}[4:0]                           DR_DMMU1-Out(S859)
	S913= IR_DMMU1.Out={43,rS,rT,offset}                        IR_DMMU1-Out(S862)
	S914= IR_DMMU1.Out31_26=43                                  IR_DMMU1-Out(S862)
	S915= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S862)
	S916= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S862)
	S917= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S862)
	S918= IR_EX.Out={43,rS,rT,offset}                           IR_EX-Out(S865)
	S919= IR_EX.Out31_26=43                                     IR_EX-Out(S865)
	S920= IR_EX.Out25_21=rS                                     IR_EX-Out(S865)
	S921= IR_EX.Out20_16=rT                                     IR_EX-Out(S865)
	S922= IR_EX.Out15_0=offset                                  IR_EX-Out(S865)
	S923= IR_ID.Out={43,rS,rT,offset}                           IR-Out(S867)
	S924= IR_ID.Out31_26=43                                     IR-Out(S867)
	S925= IR_ID.Out25_21=rS                                     IR-Out(S867)
	S926= IR_ID.Out20_16=rT                                     IR-Out(S867)
	S927= IR_ID.Out15_0=offset                                  IR-Out(S867)
	S928= IR_MEM.Out={43,rS,rT,offset}                          IR_MEM-Out(S870)
	S929= IR_MEM.Out31_26=43                                    IR_MEM-Out(S870)
	S930= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S870)
	S931= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S870)
	S932= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S870)
	S933= IR_WB.Out={43,rS,rT,offset}                           IR-Out(S872)
	S934= IR_WB.Out31_26=43                                     IR-Out(S872)
	S935= IR_WB.Out25_21=rS                                     IR-Out(S872)
	S936= IR_WB.Out20_16=rT                                     IR-Out(S872)
	S937= IR_WB.Out15_0=offset                                  IR-Out(S872)
	S938= PC.CIA=addr                                           PC-Out(S879)
	S939= PC.CIA31_28=addr[31:28]                               PC-Out(S879)
	S940= PC.Out=addr+4                                         PC-Out(S880)
	S941= A_EX.Out=>ALU.A                                       Premise(F756)
	S942= ALU.A=FU(base)                                        Path(S885,S941)
	S943= B_EX.Out=>ALU.B                                       Premise(F757)
	S944= ALU.B={16{offset[15]},offset}                         Path(S888,S943)
	S945= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F758)
	S946= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S891,S945)
	S947= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F759)
	S948= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}      Path(S894,S947)
	S949= ALU.Out=>ALUOut_MEM.In                                Premise(F760)
	S950= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F761)
	S951= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S891,S950)
	S952= FU.OutID1=>A_EX.In                                    Premise(F762)
	S953= A_MEM.Out=>A_WB.In                                    Premise(F763)
	S954= IMMEXT.Out=>B_EX.In                                   Premise(F764)
	S955= B_MEM.Out=>B_WB.In                                    Premise(F765)
	S956= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F766)
	S957= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F767)
	S958= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F768)
	S959= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F769)
	S960= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F770)
	S961= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F771)
	S962= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F772)
	S963= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F773)
	S964= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F774)
	S965= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F775)
	S966= FU.Bub_ID=>CU_ID.Bub                                  Premise(F776)
	S967= FU.Halt_ID=>CU_ID.Halt                                Premise(F777)
	S968= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F778)
	S969= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F779)
	S970= FU.Bub_IF=>CU_IF.Bub                                  Premise(F780)
	S971= FU.Halt_IF=>CU_IF.Halt                                Premise(F781)
	S972= ICache.Hit=>CU_IF.ICacheHit                           Premise(F782)
	S973= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F783)
	S974= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F784)
	S975= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F785)
	S976= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F786)
	S977= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F787)
	S978= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F788)
	S979= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F789)
	S980= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F790)
	S981= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F791)
	S982= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F792)
	S983= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F793)
	S984= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F794)
	S985= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F795)
	S986= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S903,S985)
	S987= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F796)
	S988= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F797)
	S989= ALUOut_MEM.Out=>DCache.IEA                            Premise(F798)
	S990= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S891,S989)
	S991= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S990)
	S992= DCache.Out=base                                       DCache-Search(S990,S841)
	S993= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S991,S976)
	S994= DR_DMMU2.Out=>DCache.In                               Premise(F799)
	S995= DR_MEM.Out=>DCache.In                                 Premise(F800)
	S996= DCache.In=base                                        Path(S906,S995)
	S997= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F801)
	S998= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S891,S997)
	S999= CP0.ASID=>DMMU.PID                                    Premise(F802)
	S1000= DMMU.PID=pid                                         Path(S909,S999)
	S1001= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1000,S998)
	S1002= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1001,S984)
	S1003= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1000,S998)
	S1004= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1003,S977)
	S1005= DAddrReg_DMMU2.Out=>DMem.WAddr                       Premise(F803)
	S1006= DR_DMMU2.Out=>DMem.WData                             Premise(F804)
	S1007= DCache.Out=>DR_DMMU1.In                              Premise(F805)
	S1008= DR_DMMU1.In=base                                     Path(S992,S1007)
	S1009= DR_MEM.Out=>DR_DMMU1.In                              Premise(F806)
	S1010= DR_DMMU1.Out=>DR_DMMU2.In                            Premise(F807)
	S1011= DR_DMMU2.In=base                                     Path(S910,S1010)
	S1012= MemDataSelS.Out=>DR_MEM.In                           Premise(F808)
	S1013= DCache.Out=>DR_WB.In                                 Premise(F809)
	S1014= DR_WB.In=base                                        Path(S992,S1013)
	S1015= DCache.Hit=>FU.DCacheHit                             Premise(F810)
	S1016= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S991,S1015)
	S1017= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F811)
	S1018= ICache.Hit=>FU.ICacheHit                             Premise(F812)
	S1019= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F813)
	S1020= FU.IR_DMMU1={43,rS,rT,offset}                        Path(S913,S1019)
	S1021= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F814)
	S1022= IR_EX.Out=>FU.IR_EX                                  Premise(F815)
	S1023= FU.IR_EX={43,rS,rT,offset}                           Path(S918,S1022)
	S1024= IR_ID.Out=>FU.IR_ID                                  Premise(F816)
	S1025= FU.IR_ID={43,rS,rT,offset}                           Path(S923,S1024)
	S1026= IR_MEM.Out=>FU.IR_MEM                                Premise(F817)
	S1027= FU.IR_MEM={43,rS,rT,offset}                          Path(S928,S1026)
	S1028= IR_WB.Out=>FU.IR_WB                                  Premise(F818)
	S1029= FU.IR_WB={43,rS,rT,offset}                           Path(S933,S1028)
	S1030= FU.InDMMU1_WReg=5'b00000                             Premise(F819)
	S1031= GPR.Rdata1=>FU.InID1                                 Premise(F820)
	S1032= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F821)
	S1033= FU.InID1_RReg=rS                                     Path(S925,S1032)
	S1034= IR_ID.Out25_21=>GPR.RReg1                            Premise(F822)
	S1035= GPR.RReg1=rS                                         Path(S925,S1034)
	S1036= GPR.Rdata1=base                                      GPR-Read(S1035,S874)
	S1037= FU.InID1=base                                        Path(S1036,S1031)
	S1038= FU.OutID1=FU(base)                                   FU-Forward(S1037)
	S1039= A_EX.In=FU(base)                                     Path(S1038,S952)
	S1040= IR_EX.Out25_21=>GPR.RReg2                            Premise(F823)
	S1041= GPR.RReg2=rS                                         Path(S920,S1040)
	S1042= GPR.Rdata2=base                                      GPR-Read(S1041,S874)
	S1043= IMMU.Addr=>IAddrReg.In                               Premise(F824)
	S1044= PC.Out=>ICache.IEA                                   Premise(F825)
	S1045= ICache.IEA=addr+4                                    Path(S940,S1044)
	S1046= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1045)
	S1047= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1046,S972)
	S1048= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1046,S1018)
	S1049= ICache.Out=>ICacheReg.In                             Premise(F826)
	S1050= IR_ID.Out15_0=>IMMEXT.In                             Premise(F827)
	S1051= IMMEXT.In=offset                                     Path(S927,S1050)
	S1052= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1051)
	S1053= B_EX.In={16{offset[15]},offset}                      Path(S1052,S954)
	S1054= PC.Out=>IMMU.IEA                                     Premise(F828)
	S1055= IMMU.IEA=addr+4                                      Path(S940,S1054)
	S1056= CP0.ASID=>IMMU.PID                                   Premise(F829)
	S1057= IMMU.PID=pid                                         Path(S909,S1056)
	S1058= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1057,S1055)
	S1059= IAddrReg.In={pid,addr+4}                             Path(S1058,S1043)
	S1060= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1057,S1055)
	S1061= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1060,S973)
	S1062= IR_MEM.Out=>IR_DMMU1.In                              Premise(F830)
	S1063= IR_DMMU1.In={43,rS,rT,offset}                        Path(S928,S1062)
	S1064= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F831)
	S1065= IR_DMMU2.In={43,rS,rT,offset}                        Path(S913,S1064)
	S1066= IR_ID.Out=>IR_EX.In                                  Premise(F832)
	S1067= IR_EX.In={43,rS,rT,offset}                           Path(S923,S1066)
	S1068= ICache.Out=>IR_ID.In                                 Premise(F833)
	S1069= ICache.Out=>IR_IMMU.In                               Premise(F834)
	S1070= IR_EX.Out=>IR_MEM.In                                 Premise(F835)
	S1071= IR_MEM.In={43,rS,rT,offset}                          Path(S918,S1070)
	S1072= IR_DMMU2.Out=>IR_WB.In                               Premise(F836)
	S1073= IR_MEM.Out=>IR_WB.In                                 Premise(F837)
	S1074= IR_WB.In={43,rS,rT,offset}                           Path(S928,S1073)
	S1075= ALU.Out1_0=>MemDataSelS.Addr                         Premise(F838)
	S1076= GPR.Rdata2=>MemDataSelS.In                           Premise(F839)
	S1077= MemDataSelS.In=base                                  Path(S1042,S1076)
	S1078= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F840)
	S1079= CU_DMMU1.IRFunc1=rT                                  Path(S916,S1078)
	S1080= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F841)
	S1081= CU_DMMU1.IRFunc2=rS                                  Path(S915,S1080)
	S1082= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F842)
	S1083= CU_DMMU1.Op=43                                       Path(S914,S1082)
	S1084= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1083)
	S1085= CU_DMMU1.MemDataSelFunc=mds_lha                      CU_DMMU1(S1083)
	S1086= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F843)
	S1087= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F844)
	S1088= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F845)
	S1089= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F846)
	S1090= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F847)
	S1091= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F848)
	S1092= CU_EX.IRFunc1=rT                                     Path(S921,S1091)
	S1093= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F849)
	S1094= CU_EX.IRFunc2=rS                                     Path(S920,S1093)
	S1095= IR_EX.Out31_26=>CU_EX.Op                             Premise(F850)
	S1096= CU_EX.Op=43                                          Path(S919,S1095)
	S1097= CU_EX.Func=alu_add                                   CU_EX(S1096)
	S1098= CU_EX.MemDataSelFunc=mds_lha                         CU_EX(S1096)
	S1099= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F851)
	S1100= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F852)
	S1101= CU_ID.IRFunc1=rT                                     Path(S926,S1100)
	S1102= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F853)
	S1103= CU_ID.IRFunc2=rS                                     Path(S925,S1102)
	S1104= IR_ID.Out31_26=>CU_ID.Op                             Premise(F854)
	S1105= CU_ID.Op=43                                          Path(S924,S1104)
	S1106= CU_ID.Func=alu_add                                   CU_ID(S1105)
	S1107= CU_ID.MemDataSelFunc=mds_lha                         CU_ID(S1105)
	S1108= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F855)
	S1109= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F856)
	S1110= CU_MEM.IRFunc1=rT                                    Path(S931,S1109)
	S1111= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F857)
	S1112= CU_MEM.IRFunc2=rS                                    Path(S930,S1111)
	S1113= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F858)
	S1114= CU_MEM.Op=43                                         Path(S929,S1113)
	S1115= CU_MEM.Func=alu_add                                  CU_MEM(S1114)
	S1116= CU_MEM.MemDataSelFunc=mds_lha                        CU_MEM(S1114)
	S1117= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F859)
	S1118= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F860)
	S1119= CU_WB.IRFunc1=rT                                     Path(S936,S1118)
	S1120= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F861)
	S1121= CU_WB.IRFunc2=rS                                     Path(S935,S1120)
	S1122= IR_WB.Out31_26=>CU_WB.Op                             Premise(F862)
	S1123= CU_WB.Op=43                                          Path(S934,S1122)
	S1124= CU_WB.Func=alu_add                                   CU_WB(S1123)
	S1125= CU_WB.MemDataSelFunc=mds_lha                         CU_WB(S1123)
	S1126= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F863)
	S1127= CtrlA_EX=0                                           Premise(F864)
	S1128= [A_EX]=FU(base)                                      A_EX-Hold(S823,S1127)
	S1129= CtrlB_EX=0                                           Premise(F865)
	S1130= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S825,S1129)
	S1131= CtrlALUOut_MEM=0                                     Premise(F866)
	S1132= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S827,S1131)
	S1133= CtrlALUOut_DMMU1=0                                   Premise(F867)
	S1134= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S829,S1133)
	S1135= CtrlALUOut_DMMU2=1                                   Premise(F868)
	S1136= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Write(S948,S1135)
	S1137= CtrlALUOut_WB=0                                      Premise(F869)
	S1138= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S832,S1137)
	S1139= CtrlA_MEM=0                                          Premise(F870)
	S1140= CtrlA_WB=0                                           Premise(F871)
	S1141= CtrlB_MEM=0                                          Premise(F872)
	S1142= CtrlB_WB=0                                           Premise(F873)
	S1143= CtrlICache=0                                         Premise(F874)
	S1144= ICache[addr]={43,rS,rT,offset}                       ICache-Hold(S838,S1143)
	S1145= CtrlIMMU=0                                           Premise(F875)
	S1146= CtrlDCache=0                                         Premise(F876)
	S1147= DCache[FU(base)+{16{offset[15]},offset}]=base        DCache-Hold(S841,S1146)
	S1148= CtrlDMMU=0                                           Premise(F877)
	S1149= CtrlDAddrReg_DMMU1=0                                 Premise(F878)
	S1150= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S844,S1149)
	S1151= CtrlDAddrReg_DMMU2=1                                 Premise(F879)
	S1152= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Write(S986,S1151)
	S1153= CtrlDAddrReg_MEM=0                                   Premise(F880)
	S1154= CtrlDAddrReg_WB=0                                    Premise(F881)
	S1155= CtrlDR_DMMU2=1                                       Premise(F882)
	S1156= [DR_DMMU2]=base                                      DR_DMMU2-Write(S1011,S1155)
	S1157= CtrlDR_MEM=0                                         Premise(F883)
	S1158= [DR_MEM]=base                                        DR_MEM-Hold(S850,S1157)
	S1159= CtrlASIDIn=0                                         Premise(F884)
	S1160= CtrlCP0=0                                            Premise(F885)
	S1161= CP0[ASID]=pid                                        CP0-Hold(S853,S1160)
	S1162= CtrlEPCIn=0                                          Premise(F886)
	S1163= CtrlExCodeIn=0                                       Premise(F887)
	S1164= CtrlDMem=0                                           Premise(F888)
	S1165= CtrlDMem8Word=0                                      Premise(F889)
	S1166= CtrlDR_DMMU1=0                                       Premise(F890)
	S1167= [DR_DMMU1]=base                                      DR_DMMU1-Hold(S859,S1166)
	S1168= CtrlDR_WB=0                                          Premise(F891)
	S1169= CtrlIR_DMMU1=0                                       Premise(F892)
	S1170= [IR_DMMU1]={43,rS,rT,offset}                         IR_DMMU1-Hold(S862,S1169)
	S1171= CtrlIR_DMMU2=1                                       Premise(F893)
	S1172= [IR_DMMU2]={43,rS,rT,offset}                         IR_DMMU2-Write(S1065,S1171)
	S1173= CtrlIR_EX=0                                          Premise(F894)
	S1174= [IR_EX]={43,rS,rT,offset}                            IR_EX-Hold(S865,S1173)
	S1175= CtrlIR_ID=0                                          Premise(F895)
	S1176= [IR_ID]={43,rS,rT,offset}                            IR_ID-Hold(S867,S1175)
	S1177= CtrlIR_IMMU=0                                        Premise(F896)
	S1178= CtrlIR_MEM=0                                         Premise(F897)
	S1179= [IR_MEM]={43,rS,rT,offset}                           IR_MEM-Hold(S870,S1178)
	S1180= CtrlIR_WB=0                                          Premise(F898)
	S1181= [IR_WB]={43,rS,rT,offset}                            IR_WB-Hold(S872,S1180)
	S1182= CtrlGPR=0                                            Premise(F899)
	S1183= GPR[rS]=base                                         GPR-Hold(S874,S1182)
	S1184= GPR[rT]=a                                            GPR-Hold(S875,S1182)
	S1185= CtrlIAddrReg=0                                       Premise(F900)
	S1186= CtrlPC=0                                             Premise(F901)
	S1187= CtrlPCInc=0                                          Premise(F902)
	S1188= PC[CIA]=addr                                         PC-Hold(S879,S1187)
	S1189= PC[Out]=addr+4                                       PC-Hold(S880,S1186,S1187)
	S1190= CtrlIMem=0                                           Premise(F903)
	S1191= IMem[{pid,addr}]={43,rS,rT,offset}                   IMem-Hold(S882,S1190)
	S1192= CtrlICacheReg=0                                      Premise(F904)
	S1193= CtrlIRMux=0                                          Premise(F905)

DMMU2	S1194= A_EX.Out=FU(base)                                    A_EX-Out(S1128)
	S1195= A_EX.Out1_0={FU(base)}[1:0]                          A_EX-Out(S1128)
	S1196= A_EX.Out4_0={FU(base)}[4:0]                          A_EX-Out(S1128)
	S1197= B_EX.Out={16{offset[15]},offset}                     B_EX-Out(S1130)
	S1198= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]           B_EX-Out(S1130)
	S1199= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]           B_EX-Out(S1130)
	S1200= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}      ALUOut_MEM-Out(S1132)
	S1201= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S1132)
	S1202= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S1132)
	S1203= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU1-Out(S1134)
	S1204= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S1134)
	S1205= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S1134)
	S1206= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU2-Out(S1136)
	S1207= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S1136)
	S1208= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S1136)
	S1209= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}       ALUOut_WB-Out(S1138)
	S1210= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S1138)
	S1211= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S1138)
	S1212= DCache.RLineEA=DCacheRLineEA()                       DCache-WriteBack()
	S1213= DCache.RLineData=DCacheRLineData()                   DCache-WriteBack()
	S1214= DCache.RLineDirty=DCacheRLineDirty()                 DCache-WriteBack()
	S1215= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S1150)
	S1216= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S1150)
	S1217= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S1150)
	S1218= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S1152)
	S1219= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S1152)
	S1220= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S1152)
	S1221= DR_DMMU2.Out=base                                    DR_DMMU2-Out(S1156)
	S1222= DR_DMMU2.Out1_0={base}[1:0]                          DR_DMMU2-Out(S1156)
	S1223= DR_DMMU2.Out4_0={base}[4:0]                          DR_DMMU2-Out(S1156)
	S1224= DR_MEM.Out=base                                      DR_MEM-Out(S1158)
	S1225= DR_MEM.Out1_0={base}[1:0]                            DR_MEM-Out(S1158)
	S1226= DR_MEM.Out4_0={base}[4:0]                            DR_MEM-Out(S1158)
	S1227= CP0.ASID=pid                                         CP0-Read-ASID(S1161)
	S1228= DR_DMMU1.Out=base                                    DR_DMMU1-Out(S1167)
	S1229= DR_DMMU1.Out1_0={base}[1:0]                          DR_DMMU1-Out(S1167)
	S1230= DR_DMMU1.Out4_0={base}[4:0]                          DR_DMMU1-Out(S1167)
	S1231= IR_DMMU1.Out={43,rS,rT,offset}                       IR_DMMU1-Out(S1170)
	S1232= IR_DMMU1.Out31_26=43                                 IR_DMMU1-Out(S1170)
	S1233= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1170)
	S1234= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1170)
	S1235= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1170)
	S1236= IR_DMMU2.Out={43,rS,rT,offset}                       IR_DMMU2-Out(S1172)
	S1237= IR_DMMU2.Out31_26=43                                 IR_DMMU2-Out(S1172)
	S1238= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1172)
	S1239= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1172)
	S1240= IR_DMMU2.Out15_0=offset                              IR_DMMU2-Out(S1172)
	S1241= IR_EX.Out={43,rS,rT,offset}                          IR_EX-Out(S1174)
	S1242= IR_EX.Out31_26=43                                    IR_EX-Out(S1174)
	S1243= IR_EX.Out25_21=rS                                    IR_EX-Out(S1174)
	S1244= IR_EX.Out20_16=rT                                    IR_EX-Out(S1174)
	S1245= IR_EX.Out15_0=offset                                 IR_EX-Out(S1174)
	S1246= IR_ID.Out={43,rS,rT,offset}                          IR-Out(S1176)
	S1247= IR_ID.Out31_26=43                                    IR-Out(S1176)
	S1248= IR_ID.Out25_21=rS                                    IR-Out(S1176)
	S1249= IR_ID.Out20_16=rT                                    IR-Out(S1176)
	S1250= IR_ID.Out15_0=offset                                 IR-Out(S1176)
	S1251= IR_MEM.Out={43,rS,rT,offset}                         IR_MEM-Out(S1179)
	S1252= IR_MEM.Out31_26=43                                   IR_MEM-Out(S1179)
	S1253= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1179)
	S1254= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1179)
	S1255= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1179)
	S1256= IR_WB.Out={43,rS,rT,offset}                          IR-Out(S1181)
	S1257= IR_WB.Out31_26=43                                    IR-Out(S1181)
	S1258= IR_WB.Out25_21=rS                                    IR-Out(S1181)
	S1259= IR_WB.Out20_16=rT                                    IR-Out(S1181)
	S1260= IR_WB.Out15_0=offset                                 IR-Out(S1181)
	S1261= PC.CIA=addr                                          PC-Out(S1188)
	S1262= PC.CIA31_28=addr[31:28]                              PC-Out(S1188)
	S1263= PC.Out=addr+4                                        PC-Out(S1189)
	S1264= A_EX.Out=>ALU.A                                      Premise(F906)
	S1265= ALU.A=FU(base)                                       Path(S1194,S1264)
	S1266= B_EX.Out=>ALU.B                                      Premise(F907)
	S1267= ALU.B={16{offset[15]},offset}                        Path(S1197,S1266)
	S1268= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F908)
	S1269= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}     Path(S1200,S1268)
	S1270= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F909)
	S1271= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}     Path(S1203,S1270)
	S1272= ALU.Out=>ALUOut_MEM.In                               Premise(F910)
	S1273= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F911)
	S1274= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}        Path(S1200,S1273)
	S1275= FU.OutID1=>A_EX.In                                   Premise(F912)
	S1276= A_MEM.Out=>A_WB.In                                   Premise(F913)
	S1277= IMMEXT.Out=>B_EX.In                                  Premise(F914)
	S1278= B_MEM.Out=>B_WB.In                                   Premise(F915)
	S1279= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F916)
	S1280= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F917)
	S1281= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F918)
	S1282= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F919)
	S1283= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F920)
	S1284= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F921)
	S1285= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F922)
	S1286= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F923)
	S1287= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F924)
	S1288= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F925)
	S1289= FU.Bub_ID=>CU_ID.Bub                                 Premise(F926)
	S1290= FU.Halt_ID=>CU_ID.Halt                               Premise(F927)
	S1291= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F928)
	S1292= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F929)
	S1293= FU.Bub_IF=>CU_IF.Bub                                 Premise(F930)
	S1294= FU.Halt_IF=>CU_IF.Halt                               Premise(F931)
	S1295= ICache.Hit=>CU_IF.ICacheHit                          Premise(F932)
	S1296= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F933)
	S1297= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F934)
	S1298= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F935)
	S1299= DCache.Hit=>CU_MEM.DCacheHit                         Premise(F936)
	S1300= DMMU.Hit=>CU_MEM.DMMUHit                             Premise(F937)
	S1301= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F938)
	S1302= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F939)
	S1303= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F940)
	S1304= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F941)
	S1305= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F942)
	S1306= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F943)
	S1307= DMMU.Addr=>DAddrReg_DMMU1.In                         Premise(F944)
	S1308= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                Premise(F945)
	S1309= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1215,S1308)
	S1310= DAddrReg_MEM.Out=>DAddrReg_WB.In                     Premise(F946)
	S1311= ALUOut_DMMU2.Out=>DCache.IEA                         Premise(F947)
	S1312= DCache.IEA=FU(base)+{16{offset[15]},offset}          Path(S1206,S1311)
	S1313= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S1312)
	S1314= DCache.Out=base                                      DCache-Search(S1312,S1147)
	S1315= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1313,S1299)
	S1316= ALUOut_MEM.Out=>DCache.IEA                           Premise(F948)
	S1317= DR_DMMU2.Out=>DCache.In                              Premise(F949)
	S1318= DCache.In=base                                       Path(S1221,S1317)
	S1319= DR_MEM.Out=>DCache.In                                Premise(F950)
	S1320= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F951)
	S1321= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S1200,S1320)
	S1322= CP0.ASID=>DMMU.PID                                   Premise(F952)
	S1323= DMMU.PID=pid                                         Path(S1227,S1322)
	S1324= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1323,S1321)
	S1325= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1324,S1307)
	S1326= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1323,S1321)
	S1327= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1326,S1300)
	S1328= DAddrReg_DMMU2.Out=>DMem.WAddr                       Premise(F953)
	S1329= DMem.WAddr={pid,FU(base)+{16{offset[15]},offset}}    Path(S1218,S1328)
	S1330= DR_DMMU2.Out=>DMem.WData                             Premise(F954)
	S1331= DMem.WData=base                                      Path(S1221,S1330)
	S1332= DCache.Out=>DR_DMMU1.In                              Premise(F955)
	S1333= DR_DMMU1.In=base                                     Path(S1314,S1332)
	S1334= DR_MEM.Out=>DR_DMMU1.In                              Premise(F956)
	S1335= DR_DMMU1.Out=>DR_DMMU2.In                            Premise(F957)
	S1336= DR_DMMU2.In=base                                     Path(S1228,S1335)
	S1337= MemDataSelS.Out=>DR_MEM.In                           Premise(F958)
	S1338= DCache.Out=>DR_WB.In                                 Premise(F959)
	S1339= DR_WB.In=base                                        Path(S1314,S1338)
	S1340= DCache.Hit=>FU.DCacheHit                             Premise(F960)
	S1341= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1313,S1340)
	S1342= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F961)
	S1343= ICache.Hit=>FU.ICacheHit                             Premise(F962)
	S1344= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F963)
	S1345= FU.IR_DMMU1={43,rS,rT,offset}                        Path(S1231,S1344)
	S1346= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F964)
	S1347= FU.IR_DMMU2={43,rS,rT,offset}                        Path(S1236,S1346)
	S1348= IR_EX.Out=>FU.IR_EX                                  Premise(F965)
	S1349= FU.IR_EX={43,rS,rT,offset}                           Path(S1241,S1348)
	S1350= IR_ID.Out=>FU.IR_ID                                  Premise(F966)
	S1351= FU.IR_ID={43,rS,rT,offset}                           Path(S1246,S1350)
	S1352= IR_MEM.Out=>FU.IR_MEM                                Premise(F967)
	S1353= FU.IR_MEM={43,rS,rT,offset}                          Path(S1251,S1352)
	S1354= IR_WB.Out=>FU.IR_WB                                  Premise(F968)
	S1355= FU.IR_WB={43,rS,rT,offset}                           Path(S1256,S1354)
	S1356= FU.InDMMU2_WReg=5'b00000                             Premise(F969)
	S1357= GPR.Rdata1=>FU.InID1                                 Premise(F970)
	S1358= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F971)
	S1359= FU.InID1_RReg=rS                                     Path(S1248,S1358)
	S1360= IR_ID.Out25_21=>GPR.RReg1                            Premise(F972)
	S1361= GPR.RReg1=rS                                         Path(S1248,S1360)
	S1362= GPR.Rdata1=base                                      GPR-Read(S1361,S1183)
	S1363= FU.InID1=base                                        Path(S1362,S1357)
	S1364= FU.OutID1=FU(base)                                   FU-Forward(S1363)
	S1365= A_EX.In=FU(base)                                     Path(S1364,S1275)
	S1366= IR_EX.Out25_21=>GPR.RReg2                            Premise(F973)
	S1367= GPR.RReg2=rS                                         Path(S1243,S1366)
	S1368= GPR.Rdata2=base                                      GPR-Read(S1367,S1183)
	S1369= IMMU.Addr=>IAddrReg.In                               Premise(F974)
	S1370= PC.Out=>ICache.IEA                                   Premise(F975)
	S1371= ICache.IEA=addr+4                                    Path(S1263,S1370)
	S1372= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1371)
	S1373= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1372,S1295)
	S1374= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1372,S1343)
	S1375= ICache.Out=>ICacheReg.In                             Premise(F976)
	S1376= IR_ID.Out15_0=>IMMEXT.In                             Premise(F977)
	S1377= IMMEXT.In=offset                                     Path(S1250,S1376)
	S1378= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1377)
	S1379= B_EX.In={16{offset[15]},offset}                      Path(S1378,S1277)
	S1380= PC.Out=>IMMU.IEA                                     Premise(F978)
	S1381= IMMU.IEA=addr+4                                      Path(S1263,S1380)
	S1382= CP0.ASID=>IMMU.PID                                   Premise(F979)
	S1383= IMMU.PID=pid                                         Path(S1227,S1382)
	S1384= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1383,S1381)
	S1385= IAddrReg.In={pid,addr+4}                             Path(S1384,S1369)
	S1386= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1383,S1381)
	S1387= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1386,S1296)
	S1388= IR_MEM.Out=>IR_DMMU1.In                              Premise(F980)
	S1389= IR_DMMU1.In={43,rS,rT,offset}                        Path(S1251,S1388)
	S1390= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F981)
	S1391= IR_DMMU2.In={43,rS,rT,offset}                        Path(S1231,S1390)
	S1392= IR_ID.Out=>IR_EX.In                                  Premise(F982)
	S1393= IR_EX.In={43,rS,rT,offset}                           Path(S1246,S1392)
	S1394= ICache.Out=>IR_ID.In                                 Premise(F983)
	S1395= ICache.Out=>IR_IMMU.In                               Premise(F984)
	S1396= IR_EX.Out=>IR_MEM.In                                 Premise(F985)
	S1397= IR_MEM.In={43,rS,rT,offset}                          Path(S1241,S1396)
	S1398= IR_DMMU2.Out=>IR_WB.In                               Premise(F986)
	S1399= IR_WB.In={43,rS,rT,offset}                           Path(S1236,S1398)
	S1400= IR_MEM.Out=>IR_WB.In                                 Premise(F987)
	S1401= ALU.Out1_0=>MemDataSelS.Addr                         Premise(F988)
	S1402= GPR.Rdata2=>MemDataSelS.In                           Premise(F989)
	S1403= MemDataSelS.In=base                                  Path(S1368,S1402)
	S1404= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F990)
	S1405= CU_DMMU1.IRFunc1=rT                                  Path(S1234,S1404)
	S1406= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F991)
	S1407= CU_DMMU1.IRFunc2=rS                                  Path(S1233,S1406)
	S1408= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F992)
	S1409= CU_DMMU1.Op=43                                       Path(S1232,S1408)
	S1410= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1409)
	S1411= CU_DMMU1.MemDataSelFunc=mds_lha                      CU_DMMU1(S1409)
	S1412= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F993)
	S1413= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F994)
	S1414= CU_DMMU2.IRFunc1=rT                                  Path(S1239,S1413)
	S1415= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F995)
	S1416= CU_DMMU2.IRFunc2=rS                                  Path(S1238,S1415)
	S1417= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F996)
	S1418= CU_DMMU2.Op=43                                       Path(S1237,S1417)
	S1419= CU_DMMU2.Func=alu_add                                CU_DMMU2(S1418)
	S1420= CU_DMMU2.MemDataSelFunc=mds_lha                      CU_DMMU2(S1418)
	S1421= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F997)
	S1422= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F998)
	S1423= CU_EX.IRFunc1=rT                                     Path(S1244,S1422)
	S1424= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F999)
	S1425= CU_EX.IRFunc2=rS                                     Path(S1243,S1424)
	S1426= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1000)
	S1427= CU_EX.Op=43                                          Path(S1242,S1426)
	S1428= CU_EX.Func=alu_add                                   CU_EX(S1427)
	S1429= CU_EX.MemDataSelFunc=mds_lha                         CU_EX(S1427)
	S1430= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1001)
	S1431= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1002)
	S1432= CU_ID.IRFunc1=rT                                     Path(S1249,S1431)
	S1433= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1003)
	S1434= CU_ID.IRFunc2=rS                                     Path(S1248,S1433)
	S1435= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1004)
	S1436= CU_ID.Op=43                                          Path(S1247,S1435)
	S1437= CU_ID.Func=alu_add                                   CU_ID(S1436)
	S1438= CU_ID.MemDataSelFunc=mds_lha                         CU_ID(S1436)
	S1439= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1005)
	S1440= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1006)
	S1441= CU_MEM.IRFunc1=rT                                    Path(S1254,S1440)
	S1442= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1007)
	S1443= CU_MEM.IRFunc2=rS                                    Path(S1253,S1442)
	S1444= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1008)
	S1445= CU_MEM.Op=43                                         Path(S1252,S1444)
	S1446= CU_MEM.Func=alu_add                                  CU_MEM(S1445)
	S1447= CU_MEM.MemDataSelFunc=mds_lha                        CU_MEM(S1445)
	S1448= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1009)
	S1449= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1010)
	S1450= CU_WB.IRFunc1=rT                                     Path(S1259,S1449)
	S1451= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1011)
	S1452= CU_WB.IRFunc2=rS                                     Path(S1258,S1451)
	S1453= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1012)
	S1454= CU_WB.Op=43                                          Path(S1257,S1453)
	S1455= CU_WB.Func=alu_add                                   CU_WB(S1454)
	S1456= CU_WB.MemDataSelFunc=mds_lha                         CU_WB(S1454)
	S1457= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1013)
	S1458= CtrlA_EX=0                                           Premise(F1014)
	S1459= [A_EX]=FU(base)                                      A_EX-Hold(S1128,S1458)
	S1460= CtrlB_EX=0                                           Premise(F1015)
	S1461= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1130,S1460)
	S1462= CtrlALUOut_MEM=0                                     Premise(F1016)
	S1463= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1132,S1462)
	S1464= CtrlALUOut_DMMU1=0                                   Premise(F1017)
	S1465= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1134,S1464)
	S1466= CtrlALUOut_DMMU2=0                                   Premise(F1018)
	S1467= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1136,S1466)
	S1468= CtrlALUOut_WB=0                                      Premise(F1019)
	S1469= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S1138,S1468)
	S1470= CtrlA_MEM=0                                          Premise(F1020)
	S1471= CtrlA_WB=0                                           Premise(F1021)
	S1472= CtrlB_MEM=0                                          Premise(F1022)
	S1473= CtrlB_WB=0                                           Premise(F1023)
	S1474= CtrlICache=0                                         Premise(F1024)
	S1475= ICache[addr]={43,rS,rT,offset}                       ICache-Hold(S1144,S1474)
	S1476= CtrlIMMU=0                                           Premise(F1025)
	S1477= CtrlDCache=0                                         Premise(F1026)
	S1478= DCache[FU(base)+{16{offset[15]},offset}]=base        DCache-Hold(S1147,S1477)
	S1479= CtrlDMMU=0                                           Premise(F1027)
	S1480= CtrlDAddrReg_DMMU1=0                                 Premise(F1028)
	S1481= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1150,S1480)
	S1482= CtrlDAddrReg_DMMU2=0                                 Premise(F1029)
	S1483= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1152,S1482)
	S1484= CtrlDAddrReg_MEM=0                                   Premise(F1030)
	S1485= CtrlDAddrReg_WB=0                                    Premise(F1031)
	S1486= CtrlDR_DMMU2=0                                       Premise(F1032)
	S1487= [DR_DMMU2]=base                                      DR_DMMU2-Hold(S1156,S1486)
	S1488= CtrlDR_MEM=0                                         Premise(F1033)
	S1489= [DR_MEM]=base                                        DR_MEM-Hold(S1158,S1488)
	S1490= CtrlASIDIn=0                                         Premise(F1034)
	S1491= CtrlCP0=0                                            Premise(F1035)
	S1492= CP0[ASID]=pid                                        CP0-Hold(S1161,S1491)
	S1493= CtrlEPCIn=0                                          Premise(F1036)
	S1494= CtrlExCodeIn=0                                       Premise(F1037)
	S1495= CtrlDMem=0                                           Premise(F1038)
	S1496= CtrlDMem8Word=0                                      Premise(F1039)
	S1497= CtrlDR_DMMU1=0                                       Premise(F1040)
	S1498= [DR_DMMU1]=base                                      DR_DMMU1-Hold(S1167,S1497)
	S1499= CtrlDR_WB=0                                          Premise(F1041)
	S1500= CtrlIR_DMMU1=0                                       Premise(F1042)
	S1501= [IR_DMMU1]={43,rS,rT,offset}                         IR_DMMU1-Hold(S1170,S1500)
	S1502= CtrlIR_DMMU2=0                                       Premise(F1043)
	S1503= [IR_DMMU2]={43,rS,rT,offset}                         IR_DMMU2-Hold(S1172,S1502)
	S1504= CtrlIR_EX=0                                          Premise(F1044)
	S1505= [IR_EX]={43,rS,rT,offset}                            IR_EX-Hold(S1174,S1504)
	S1506= CtrlIR_ID=0                                          Premise(F1045)
	S1507= [IR_ID]={43,rS,rT,offset}                            IR_ID-Hold(S1176,S1506)
	S1508= CtrlIR_IMMU=0                                        Premise(F1046)
	S1509= CtrlIR_MEM=0                                         Premise(F1047)
	S1510= [IR_MEM]={43,rS,rT,offset}                           IR_MEM-Hold(S1179,S1509)
	S1511= CtrlIR_WB=0                                          Premise(F1048)
	S1512= [IR_WB]={43,rS,rT,offset}                            IR_WB-Hold(S1181,S1511)
	S1513= CtrlGPR=0                                            Premise(F1049)
	S1514= GPR[rS]=base                                         GPR-Hold(S1183,S1513)
	S1515= GPR[rT]=a                                            GPR-Hold(S1184,S1513)
	S1516= CtrlIAddrReg=0                                       Premise(F1050)
	S1517= CtrlPC=0                                             Premise(F1051)
	S1518= CtrlPCInc=0                                          Premise(F1052)
	S1519= PC[CIA]=addr                                         PC-Hold(S1188,S1518)
	S1520= PC[Out]=addr+4                                       PC-Hold(S1189,S1517,S1518)
	S1521= CtrlIMem=0                                           Premise(F1053)
	S1522= IMem[{pid,addr}]={43,rS,rT,offset}                   IMem-Hold(S1191,S1521)
	S1523= CtrlICacheReg=0                                      Premise(F1054)
	S1524= CtrlIRMux=0                                          Premise(F1055)

WB	S1525= A_EX.Out=FU(base)                                    A_EX-Out(S1459)
	S1526= A_EX.Out1_0={FU(base)}[1:0]                          A_EX-Out(S1459)
	S1527= A_EX.Out4_0={FU(base)}[4:0]                          A_EX-Out(S1459)
	S1528= B_EX.Out={16{offset[15]},offset}                     B_EX-Out(S1461)
	S1529= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]           B_EX-Out(S1461)
	S1530= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]           B_EX-Out(S1461)
	S1531= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}      ALUOut_MEM-Out(S1463)
	S1532= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S1463)
	S1533= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S1463)
	S1534= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU1-Out(S1465)
	S1535= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S1465)
	S1536= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S1465)
	S1537= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU2-Out(S1467)
	S1538= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S1467)
	S1539= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S1467)
	S1540= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}       ALUOut_WB-Out(S1469)
	S1541= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S1469)
	S1542= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S1469)
	S1543= DCache.RLineEA=DCacheRLineEA()                       DCache-WriteBack()
	S1544= DCache.RLineData=DCacheRLineData()                   DCache-WriteBack()
	S1545= DCache.RLineDirty=DCacheRLineDirty()                 DCache-WriteBack()
	S1546= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S1481)
	S1547= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S1481)
	S1548= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S1481)
	S1549= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S1483)
	S1550= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S1483)
	S1551= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S1483)
	S1552= DR_DMMU2.Out=base                                    DR_DMMU2-Out(S1487)
	S1553= DR_DMMU2.Out1_0={base}[1:0]                          DR_DMMU2-Out(S1487)
	S1554= DR_DMMU2.Out4_0={base}[4:0]                          DR_DMMU2-Out(S1487)
	S1555= DR_MEM.Out=base                                      DR_MEM-Out(S1489)
	S1556= DR_MEM.Out1_0={base}[1:0]                            DR_MEM-Out(S1489)
	S1557= DR_MEM.Out4_0={base}[4:0]                            DR_MEM-Out(S1489)
	S1558= CP0.ASID=pid                                         CP0-Read-ASID(S1492)
	S1559= DR_DMMU1.Out=base                                    DR_DMMU1-Out(S1498)
	S1560= DR_DMMU1.Out1_0={base}[1:0]                          DR_DMMU1-Out(S1498)
	S1561= DR_DMMU1.Out4_0={base}[4:0]                          DR_DMMU1-Out(S1498)
	S1562= IR_DMMU1.Out={43,rS,rT,offset}                       IR_DMMU1-Out(S1501)
	S1563= IR_DMMU1.Out31_26=43                                 IR_DMMU1-Out(S1501)
	S1564= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1501)
	S1565= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1501)
	S1566= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1501)
	S1567= IR_DMMU2.Out={43,rS,rT,offset}                       IR_DMMU2-Out(S1503)
	S1568= IR_DMMU2.Out31_26=43                                 IR_DMMU2-Out(S1503)
	S1569= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1503)
	S1570= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1503)
	S1571= IR_DMMU2.Out15_0=offset                              IR_DMMU2-Out(S1503)
	S1572= IR_EX.Out={43,rS,rT,offset}                          IR_EX-Out(S1505)
	S1573= IR_EX.Out31_26=43                                    IR_EX-Out(S1505)
	S1574= IR_EX.Out25_21=rS                                    IR_EX-Out(S1505)
	S1575= IR_EX.Out20_16=rT                                    IR_EX-Out(S1505)
	S1576= IR_EX.Out15_0=offset                                 IR_EX-Out(S1505)
	S1577= IR_ID.Out={43,rS,rT,offset}                          IR-Out(S1507)
	S1578= IR_ID.Out31_26=43                                    IR-Out(S1507)
	S1579= IR_ID.Out25_21=rS                                    IR-Out(S1507)
	S1580= IR_ID.Out20_16=rT                                    IR-Out(S1507)
	S1581= IR_ID.Out15_0=offset                                 IR-Out(S1507)
	S1582= IR_MEM.Out={43,rS,rT,offset}                         IR_MEM-Out(S1510)
	S1583= IR_MEM.Out31_26=43                                   IR_MEM-Out(S1510)
	S1584= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1510)
	S1585= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1510)
	S1586= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1510)
	S1587= IR_WB.Out={43,rS,rT,offset}                          IR-Out(S1512)
	S1588= IR_WB.Out31_26=43                                    IR-Out(S1512)
	S1589= IR_WB.Out25_21=rS                                    IR-Out(S1512)
	S1590= IR_WB.Out20_16=rT                                    IR-Out(S1512)
	S1591= IR_WB.Out15_0=offset                                 IR-Out(S1512)
	S1592= PC.CIA=addr                                          PC-Out(S1519)
	S1593= PC.CIA31_28=addr[31:28]                              PC-Out(S1519)
	S1594= PC.Out=addr+4                                        PC-Out(S1520)
	S1595= A_EX.Out=>ALU.A                                      Premise(F1056)
	S1596= ALU.A=FU(base)                                       Path(S1525,S1595)
	S1597= B_EX.Out=>ALU.B                                      Premise(F1057)
	S1598= ALU.B={16{offset[15]},offset}                        Path(S1528,S1597)
	S1599= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F1058)
	S1600= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}     Path(S1531,S1599)
	S1601= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F1059)
	S1602= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}     Path(S1534,S1601)
	S1603= ALU.Out=>ALUOut_MEM.In                               Premise(F1060)
	S1604= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F1061)
	S1605= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}        Path(S1531,S1604)
	S1606= FU.OutID1=>A_EX.In                                   Premise(F1062)
	S1607= A_MEM.Out=>A_WB.In                                   Premise(F1063)
	S1608= IMMEXT.Out=>B_EX.In                                  Premise(F1064)
	S1609= B_MEM.Out=>B_WB.In                                   Premise(F1065)
	S1610= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F1066)
	S1611= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F1067)
	S1612= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F1068)
	S1613= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F1069)
	S1614= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F1070)
	S1615= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F1071)
	S1616= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F1072)
	S1617= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F1073)
	S1618= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1074)
	S1619= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1075)
	S1620= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1076)
	S1621= FU.Halt_ID=>CU_ID.Halt                               Premise(F1077)
	S1622= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1078)
	S1623= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1079)
	S1624= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1080)
	S1625= FU.Halt_IF=>CU_IF.Halt                               Premise(F1081)
	S1626= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1082)
	S1627= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1083)
	S1628= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1084)
	S1629= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1085)
	S1630= DCache.Hit=>CU_MEM.DCacheHit                         Premise(F1086)
	S1631= DMMU.Hit=>CU_MEM.DMMUHit                             Premise(F1087)
	S1632= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1088)
	S1633= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1089)
	S1634= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F1090)
	S1635= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1091)
	S1636= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F1092)
	S1637= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1093)
	S1638= DMMU.Addr=>DAddrReg_DMMU1.In                         Premise(F1094)
	S1639= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                Premise(F1095)
	S1640= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1546,S1639)
	S1641= DAddrReg_MEM.Out=>DAddrReg_WB.In                     Premise(F1096)
	S1642= ALUOut_DMMU2.Out=>DCache.IEA                         Premise(F1097)
	S1643= DCache.IEA=FU(base)+{16{offset[15]},offset}          Path(S1537,S1642)
	S1644= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S1643)
	S1645= DCache.Out=base                                      DCache-Search(S1643,S1478)
	S1646= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1644,S1630)
	S1647= ALUOut_MEM.Out=>DCache.IEA                           Premise(F1098)
	S1648= DR_DMMU2.Out=>DCache.In                              Premise(F1099)
	S1649= DCache.In=base                                       Path(S1552,S1648)
	S1650= DR_MEM.Out=>DCache.In                                Premise(F1100)
	S1651= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F1101)
	S1652= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S1531,S1651)
	S1653= CP0.ASID=>DMMU.PID                                   Premise(F1102)
	S1654= DMMU.PID=pid                                         Path(S1558,S1653)
	S1655= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1654,S1652)
	S1656= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1655,S1638)
	S1657= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1654,S1652)
	S1658= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1657,S1631)
	S1659= DAddrReg_DMMU2.Out=>DMem.WAddr                       Premise(F1103)
	S1660= DMem.WAddr={pid,FU(base)+{16{offset[15]},offset}}    Path(S1549,S1659)
	S1661= DR_DMMU2.Out=>DMem.WData                             Premise(F1104)
	S1662= DMem.WData=base                                      Path(S1552,S1661)
	S1663= DCache.Out=>DR_DMMU1.In                              Premise(F1105)
	S1664= DR_DMMU1.In=base                                     Path(S1645,S1663)
	S1665= DR_MEM.Out=>DR_DMMU1.In                              Premise(F1106)
	S1666= DR_DMMU1.Out=>DR_DMMU2.In                            Premise(F1107)
	S1667= DR_DMMU2.In=base                                     Path(S1559,S1666)
	S1668= MemDataSelS.Out=>DR_MEM.In                           Premise(F1108)
	S1669= DCache.Out=>DR_WB.In                                 Premise(F1109)
	S1670= DR_WB.In=base                                        Path(S1645,S1669)
	S1671= DCache.Hit=>FU.DCacheHit                             Premise(F1110)
	S1672= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1644,S1671)
	S1673= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1111)
	S1674= ICache.Hit=>FU.ICacheHit                             Premise(F1112)
	S1675= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1113)
	S1676= FU.IR_DMMU1={43,rS,rT,offset}                        Path(S1562,S1675)
	S1677= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1114)
	S1678= FU.IR_DMMU2={43,rS,rT,offset}                        Path(S1567,S1677)
	S1679= IR_EX.Out=>FU.IR_EX                                  Premise(F1115)
	S1680= FU.IR_EX={43,rS,rT,offset}                           Path(S1572,S1679)
	S1681= IR_ID.Out=>FU.IR_ID                                  Premise(F1116)
	S1682= FU.IR_ID={43,rS,rT,offset}                           Path(S1577,S1681)
	S1683= IR_MEM.Out=>FU.IR_MEM                                Premise(F1117)
	S1684= FU.IR_MEM={43,rS,rT,offset}                          Path(S1582,S1683)
	S1685= IR_WB.Out=>FU.IR_WB                                  Premise(F1118)
	S1686= FU.IR_WB={43,rS,rT,offset}                           Path(S1587,S1685)
	S1687= GPR.Rdata1=>FU.InID1                                 Premise(F1119)
	S1688= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1120)
	S1689= FU.InID1_RReg=rS                                     Path(S1579,S1688)
	S1690= FU.InWB_WReg=5'b00000                                Premise(F1121)
	S1691= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1122)
	S1692= GPR.RReg1=rS                                         Path(S1579,S1691)
	S1693= GPR.Rdata1=base                                      GPR-Read(S1692,S1514)
	S1694= FU.InID1=base                                        Path(S1693,S1687)
	S1695= FU.OutID1=FU(base)                                   FU-Forward(S1694)
	S1696= A_EX.In=FU(base)                                     Path(S1695,S1606)
	S1697= IR_EX.Out25_21=>GPR.RReg2                            Premise(F1123)
	S1698= GPR.RReg2=rS                                         Path(S1574,S1697)
	S1699= GPR.Rdata2=base                                      GPR-Read(S1698,S1514)
	S1700= IMMU.Addr=>IAddrReg.In                               Premise(F1124)
	S1701= PC.Out=>ICache.IEA                                   Premise(F1125)
	S1702= ICache.IEA=addr+4                                    Path(S1594,S1701)
	S1703= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1702)
	S1704= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1703,S1626)
	S1705= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1703,S1674)
	S1706= ICache.Out=>ICacheReg.In                             Premise(F1126)
	S1707= IR_ID.Out15_0=>IMMEXT.In                             Premise(F1127)
	S1708= IMMEXT.In=offset                                     Path(S1581,S1707)
	S1709= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1708)
	S1710= B_EX.In={16{offset[15]},offset}                      Path(S1709,S1608)
	S1711= PC.Out=>IMMU.IEA                                     Premise(F1128)
	S1712= IMMU.IEA=addr+4                                      Path(S1594,S1711)
	S1713= CP0.ASID=>IMMU.PID                                   Premise(F1129)
	S1714= IMMU.PID=pid                                         Path(S1558,S1713)
	S1715= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1714,S1712)
	S1716= IAddrReg.In={pid,addr+4}                             Path(S1715,S1700)
	S1717= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1714,S1712)
	S1718= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1717,S1627)
	S1719= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1130)
	S1720= IR_DMMU1.In={43,rS,rT,offset}                        Path(S1582,S1719)
	S1721= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1131)
	S1722= IR_DMMU2.In={43,rS,rT,offset}                        Path(S1562,S1721)
	S1723= IR_ID.Out=>IR_EX.In                                  Premise(F1132)
	S1724= IR_EX.In={43,rS,rT,offset}                           Path(S1577,S1723)
	S1725= ICache.Out=>IR_ID.In                                 Premise(F1133)
	S1726= ICache.Out=>IR_IMMU.In                               Premise(F1134)
	S1727= IR_EX.Out=>IR_MEM.In                                 Premise(F1135)
	S1728= IR_MEM.In={43,rS,rT,offset}                          Path(S1572,S1727)
	S1729= IR_DMMU2.Out=>IR_WB.In                               Premise(F1136)
	S1730= IR_WB.In={43,rS,rT,offset}                           Path(S1567,S1729)
	S1731= IR_MEM.Out=>IR_WB.In                                 Premise(F1137)
	S1732= ALU.Out1_0=>MemDataSelS.Addr                         Premise(F1138)
	S1733= GPR.Rdata2=>MemDataSelS.In                           Premise(F1139)
	S1734= MemDataSelS.In=base                                  Path(S1699,S1733)
	S1735= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1140)
	S1736= CU_DMMU1.IRFunc1=rT                                  Path(S1565,S1735)
	S1737= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1141)
	S1738= CU_DMMU1.IRFunc2=rS                                  Path(S1564,S1737)
	S1739= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1142)
	S1740= CU_DMMU1.Op=43                                       Path(S1563,S1739)
	S1741= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1740)
	S1742= CU_DMMU1.MemDataSelFunc=mds_lha                      CU_DMMU1(S1740)
	S1743= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1143)
	S1744= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1144)
	S1745= CU_DMMU2.IRFunc1=rT                                  Path(S1570,S1744)
	S1746= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1145)
	S1747= CU_DMMU2.IRFunc2=rS                                  Path(S1569,S1746)
	S1748= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1146)
	S1749= CU_DMMU2.Op=43                                       Path(S1568,S1748)
	S1750= CU_DMMU2.Func=alu_add                                CU_DMMU2(S1749)
	S1751= CU_DMMU2.MemDataSelFunc=mds_lha                      CU_DMMU2(S1749)
	S1752= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1147)
	S1753= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1148)
	S1754= CU_EX.IRFunc1=rT                                     Path(S1575,S1753)
	S1755= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1149)
	S1756= CU_EX.IRFunc2=rS                                     Path(S1574,S1755)
	S1757= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1150)
	S1758= CU_EX.Op=43                                          Path(S1573,S1757)
	S1759= CU_EX.Func=alu_add                                   CU_EX(S1758)
	S1760= CU_EX.MemDataSelFunc=mds_lha                         CU_EX(S1758)
	S1761= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1151)
	S1762= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1152)
	S1763= CU_ID.IRFunc1=rT                                     Path(S1580,S1762)
	S1764= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1153)
	S1765= CU_ID.IRFunc2=rS                                     Path(S1579,S1764)
	S1766= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1154)
	S1767= CU_ID.Op=43                                          Path(S1578,S1766)
	S1768= CU_ID.Func=alu_add                                   CU_ID(S1767)
	S1769= CU_ID.MemDataSelFunc=mds_lha                         CU_ID(S1767)
	S1770= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1155)
	S1771= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1156)
	S1772= CU_MEM.IRFunc1=rT                                    Path(S1585,S1771)
	S1773= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1157)
	S1774= CU_MEM.IRFunc2=rS                                    Path(S1584,S1773)
	S1775= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1158)
	S1776= CU_MEM.Op=43                                         Path(S1583,S1775)
	S1777= CU_MEM.Func=alu_add                                  CU_MEM(S1776)
	S1778= CU_MEM.MemDataSelFunc=mds_lha                        CU_MEM(S1776)
	S1779= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1159)
	S1780= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1160)
	S1781= CU_WB.IRFunc1=rT                                     Path(S1590,S1780)
	S1782= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1161)
	S1783= CU_WB.IRFunc2=rS                                     Path(S1589,S1782)
	S1784= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1162)
	S1785= CU_WB.Op=43                                          Path(S1588,S1784)
	S1786= CU_WB.Func=alu_add                                   CU_WB(S1785)
	S1787= CU_WB.MemDataSelFunc=mds_lha                         CU_WB(S1785)
	S1788= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1163)
	S1789= CtrlA_EX=0                                           Premise(F1164)
	S1790= [A_EX]=FU(base)                                      A_EX-Hold(S1459,S1789)
	S1791= CtrlB_EX=0                                           Premise(F1165)
	S1792= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1461,S1791)
	S1793= CtrlALUOut_MEM=0                                     Premise(F1166)
	S1794= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1463,S1793)
	S1795= CtrlALUOut_DMMU1=0                                   Premise(F1167)
	S1796= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1465,S1795)
	S1797= CtrlALUOut_DMMU2=0                                   Premise(F1168)
	S1798= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1467,S1797)
	S1799= CtrlALUOut_WB=0                                      Premise(F1169)
	S1800= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S1469,S1799)
	S1801= CtrlA_MEM=0                                          Premise(F1170)
	S1802= CtrlA_WB=0                                           Premise(F1171)
	S1803= CtrlB_MEM=0                                          Premise(F1172)
	S1804= CtrlB_WB=0                                           Premise(F1173)
	S1805= CtrlICache=0                                         Premise(F1174)
	S1806= ICache[addr]={43,rS,rT,offset}                       ICache-Hold(S1475,S1805)
	S1807= CtrlIMMU=0                                           Premise(F1175)
	S1808= CtrlDCache=0                                         Premise(F1176)
	S1809= DCache[FU(base)+{16{offset[15]},offset}]=base        DCache-Hold(S1478,S1808)
	S1810= CtrlDMMU=0                                           Premise(F1177)
	S1811= CtrlDAddrReg_DMMU1=0                                 Premise(F1178)
	S1812= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1481,S1811)
	S1813= CtrlDAddrReg_DMMU2=0                                 Premise(F1179)
	S1814= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1483,S1813)
	S1815= CtrlDAddrReg_MEM=0                                   Premise(F1180)
	S1816= CtrlDAddrReg_WB=0                                    Premise(F1181)
	S1817= CtrlDR_DMMU2=0                                       Premise(F1182)
	S1818= [DR_DMMU2]=base                                      DR_DMMU2-Hold(S1487,S1817)
	S1819= CtrlDR_MEM=0                                         Premise(F1183)
	S1820= [DR_MEM]=base                                        DR_MEM-Hold(S1489,S1819)
	S1821= CtrlASIDIn=0                                         Premise(F1184)
	S1822= CtrlCP0=0                                            Premise(F1185)
	S1823= CP0[ASID]=pid                                        CP0-Hold(S1492,S1822)
	S1824= CtrlEPCIn=0                                          Premise(F1186)
	S1825= CtrlExCodeIn=0                                       Premise(F1187)
	S1826= CtrlDMem=0                                           Premise(F1188)
	S1827= CtrlDMem8Word=0                                      Premise(F1189)
	S1828= CtrlDR_DMMU1=0                                       Premise(F1190)
	S1829= [DR_DMMU1]=base                                      DR_DMMU1-Hold(S1498,S1828)
	S1830= CtrlDR_WB=0                                          Premise(F1191)
	S1831= CtrlIR_DMMU1=0                                       Premise(F1192)
	S1832= [IR_DMMU1]={43,rS,rT,offset}                         IR_DMMU1-Hold(S1501,S1831)
	S1833= CtrlIR_DMMU2=0                                       Premise(F1193)
	S1834= [IR_DMMU2]={43,rS,rT,offset}                         IR_DMMU2-Hold(S1503,S1833)
	S1835= CtrlIR_EX=0                                          Premise(F1194)
	S1836= [IR_EX]={43,rS,rT,offset}                            IR_EX-Hold(S1505,S1835)
	S1837= CtrlIR_ID=0                                          Premise(F1195)
	S1838= [IR_ID]={43,rS,rT,offset}                            IR_ID-Hold(S1507,S1837)
	S1839= CtrlIR_IMMU=0                                        Premise(F1196)
	S1840= CtrlIR_MEM=0                                         Premise(F1197)
	S1841= [IR_MEM]={43,rS,rT,offset}                           IR_MEM-Hold(S1510,S1840)
	S1842= CtrlIR_WB=0                                          Premise(F1198)
	S1843= [IR_WB]={43,rS,rT,offset}                            IR_WB-Hold(S1512,S1842)
	S1844= CtrlGPR=0                                            Premise(F1199)
	S1845= GPR[rS]=base                                         GPR-Hold(S1514,S1844)
	S1846= GPR[rT]=a                                            GPR-Hold(S1515,S1844)
	S1847= CtrlIAddrReg=0                                       Premise(F1200)
	S1848= CtrlPC=0                                             Premise(F1201)
	S1849= CtrlPCInc=0                                          Premise(F1202)
	S1850= PC[CIA]=addr                                         PC-Hold(S1519,S1849)
	S1851= PC[Out]=addr+4                                       PC-Hold(S1520,S1848,S1849)
	S1852= CtrlIMem=0                                           Premise(F1203)
	S1853= IMem[{pid,addr}]={43,rS,rT,offset}                   IMem-Hold(S1522,S1852)
	S1854= CtrlICacheReg=0                                      Premise(F1204)
	S1855= CtrlIRMux=0                                          Premise(F1205)

POST	S1790= [A_EX]=FU(base)                                      A_EX-Hold(S1459,S1789)
	S1792= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1461,S1791)
	S1794= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1463,S1793)
	S1796= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1465,S1795)
	S1798= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1467,S1797)
	S1800= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S1469,S1799)
	S1806= ICache[addr]={43,rS,rT,offset}                       ICache-Hold(S1475,S1805)
	S1809= DCache[FU(base)+{16{offset[15]},offset}]=base        DCache-Hold(S1478,S1808)
	S1812= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1481,S1811)
	S1814= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1483,S1813)
	S1818= [DR_DMMU2]=base                                      DR_DMMU2-Hold(S1487,S1817)
	S1820= [DR_MEM]=base                                        DR_MEM-Hold(S1489,S1819)
	S1823= CP0[ASID]=pid                                        CP0-Hold(S1492,S1822)
	S1829= [DR_DMMU1]=base                                      DR_DMMU1-Hold(S1498,S1828)
	S1832= [IR_DMMU1]={43,rS,rT,offset}                         IR_DMMU1-Hold(S1501,S1831)
	S1834= [IR_DMMU2]={43,rS,rT,offset}                         IR_DMMU2-Hold(S1503,S1833)
	S1836= [IR_EX]={43,rS,rT,offset}                            IR_EX-Hold(S1505,S1835)
	S1838= [IR_ID]={43,rS,rT,offset}                            IR_ID-Hold(S1507,S1837)
	S1841= [IR_MEM]={43,rS,rT,offset}                           IR_MEM-Hold(S1510,S1840)
	S1843= [IR_WB]={43,rS,rT,offset}                            IR_WB-Hold(S1512,S1842)
	S1845= GPR[rS]=base                                         GPR-Hold(S1514,S1844)
	S1846= GPR[rT]=a                                            GPR-Hold(S1515,S1844)
	S1850= PC[CIA]=addr                                         PC-Hold(S1519,S1849)
	S1851= PC[Out]=addr+4                                       PC-Hold(S1520,S1848,S1849)
	S1853= IMem[{pid,addr}]={43,rS,rT,offset}                   IMem-Hold(S1522,S1852)

