ENODEV	,	V_10
ioremap_nocache	,	F_5
iounmap	,	F_6
KERN_INFO	,	V_11
CYCLONE_PMCC_OFFSET	,	V_14
__iomem	,	T_4
printk	,	F_4
"Summit chipset: Could not find valid CBAR value.\n"	,	L_3
"Summit chipset: Could not find valid MPMC register.\n"	,	L_6
"Summit chipset: Could not find valid CBAR register.\n"	,	L_2
clocksource	,	V_1
CYCLONE_TIMER_FREQ	,	V_21
use_cyclone	,	V_9
barrier	,	F_8
u32	,	T_3
reg	,	V_7
"Summit chipset: Starting Cyclone Counter.\n"	,	L_1
clocksource_register_hz	,	F_9
clocksource_cyclone	,	V_20
CYCLONE_CBAR_ADDR	,	V_12
read_cyclone	,	F_1
"Summit chipset: Could not find valid MPCS register.\n"	,	L_5
init_cyclone_clocksource	,	F_3
readl	,	F_2
offset	,	V_5
writel	,	F_7
old	,	V_18
i	,	V_8
stall	,	V_19
cyclone_timer	,	V_6
cs	,	V_2
cycle_t	,	T_1
u64	,	V_17
cyclone_ptr	,	V_3
CYCLONE_MPMC_OFFSET	,	V_16
KERN_ERR	,	V_13
"Summit chipset: Counter not counting! DISABLED\n"	,	L_7
__init	,	T_2
"Summit chipset: Could not find valid PMCC register.\n"	,	L_4
CYCLONE_MPCS_OFFSET	,	V_15
base	,	V_4
