
---------- Begin Simulation Statistics ----------
final_tick                               1165932041000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  87214                       # Simulator instruction rate (inst/s)
host_mem_usage                                 719808                       # Number of bytes of host memory used
host_op_rate                                   160628                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1146.60                       # Real time elapsed on the host
host_tick_rate                             1016859573                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184176409                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.165932                       # Number of seconds simulated
sim_ticks                                1165932041000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.959756                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561267                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565519                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10561987                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 29                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             182                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              153                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570071                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2678                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184176409                       # Number of ops (including micro ops) committed
system.cpu.cpi                              11.659320                       # CPI: cycles per instruction
system.cpu.discardedOps                          4155                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44892697                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2085862                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           168937                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       939458638                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.085768                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                       1165932041                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640473     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082588      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84338620     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184176409                       # Class of committed instruction
system.cpu.tickCycles                       226473403                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10510335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21037552                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           55                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10525841                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          782                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21053213                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            782                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1165932041000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1314                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10509568                       # Transaction distribution
system.membus.trans_dist::CleanEvict              758                       # Transaction distribution
system.membus.trans_dist::ReadExReq          10525911                       # Transaction distribution
system.membus.trans_dist::ReadExResp         10525911                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1314                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31564777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31564777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    673177376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673177376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10527226                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10527226    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10527226                       # Request fanout histogram
system.membus.respLayer1.occupancy        34355103500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         42056688000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1165932041000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1440                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     21034532                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          472                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1945                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10525931                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10525931                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           979                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          461                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     31578155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              31580585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        46432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673643392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673689824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10511108                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336306176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21038480                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000040                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006307                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21037643    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    837      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21038480                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        31578649000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21052790994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1958999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1165932041000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   67                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   73                       # number of demand (read+write) hits
system.l2.demand_hits::total                      140                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  67                       # number of overall hits
system.l2.overall_hits::.cpu.data                  73                       # number of overall hits
system.l2.overall_hits::total                     140                       # number of overall hits
system.l2.demand_misses::.cpu.inst                912                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           10526319                       # number of demand (read+write) misses
system.l2.demand_misses::total               10527231                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               912                       # number of overall misses
system.l2.overall_misses::.cpu.data          10526319                       # number of overall misses
system.l2.overall_misses::total              10527231                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     89371000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 1023663153000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1023752524000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     89371000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 1023663153000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1023752524000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              979                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10526392                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10527371                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             979                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10526392                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10527371                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.931563                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999993                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999987                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.931563                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999993                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999987                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97994.517544                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 97247.969874                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97248.034550                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97994.517544                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 97247.969874                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97248.034550                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            10509568                       # number of writebacks
system.l2.writebacks::total                  10509568                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      10526314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10527225                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     10526314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10527225                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     71085000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 813136465000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 813207550000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     71085000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 813136465000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 813207550000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.930541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999986                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.930541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999986                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78029.637761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77247.977307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77248.044950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78029.637761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77247.977307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77248.044950                       # average overall mshr miss latency
system.l2.replacements                       10511108                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10524964                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10524964                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10524964                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10524964                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          466                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              466                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          466                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          466                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                20                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    20                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        10525911                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            10525911                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 1023621194000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1023621194000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      10525931                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10525931                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97247.753092                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97247.753092                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     10525911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       10525911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 813102974000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 813102974000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77247.753092                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77247.753092                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             67                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 67                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          912                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              912                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     89371000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     89371000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          979                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            979                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.931563                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.931563                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97994.517544                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97994.517544                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          911                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          911                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     71085000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     71085000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.930541                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.930541                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78029.637761                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78029.637761                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            53                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                53                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          408                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             408                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     41959000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     41959000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          461                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           461                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.885033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.885033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102840.686275                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102840.686275                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          403                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          403                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     33491000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     33491000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.874187                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.874187                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83104.218362                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83104.218362                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1165932041000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16314.340442                       # Cycle average of tags in use
system.l2.tags.total_refs                    21053151                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10527492                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999826                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.365622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.655785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16310.319034                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.995503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995748                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          815                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7315                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 178952756                       # Number of tag accesses
system.l2.tags.data_accesses                178952756                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1165932041000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          29152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336842048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336871200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        29152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336306176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336306176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data        10526314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10527225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     10509568                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           10509568                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             25003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         288903672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             288928675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        25003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            25003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      288444064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            288444064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      288444064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            25003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        288903672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            577372739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5256952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  10526314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000459340750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328534                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328534                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31514629                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4948523                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10527225                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10509568                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10527225                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10509568                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               5252616                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            658298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            658150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            658121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            658073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            658168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            657869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            657772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            657713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            657574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            658027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           658029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           657911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           657792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           657710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           657910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           658108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328638                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  76160150750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                52636125000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            273545619500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7234.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25984.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9706064                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4876422                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10527225                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             10509568                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10526849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 328524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1201662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    840.656597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   744.555564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   293.485657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        27563      2.29%      2.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        36360      3.03%      5.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        86245      7.18%     12.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        55216      4.59%     17.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        60408      5.03%     22.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        59970      4.99%     27.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        56004      4.66%     31.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        31649      2.63%     34.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       788247     65.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1201662                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       328534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.042961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.994097                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.928593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        328531    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328534                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.049456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328350     99.94%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              173      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328534                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              673742400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336443136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336871200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336306176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       577.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       288.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    288.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    288.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1165932008000                       # Total gap between requests
system.mem_ctrls.avgGap                      55423.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        29152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336842048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    168221568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 25003.172547687107                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 288903672.045153081417                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144280766.017648190260                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          911                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data     10526314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     10509568                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24331750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 273521287750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28505969307500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26708.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25984.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2712382.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4287976980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2279113815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         37578255540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13719689460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     92037422880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     269755586550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     220555304640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       640213349865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.100057                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 565975140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  38932920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 561023981000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4291896840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2281193475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         37586130960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13721453820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     92037422880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     269992765830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     220355574720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       640266438525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        549.145590                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 565457097000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  38932920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 561542024000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    1165932041000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1165932041000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     42597126                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42597126                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42597126                       # number of overall hits
system.cpu.icache.overall_hits::total        42597126                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          979                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            979                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          979                       # number of overall misses
system.cpu.icache.overall_misses::total           979                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     95729000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     95729000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     95729000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     95729000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     42598105                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42598105                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     42598105                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42598105                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000023                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000023                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97782.431052                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97782.431052                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97782.431052                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97782.431052                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          472                       # number of writebacks
system.cpu.icache.writebacks::total               472                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          979                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          979                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          979                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          979                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     93771000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     93771000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     93771000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     93771000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95782.431052                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95782.431052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95782.431052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95782.431052                       # average overall mshr miss latency
system.cpu.icache.replacements                    472                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     42597126                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42597126                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          979                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           979                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     95729000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     95729000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     42598105                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42598105                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97782.431052                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97782.431052                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          979                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          979                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     93771000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     93771000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95782.431052                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95782.431052                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1165932041000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           487.750165                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42598105                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               979                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          43511.853933                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   487.750165                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.952637                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.952637                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         170393399                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        170393399                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1165932041000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1165932041000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1165932041000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     65334827                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         65334827                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     65334855                       # number of overall hits
system.cpu.dcache.overall_hits::total        65334855                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     21047419                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21047419                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     21047462                       # number of overall misses
system.cpu.dcache.overall_misses::total      21047462                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 2151985406999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2151985406999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 2151985406999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2151985406999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86382246                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86382246                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86382317                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86382317                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.243654                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243654                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.243655                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243655                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 102244.622345                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 102244.622345                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 102244.413459                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 102244.413459                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10524964                       # number of writebacks
system.cpu.dcache.writebacks::total          10524964                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     10521070                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10521070                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     10521070                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10521070                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     10526349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10526349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10526392                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10526392                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 1055239622000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1055239622000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 1055243857000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1055243857000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.121858                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121858                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.121858                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121858                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 100247.447809                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 100247.447809                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 100247.440624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 100247.440624                       # average overall mshr miss latency
system.cpu.dcache.replacements               10525369                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          442                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           442                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     43089000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     43089000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000216                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000216                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 97486.425339                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 97486.425339                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          417                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          417                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     40158000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     40158000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 96302.158273                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96302.158273                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     63291318                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       63291318                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     21046977                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     21046977                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 2151942317999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2151942317999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84338295                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84338295                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.249554                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.249554                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 102244.722271                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 102244.722271                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     10521045                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10521045                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     10525932                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     10525932                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 1055199464000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1055199464000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 100247.604108                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100247.604108                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           43                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           43                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.605634                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.605634                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           43                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           43                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4235000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4235000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.605634                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.605634                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98488.372093                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98488.372093                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1165932041000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.870302                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            75861315                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10526393                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.206772                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.870302                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999873                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999873                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          815                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         356055933                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        356055933                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1165932041000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1165932041000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
