library IEEE;
use IEEE.std_logic_1164.all;
entity and_gate is
 Port(
	a : in STD_LOGIC;
	b : in STD_LOGIC;
	f : out STD_LOGIC;
);
end and_gate;


architecture Behavioral of and_gate is
begin
f <= a and b;
end Behavioral;
