\hypertarget{lpc-i2s_8h}{}\section{bsps/arm/include/bsp/lpc-\/i2s.h File Reference}
\label{lpc-i2s_8h}\index{bsps/arm/include/bsp/lpc-\/i2s.h@{bsps/arm/include/bsp/lpc-\/i2s.h}}


I2S A\+PI.  


{\ttfamily \#include $<$bsp/utility.\+h$>$}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structlpc__i2s}{lpc\+\_\+i2s}}
\begin{DoxyCompactList}\small\item\em I2S control block. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{Indent}\textbf{ I2S Digital Audio Input and Output}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries I2\+S\+\_\+\+D\+A\+I\+O\+\_\+\+W\+O\+R\+D\+W\+I\+D\+TH}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 0, 1)
\item 
\#define {\bfseries I2\+S\+\_\+\+D\+A\+I\+O\+\_\+\+M\+O\+NO}~B\+S\+P\+\_\+\+B\+I\+T32(2)
\item 
\#define {\bfseries I2\+S\+\_\+\+D\+A\+I\+O\+\_\+\+S\+T\+OP}~B\+S\+P\+\_\+\+B\+I\+T32(3)
\item 
\#define {\bfseries I2\+S\+\_\+\+D\+A\+I\+O\+\_\+\+R\+E\+S\+ET}~B\+S\+P\+\_\+\+B\+I\+T32(4)
\item 
\#define {\bfseries I2\+S\+\_\+\+D\+A\+I\+O\+\_\+\+W\+S\+\_\+\+S\+EL}~B\+S\+P\+\_\+\+B\+I\+T32(5)
\item 
\#define {\bfseries I2\+S\+\_\+\+D\+A\+I\+O\+\_\+\+W\+S\+\_\+\+H\+A\+L\+F\+P\+E\+R\+I\+OD}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 6, 14)
\item 
\#define {\bfseries I2\+S\+\_\+\+D\+A\+I\+O\+\_\+\+M\+U\+TE}~B\+S\+P\+\_\+\+B\+I\+T32(15)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ I2S Status Feedback}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries I2\+S\+\_\+\+S\+T\+A\+T\+E\+\_\+\+I\+RQ}~B\+S\+P\+\_\+\+B\+I\+T32(0)
\item 
\#define {\bfseries I2\+S\+\_\+\+S\+T\+A\+T\+E\+\_\+\+D\+M\+A\+R\+E\+Q\+\_\+0}~B\+S\+P\+\_\+\+B\+I\+T32(1)
\item 
\#define {\bfseries I2\+S\+\_\+\+S\+T\+A\+T\+E\+\_\+\+D\+M\+A\+R\+E\+Q\+\_\+1}~B\+S\+P\+\_\+\+B\+I\+T32(2)
\item 
\#define {\bfseries I2\+S\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+X\+\_\+\+L\+E\+V\+E\+L\+\_\+\+G\+ET}(reg)~B\+S\+P\+\_\+\+F\+L\+D32\+G\+ET(reg, 8, 11)
\item 
\#define {\bfseries I2\+S\+\_\+\+S\+T\+A\+T\+E\+\_\+\+T\+X\+\_\+\+L\+E\+V\+E\+L\+\_\+\+G\+ET}(reg)~B\+S\+P\+\_\+\+F\+L\+D32\+G\+ET(reg, 16, 19)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ I2S D\+MA Configuration}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries I2\+S\+\_\+\+D\+M\+A\+\_\+\+R\+X\+\_\+\+E\+N\+A\+B\+LE}~B\+S\+P\+\_\+\+B\+I\+T32(0)
\item 
\#define {\bfseries I2\+S\+\_\+\+D\+M\+A\+\_\+\+T\+X\+\_\+\+E\+N\+A\+B\+LE}~B\+S\+P\+\_\+\+B\+I\+T32(1)
\item 
\#define {\bfseries I2\+S\+\_\+\+D\+M\+A\+\_\+\+R\+X\+\_\+\+D\+E\+P\+TH}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 8, 11)
\item 
\#define {\bfseries I2\+S\+\_\+\+D\+M\+A\+\_\+\+T\+X\+\_\+\+D\+E\+P\+TH}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 16, 19)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ I2S Interrupt Request Control}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries I2\+S\+\_\+\+I\+R\+Q\+\_\+\+RX}~B\+S\+P\+\_\+\+B\+I\+T32(0)
\item 
\#define {\bfseries I2\+S\+\_\+\+I\+R\+Q\+\_\+\+TX}~B\+S\+P\+\_\+\+B\+I\+T32(1)
\item 
\#define {\bfseries I2\+S\+\_\+\+I\+R\+Q\+\_\+\+R\+X\+\_\+\+D\+E\+P\+TH}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 8, 11)
\item 
\#define {\bfseries I2\+S\+\_\+\+I\+R\+Q\+\_\+\+T\+X\+\_\+\+D\+E\+P\+TH}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 16, 19)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ I2S Transmit and Receive Clock Rate}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries L\+P\+C24\+X\+X\+\_\+\+I2\+S\+\_\+\+R\+A\+TE}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 0, 9)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+I2\+S\+\_\+\+R\+A\+T\+E\+\_\+\+X\+\_\+\+D\+I\+V\+I\+D\+ER}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 0, 7)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+I2\+S\+\_\+\+R\+A\+T\+E\+\_\+\+Y\+\_\+\+D\+I\+V\+I\+D\+ER}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 8, 15)
\end{DoxyCompactItemize}
\end{Indent}


\subsection{Detailed Description}
I2S A\+PI. 

