<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_F_U_ee0f52dd</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_F_U_ee0f52dd'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_F_U_ee0f52dd')">rsnoc_z_H_R_G_T2_F_U_ee0f52dd</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.47</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod815.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod815.html#Toggle" >  0.41</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod815.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod815.html#inst_tag_257238"  onclick="showContent('inst_tag_257238')">config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric.If</a></td>
<td class="s3 cl rt"> 33.47</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod815.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod815.html#Toggle" >  0.41</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod815.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_F_U_ee0f52dd'>
<hr>
<a name="inst_tag_257238"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_257238" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric.If</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.47</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod815.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod815.html#Toggle" >  0.41</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod815.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.36</td>
<td class="s6 cl rt"> 69.23</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.79</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 60.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.86</td>
<td class="s5 cl rt"> 59.68</td>
<td class="s1 cl rt"> 12.50</td>
<td class="s0 cl rt">  0.15</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.10</td>
<td class="wht cl rt"></td>
<td><a href="mod1113.html#inst_tag_350194" >TransportToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod216.html#inst_tag_44081" id="tag_urg_inst_44081">FsmCurState</a></td>
<td class="s2 cl rt"> 25.99</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 27.78</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod762.html#inst_tag_253029" id="tag_urg_inst_253029">Ibe</a></td>
<td class="s4 cl rt"> 45.21</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.69</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod480.html#inst_tag_164634" id="tag_urg_inst_164634">Im</a></td>
<td class="s5 cl rt"> 50.92</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod16.html#inst_tag_331" id="tag_urg_inst_331">Ip</a></td>
<td class="s5 cl rt"> 55.15</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.62</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod351.html#inst_tag_136419" id="tag_urg_inst_136419">Is</a></td>
<td class="s2 cl rt"> 22.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod720.html#inst_tag_220649" id="tag_urg_inst_220649">Ise</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1103.html#inst_tag_345327" id="tag_urg_inst_345327">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod371.html#inst_tag_136874" id="tag_urg_inst_136874">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298270" id="tag_urg_inst_298270">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_0.html#inst_tag_44906" id="tag_urg_inst_44906">ursrrerg</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_F_U_ee0f52dd'>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod815.html" >rsnoc_z_H_R_G_T2_F_U_ee0f52dd</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       39405
 EXPRESSION (u_9d54 ? u_ab1f : 4'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod815.html" >rsnoc_z_H_R_G_T2_F_U_ee0f52dd</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">111</td>
<td class="rt">4</td>
<td class="rt">3.60  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2456</td>
<td class="rt">10</td>
<td class="rt">0.41  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1228</td>
<td class="rt">6</td>
<td class="rt">0.49  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1228</td>
<td class="rt">4</td>
<td class="rt">0.33  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">4</td>
<td class="rt">8.16  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1108</td>
<td class="rt">10</td>
<td class="rt">0.90  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">554</td>
<td class="rt">6</td>
<td class="rt">1.08  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">554</td>
<td class="rt">4</td>
<td class="rt">0.72  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">62</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1348</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">674</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">674</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtWr_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqRx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqRx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqRx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqRx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqRx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqTx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspRx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspRx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspRx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspRx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspRx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspTx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WrCxt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4c36[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7df2_3[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7df2_4[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8bb4_3[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8bb4_4[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9d54</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b9ec[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bdb6[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc76[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Arb_Gnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Arb_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Arb_Req[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Arb_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LoopBack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LoopPld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullRx_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullRx_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullTx_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullTx_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_BusErr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_BusErr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Cxt_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Cxt_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_HdrVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspDatum[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspHdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspUser[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod815.html" >rsnoc_z_H_R_G_T2_F_U_ee0f52dd</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">39405</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39405      	assign Tx_Data =
           	                
39406      				{ 108 { Sel [0] }  } & Int_0_Data
           				                                 
39407      		|		{ 108 { Sel [1] }  } & Int_1_Data
           		 		                                 
39408      		|		{ 108 { Sel [2] }  } & Int_2_Data;
           		 		                                  
39409      endmodule
                    
39410      
           
39411      `timescale 1ps/1ps
                             
39412      module rsnoc_z_H_R_T_M_U_U_2d7a4d0e (
                                                
39413      	Rx_0_Data
           	         
39414      ,	Rx_0_Head
            	         
39415      ,	Rx_0_Rdy
            	        
39416      ,	Rx_0_Tail
            	         
39417      ,	Rx_0_Vld
            	        
39418      ,	Rx_1_Data
            	         
39419      ,	Rx_1_Head
            	         
39420      ,	Rx_1_Rdy
            	        
39421      ,	Rx_1_Tail
            	         
39422      ,	Rx_1_Vld
            	        
39423      ,	Rx_2_Data
            	         
39424      ,	Rx_2_Head
            	         
39425      ,	Rx_2_Rdy
            	        
39426      ,	Rx_2_Tail
            	         
39427      ,	Rx_2_Vld
            	        
39428      ,	Sys_Clk
            	       
39429      ,	Sys_Clk_ClkS
            	            
39430      ,	Sys_Clk_En
            	          
39431      ,	Sys_Clk_EnS
            	           
39432      ,	Sys_Clk_RetRstN
            	               
39433      ,	Sys_Clk_RstN
            	            
39434      ,	Sys_Clk_Tm
            	          
39435      ,	Sys_Pwr_Idle
            	            
39436      ,	Sys_Pwr_WakeUp
            	              
39437      ,	Tx_Data
            	       
39438      ,	Tx_Head
            	       
39439      ,	Tx_Rdy
            	      
39440      ,	Tx_Tail
            	       
39441      ,	Tx_Vld
            	      
39442      ,	WakeUp_Rx_0
            	           
39443      ,	WakeUp_Rx_1
            	           
39444      ,	WakeUp_Rx_2
            	           
39445      );
             
39446      	input  [107:0] Rx_0_Data       ;
           	                                
39447      	input          Rx_0_Head       ;
           	                                
39448      	output         Rx_0_Rdy        ;
           	                                
39449      	input          Rx_0_Tail       ;
           	                                
39450      	input          Rx_0_Vld        ;
           	                                
39451      	input  [107:0] Rx_1_Data       ;
           	                                
39452      	input          Rx_1_Head       ;
           	                                
39453      	output         Rx_1_Rdy        ;
           	                                
39454      	input          Rx_1_Tail       ;
           	                                
39455      	input          Rx_1_Vld        ;
           	                                
39456      	input  [107:0] Rx_2_Data       ;
           	                                
39457      	input          Rx_2_Head       ;
           	                                
39458      	output         Rx_2_Rdy        ;
           	                                
39459      	input          Rx_2_Tail       ;
           	                                
39460      	input          Rx_2_Vld        ;
           	                                
39461      	input          Sys_Clk         ;
           	                                
39462      	input          Sys_Clk_ClkS    ;
           	                                
39463      	input          Sys_Clk_En      ;
           	                                
39464      	input          Sys_Clk_EnS     ;
           	                                
39465      	input          Sys_Clk_RetRstN ;
           	                                
39466      	input          Sys_Clk_RstN    ;
           	                                
39467      	input          Sys_Clk_Tm      ;
           	                                
39468      	output         Sys_Pwr_Idle    ;
           	                                
39469      	output         Sys_Pwr_WakeUp  ;
           	                                
39470      	output [107:0] Tx_Data         ;
           	                                
39471      	output         Tx_Head         ;
           	                                
39472      	input          Tx_Rdy          ;
           	                                
39473      	output         Tx_Tail         ;
           	                                
39474      	output         Tx_Vld          ;
           	                                
39475      	output         WakeUp_Rx_0     ;
           	                                
39476      	output         WakeUp_Rx_1     ;
           	                                
39477      	output         WakeUp_Rx_2     ;
           	                                
39478      	wire         CrtPwr_Idle   ;
           	                            
39479      	wire         CrtPwr_WakeUp ;
           	                            
39480      	wire [2:0]   Gnt           ;
           	                            
39481      	wire         LocPwr_WakeUp ;
           	                            
39482      	wire         MuxPwr_Idle   ;
           	                            
39483      	wire         MuxPwr_WakeUp ;
           	                            
39484      	wire         Rdy           ;
           	                            
39485      	wire [2:0]   Req           ;
           	                            
39486      	wire [2:0]   Req1          ;
           	                            
39487      	wire [2:0]   ReqArbIn      ;
           	                            
39488      	wire [107:0] Rx1_0_Data    ;
           	                            
39489      	wire         Rx1_0_Head    ;
           	                            
39490      	wire         Rx1_0_Rdy     ;
           	                            
39491      	wire         Rx1_0_Tail    ;
           	                            
39492      	wire         Rx1_0_Vld     ;
           	                            
39493      	wire [107:0] Rx1_1_Data    ;
           	                            
39494      	wire         Rx1_1_Head    ;
           	                            
39495      	wire         Rx1_1_Rdy     ;
           	                            
39496      	wire         Rx1_1_Tail    ;
           	                            
39497      	wire         Rx1_1_Vld     ;
           	                            
39498      	wire [107:0] Rx1_2_Data    ;
           	                            
39499      	wire         Rx1_2_Head    ;
           	                            
39500      	wire         Rx1_2_Rdy     ;
           	                            
39501      	wire         Rx1_2_Tail    ;
           	                            
39502      	wire         Rx1_2_Vld     ;
           	                            
39503      	wire [2:0]   RxLock        ;
           	                            
39504      	wire         SelPwr_Idle   ;
           	                            
39505      	wire         SelPwr_WakeUp ;
           	                            
39506      	wire [107:0] Tx1_Data      ;
           	                            
39507      	wire         Tx1_Head      ;
           	                            
39508      	wire         Tx1_Rdy       ;
           	                            
39509      	wire         Tx1_Tail      ;
           	                            
39510      	wire         Tx1_Vld       ;
           	                            
39511      	wire         Vld           ;
           	                            
39512      	rsnoc_z_H_R_U_A_Mc_R3c0 umc(
           	                            
39513      		.ReqIn( Req )
           		             
39514      	,	.ReqOut( Req1 )
           	 	               
39515      	,	.Sys_Clk( Sys_Clk )
           	 	                   
39516      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
39517      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
39518      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
39519      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
39520      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
39521      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
39522      	,	.Sys_Pwr_Idle( CrtPwr_Idle )
           	 	                            
39523      	,	.Sys_Pwr_WakeUp( CrtPwr_WakeUp )
           	 	                                
39524      	);
           	  
39525      	rsnoc_z_H_R_U_A_S_5205c437_R3 us5205c437(
           	                                         
39526      		.Gnt( Gnt )
           		           
39527      	,	.Rdy( Rdy )
           	 	           
39528      	,	.Req( Req1 )
           	 	            
39529      	,	.ReqArbIn( ReqArbIn )
           	 	                     
39530      	,	.Sys_Clk( Sys_Clk )
           	 	                   
39531      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
39532      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
39533      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
39534      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
39535      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
39536      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
39537      	,	.Sys_Pwr_Idle( SelPwr_Idle )
           	 	                            
39538      	,	.Sys_Pwr_WakeUp( SelPwr_WakeUp )
           	 	                                
39539      	,	.Vld( Vld )
           	 	           
39540      	);
           	  
39541      	assign Rx1_0_Data = Rx_0_Data;
           	                              
39542      	assign Rx1_0_Head = Rx_0_Head;
           	                              
39543      	assign Rx1_0_Tail = Rx_0_Tail;
           	                              
39544      	assign Rx1_0_Vld = Rx_0_Vld;
           	                            
39545      	assign Rx1_1_Data = Rx_1_Data;
           	                              
39546      	assign Rx1_1_Head = Rx_1_Head;
           	                              
39547      	assign Rx1_1_Tail = Rx_1_Tail;
           	                              
39548      	assign Rx1_1_Vld = Rx_1_Vld;
           	                            
39549      	assign Rx1_2_Data = Rx_2_Data;
           	                              
39550      	assign Rx1_2_Head = Rx_2_Head;
           	                              
39551      	assign Rx1_2_Tail = Rx_2_Tail;
           	                              
39552      	assign Rx1_2_Vld = Rx_2_Vld;
           	                            
39553      	assign RxLock = { Rx1_2_Head & Rx1_2_Data [107] , Rx1_1_Head & Rx1_1_Data [107] , Rx1_0_Head & Rx1_0_Data [107] };
           	                                                                                                                  
39554      	assign Tx1_Rdy = Tx_Rdy;
           	                        
39555      	rsnoc_z_H_R_U_A_M_b842c06c_D108e0p0 Am(
           	                                       
39556      		.Gnt( Gnt )
           		           
39557      	,	.Rdy( Rdy )
           	 	           
39558      	,	.Req( Req )
           	 	           
39559      	,	.ReqArbIn( ReqArbIn )
           	 	                     
39560      	,	.Rx_0_Data( Rx1_0_Data )
           	 	                        
39561      	,	.Rx_0_Head( Rx1_0_Head )
           	 	                        
39562      	,	.Rx_0_Rdy( Rx1_0_Rdy )
           	 	                      
39563      	,	.Rx_0_Tail( Rx1_0_Tail )
           	 	                        
39564      	,	.Rx_0_Vld( Rx1_0_Vld )
           	 	                      
39565      	,	.Rx_1_Data( Rx1_1_Data )
           	 	                        
39566      	,	.Rx_1_Head( Rx1_1_Head )
           	 	                        
39567      	,	.Rx_1_Rdy( Rx1_1_Rdy )
           	 	                      
39568      	,	.Rx_1_Tail( Rx1_1_Tail )
           	 	                        
39569      	,	.Rx_1_Vld( Rx1_1_Vld )
           	 	                      
39570      	,	.Rx_2_Data( Rx1_2_Data )
           	 	                        
39571      	,	.Rx_2_Head( Rx1_2_Head )
           	 	                        
39572      	,	.Rx_2_Rdy( Rx1_2_Rdy )
           	 	                      
39573      	,	.Rx_2_Tail( Rx1_2_Tail )
           	 	                        
39574      	,	.Rx_2_Vld( Rx1_2_Vld )
           	 	                      
39575      	,	.RxLock( RxLock )
           	 	                 
39576      	,	.Sys_Clk( Sys_Clk )
           	 	                   
39577      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
39578      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
39579      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
39580      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
39581      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
39582      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
39583      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
39584      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
39585      	,	.Tx_Data( Tx1_Data )
           	 	                    
39586      	,	.Tx_Head( Tx1_Head )
           	 	                    
39587      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
39588      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
39589      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
39590      	,	.Vld( Vld )
           	 	           
39591      	);
           	  
39592      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
39593      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
39594      	assign Rx_2_Rdy = Rx1_2_Rdy;
           	                            
39595      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
39596      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld | Rx_2_Vld;
           	                                                      
39597      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
39598      	assign Tx_Data = { Tx1_Data [107:38] , Tx1_Data [37:0] };
           	                                                         
39599      	assign Tx_Head = Tx1_Head;
           	                          
39600      	assign Tx_Tail = Tx1_Tail;
           	                          
39601      	assign Tx_Vld = Tx1_Vld;
           	                        
39602      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
39603      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
39604      	assign WakeUp_Rx_2 = Rx_2_Vld;
           	                              
39605      endmodule
                    
39606      
           
39607      
           
39608      
           
39609      // FlexNoC version    : 4.7.0
                                        
39610      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
39611      // Exported Structure : /Specification.Architecture.Structure
                                                                        
39612      // ExportOption       : /verilog
                                           
39613      
           
39614      `timescale 1ps/1ps
                             
39615      module rsnoc_z_H_R_U_A_M_4e10f310_D108e0p0 (
                                                       
39616      	Gnt
           	   
39617      ,	Rdy
            	   
39618      ,	Req
            	   
39619      ,	ReqArbIn
            	        
39620      ,	Rx_0_Data
            	         
39621      ,	Rx_0_Head
            	         
39622      ,	Rx_0_Rdy
            	        
39623      ,	Rx_0_Tail
            	         
39624      ,	Rx_0_Vld
            	        
39625      ,	Rx_1_Data
            	         
39626      ,	Rx_1_Head
            	         
39627      ,	Rx_1_Rdy
            	        
39628      ,	Rx_1_Tail
            	         
39629      ,	Rx_1_Vld
            	        
39630      ,	Rx_2_Data
            	         
39631      ,	Rx_2_Head
            	         
39632      ,	Rx_2_Rdy
            	        
39633      ,	Rx_2_Tail
            	         
39634      ,	Rx_2_Vld
            	        
39635      ,	Rx_3_Data
            	         
39636      ,	Rx_3_Head
            	         
39637      ,	Rx_3_Rdy
            	        
39638      ,	Rx_3_Tail
            	         
39639      ,	Rx_3_Vld
            	        
39640      ,	RxLock
            	      
39641      ,	Sys_Clk
            	       
39642      ,	Sys_Clk_ClkS
            	            
39643      ,	Sys_Clk_En
            	          
39644      ,	Sys_Clk_EnS
            	           
39645      ,	Sys_Clk_RetRstN
            	               
39646      ,	Sys_Clk_RstN
            	            
39647      ,	Sys_Clk_Tm
            	          
39648      ,	Sys_Pwr_Idle
            	            
39649      ,	Sys_Pwr_WakeUp
            	              
39650      ,	Tx_Data
            	       
39651      ,	Tx_Head
            	       
39652      ,	Tx_Rdy
            	      
39653      ,	Tx_Tail
            	       
39654      ,	Tx_Vld
            	      
39655      ,	Vld
            	   
39656      );
             
39657      	input  [3:0]   Gnt             ;
           	                                
39658      	output         Rdy             ;
           	                                
39659      	output [3:0]   Req             ;
           	                                
39660      	output [3:0]   ReqArbIn        ;
           	                                
39661      	input  [107:0] Rx_0_Data       ;
           	                                
39662      	input          Rx_0_Head       ;
           	                                
39663      	output         Rx_0_Rdy        ;
           	                                
39664      	input          Rx_0_Tail       ;
           	                                
39665      	input          Rx_0_Vld        ;
           	                                
39666      	input  [107:0] Rx_1_Data       ;
           	                                
39667      	input          Rx_1_Head       ;
           	                                
39668      	output         Rx_1_Rdy        ;
           	                                
39669      	input          Rx_1_Tail       ;
           	                                
39670      	input          Rx_1_Vld        ;
           	                                
39671      	input  [107:0] Rx_2_Data       ;
           	                                
39672      	input          Rx_2_Head       ;
           	                                
39673      	output         Rx_2_Rdy        ;
           	                                
39674      	input          Rx_2_Tail       ;
           	                                
39675      	input          Rx_2_Vld        ;
           	                                
39676      	input  [107:0] Rx_3_Data       ;
           	                                
39677      	input          Rx_3_Head       ;
           	                                
39678      	output         Rx_3_Rdy        ;
           	                                
39679      	input          Rx_3_Tail       ;
           	                                
39680      	input          Rx_3_Vld        ;
           	                                
39681      	input  [3:0]   RxLock          ;
           	                                
39682      	input          Sys_Clk         ;
           	                                
39683      	input          Sys_Clk_ClkS    ;
           	                                
39684      	input          Sys_Clk_En      ;
           	                                
39685      	input          Sys_Clk_EnS     ;
           	                                
39686      	input          Sys_Clk_RetRstN ;
           	                                
39687      	input          Sys_Clk_RstN    ;
           	                                
39688      	input          Sys_Clk_Tm      ;
           	                                
39689      	output         Sys_Pwr_Idle    ;
           	                                
39690      	output         Sys_Pwr_WakeUp  ;
           	                                
39691      	output [107:0] Tx_Data         ;
           	                                
39692      	output         Tx_Head         ;
           	                                
39693      	input          Tx_Rdy          ;
           	                                
39694      	output         Tx_Tail         ;
           	                                
39695      	output         Tx_Vld          ;
           	                                
39696      	input          Vld             ;
           	                                
39697      	wire         Free             ;
           	                               
39698      	reg  [3:0]   GntReg           ;
           	                               
39699      	wire [107:0] Int_0_Data       ;
           	                               
39700      	wire         Int_0_Head       ;
           	                               
39701      	wire         Int_0_Lock       ;
           	                               
39702      	wire         Int_0_Rdy        ;
           	                               
39703      	wire         Int_0_Tail       ;
           	                               
39704      	wire         Int_0_Vld        ;
           	                               
39705      	wire [107:0] Int_1_Data       ;
           	                               
39706      	wire         Int_1_Head       ;
           	                               
39707      	wire         Int_1_Lock       ;
           	                               
39708      	wire         Int_1_Rdy        ;
           	                               
39709      	wire         Int_1_Tail       ;
           	                               
39710      	wire         Int_1_Vld        ;
           	                               
39711      	wire [107:0] Int_2_Data       ;
           	                               
39712      	wire         Int_2_Head       ;
           	                               
39713      	wire         Int_2_Lock       ;
           	                               
39714      	wire         Int_2_Rdy        ;
           	                               
39715      	wire         Int_2_Tail       ;
           	                               
39716      	wire         Int_2_Vld        ;
           	                               
39717      	wire [107:0] Int_3_Data       ;
           	                               
39718      	wire         Int_3_Head       ;
           	                               
39719      	wire         Int_3_Lock       ;
           	                               
39720      	wire         Int_3_Rdy        ;
           	                               
39721      	wire         Int_3_Tail       ;
           	                               
39722      	wire         Int_3_Vld        ;
           	                               
39723      	wire [3:0]   IntReq           ;
           	                               
39724      	wire         Keep             ;
           	                               
39725      	reg          Lock             ;
           	                               
39726      	wire         LockSel          ;
           	                               
39727      	wire         PwrPipe_0_Idle   ;
           	                               
39728      	wire         PwrPipe_0_WakeUp ;
           	                               
39729      	wire         PwrPipe_1_Idle   ;
           	                               
39730      	wire         PwrPipe_1_WakeUp ;
           	                               
39731      	wire         PwrPipe_2_Idle   ;
           	                               
39732      	wire         PwrPipe_2_WakeUp ;
           	                               
39733      	wire         PwrPipe_3_Idle   ;
           	                               
39734      	wire         PwrPipe_3_WakeUp ;
           	                               
39735      	wire [3:0]   Sel              ;
           	                               
39736      	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_257238">
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_F_U_ee0f52dd">
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
