

================================================================
== Vivado HLS Report for 'lenetSynthMatlab'
================================================================
* Date:           Wed Dec 12 12:11:04 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8BitFloatMod
* Solution:       Lenet_100MHz
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  7433930|  7433930|  7433930|  7433930|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |  2488770|  2488770|    414795|          -|          -|     6|    no    |
        | + Loop 1.1                  |   414792|   414792|     14814|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1              |    14812|    14812|       529|          -|          -|    28|    no    |
        |   +++ Loop 1.1.1.1          |      310|      310|        62|          -|          -|     5|    no    |
        |    ++++ Loop 1.1.1.1.1      |       60|       60|        12|          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.2          |       28|       28|         7|          -|          -|     4|    no    |
        |- Loop 2                     |    20440|    20440|       730|          -|          -|    28|    no    |
        | + Loop 2.1                  |      728|      728|        26|          -|          -|    28|    no    |
        |  ++ Loop 2.1.1              |       24|       24|         4|          -|          -|     6|    no    |
        |- memset_pool1ActivationMap  |     1175|     1175|         1|          -|          -|  1176|    no    |
        |- Loop 4                     |    20508|    20508|      3418|          -|          -|     6|    no    |
        | + Loop 4.1                  |     3416|     3416|       244|          -|          -|    14|    no    |
        |  ++ Loop 4.1.1              |      238|      238|        17|          -|          -|    14|    no    |
        |   +++ Loop 4.1.1.1          |       12|       12|         6|          -|          -|     2|    no    |
        |- Loop 5                     |  3923568|  3923568|    245223|          -|          -|    16|    no    |
        | + Loop 5.1                  |   245220|   245220|     24522|          -|          -|    10|    no    |
        |  ++ Loop 5.1.1              |    24520|    24520|      2452|          -|          -|    10|    no    |
        |   +++ Loop 5.1.1.1          |     1110|     1110|       222|          -|          -|     5|    no    |
        |    ++++ Loop 5.1.1.1.1      |      220|      220|        44|          -|          -|     5|    no    |
        |     +++++ Loop 5.1.1.1.1.1  |       42|       42|         7|          -|          -|     6|    no    |
        |   +++ Loop 5.1.1.2          |       35|       35|         7|          -|          -|     5|    no    |
        |- Loop 6                     |     6620|     6620|       662|          -|          -|    10|    no    |
        | + Loop 6.1                  |      660|      660|        66|          -|          -|    10|    no    |
        |  ++ Loop 6.1.1              |       64|       64|         4|          -|          -|    16|    no    |
        |- memset_pool2ActivationMap  |      399|      399|         1|          -|          -|   400|    no    |
        |- Loop 8                     |     6912|     6912|       432|          -|          -|    16|    no    |
        | + Loop 8.1                  |      430|      430|        86|          -|          -|     5|    no    |
        |  ++ Loop 8.1.1              |       80|       80|        16|          -|          -|     5|    no    |
        |   +++ Loop 8.1.1.1          |       12|       12|         6|          -|          -|     2|    no    |
        |- Loop 9                     |   844080|   844080|      7034|          -|          -|   120|    no    |
        | + Loop 9.1                  |     3260|     3260|       652|          -|          -|     5|    no    |
        |  ++ Loop 9.1.1              |      650|      650|       130|          -|          -|     5|    no    |
        |   +++ Loop 9.1.1.1          |      128|      128|         8|          -|          -|    16|    no    |
        | + Loop 9.2                  |      105|      105|         7|          -|          -|    15|    no    |
        |- Loop 10                    |      480|      480|         4|          -|          -|   120|    no    |
        |- Loop 11                    |   111636|   111636|      1329|          -|          -|    84|    no    |
        | + Loop 11.1                 |     1320|     1320|        11|          -|          -|   120|    no    |
        |- Loop 12                    |     9330|     9330|       933|          -|          -|    10|    no    |
        | + Loop 12.1                 |      924|      924|        11|          -|          -|    84|    no    |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 180
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond33)
	34  / (exitcond33)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond32)
	2  / (exitcond32)
5 --> 
	6  / (!exitcond31)
	4  / (exitcond31)
6 --> 
	19  / (exitcond30)
	7  / (!exitcond30)
7 --> 
	8  / (!exitcond29)
	6  / (exitcond29)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	7  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / (!exitcond_i)
	29  / (exitcond_i)
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	22  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	5  / true
34 --> 
	35  / (!exitcond28)
	40  / (exitcond28)
35 --> 
	36  / (!exitcond27)
	34  / (exitcond27)
36 --> 
	37  / (!exitcond26)
	35  / (exitcond26)
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	36  / true
40 --> 
	40  / (!tmp_3)
	41  / (tmp_3)
41 --> 
	42  / (!exitcond25)
	57  / (exitcond25)
42 --> 
	43  / (!exitcond24)
	41  / (exitcond24)
43 --> 
	53  / (exitcond23)
	44  / (!exitcond23)
44 --> 
	45  / (!exitcond22)
	50  / (exitcond22)
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	44  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	43  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	42  / true
57 --> 
	58  / (!exitcond21)
	87  / (exitcond21)
58 --> 
	59  / true
59 --> 
	60  / (!exitcond20)
	57  / (exitcond20)
60 --> 
	61  / (!exitcond19)
	59  / (exitcond19)
61 --> 
	70  / (exitcond18)
	62  / (!exitcond18)
62 --> 
	63  / (!exitcond17)
	61  / (exitcond17)
63 --> 
	64  / (!exitcond16)
	62  / (exitcond16)
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	63  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / (!exitcond_i1)
	82  / (exitcond_i1)
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	75  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	60  / true
87 --> 
	88  / (!exitcond15)
	93  / (exitcond15)
88 --> 
	89  / (!exitcond14)
	87  / (exitcond14)
89 --> 
	90  / (!exitcond13)
	88  / (exitcond13)
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	89  / true
93 --> 
	93  / (!tmp_20)
	94  / (tmp_20)
94 --> 
	95  / (!exitcond12)
	109  / (exitcond12)
95 --> 
	96  / (!exitcond11)
	94  / (exitcond11)
96 --> 
	105  / (exitcond10)
	97  / (!exitcond10)
97 --> 
	98  / (!exitcond9)
	103  / (exitcond9)
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	97  / true
103 --> 
	104  / true
104 --> 
	96  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	95  / true
109 --> 
	110  / (!exitcond8)
	139  / (exitcond8)
110 --> 
	120  / (exitcond7)
	111  / (!exitcond7)
111 --> 
	112  / (!exitcond6)
	110  / (exitcond6)
112 --> 
	113  / (!exitcond5)
	111  / (exitcond5)
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	112  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / (!exitcond_i2)
	132  / (exitcond_i2)
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	125  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	109  / true
139 --> 
	140  / (!exitcond4)
	143  / (exitcond4)
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	139  / true
143 --> 
	144  / (!exitcond3)
	162  / (exitcond3)
144 --> 
	145  / (!exitcond2)
	155  / (exitcond2)
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	144  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	143  / true
162 --> 
	163  / (!exitcond1)
163 --> 
	164  / (!exitcond)
	174  / (exitcond)
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	163  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	162  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %inputImg) nounwind, !map !23"   --->   Operation 181 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %netScores) nounwind, !map !29"   --->   Operation 182 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @lenetSynthMatlab_str) nounwind"   --->   Operation 183 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%pool1ActivationMap = alloca [1176 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:32]   --->   Operation 184 'alloca' 'pool1ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%conv1ActivationMap = alloca [4704 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:36]   --->   Operation 185 'alloca' 'conv1ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%relu1ActivationMap = alloca [4704 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:37]   --->   Operation 186 'alloca' 'relu1ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%fv10 = alloca [25 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:38]   --->   Operation 187 'alloca' 'fv10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%fv11 = alloca [5 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:39]   --->   Operation 188 'alloca' 'fv11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%pool2ActivationMap = alloca [400 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:41]   --->   Operation 189 'alloca' 'pool2ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%conv2ActivationMap = alloca [1600 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:42]   --->   Operation 190 'alloca' 'conv2ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%relu2ActivationMap = alloca [1600 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:46]   --->   Operation 191 'alloca' 'relu2ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%fv12 = alloca [150 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:47]   --->   Operation 192 'alloca' 'fv12' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%fv13 = alloca [30 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:48]   --->   Operation 193 'alloca' 'fv13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%fv14 = alloca [6 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:49]   --->   Operation 194 'alloca' 'fv14' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%b_pool2ActivationMap = alloca [400 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:51]   --->   Operation 195 'alloca' 'b_pool2ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%fv15 = alloca [80 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:52]   --->   Operation 196 'alloca' 'fv15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%fc1ActivationMap = alloca [120 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:53]   --->   Operation 197 'alloca' 'fc1ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%fv16 = alloca [16 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:54]   --->   Operation 198 'alloca' 'fv16' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%relu3ActivationMap = alloca [120 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:55]   --->   Operation 199 'alloca' 'relu3ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%d_relu3ActivationMap = alloca [84 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:58]   --->   Operation 200 'alloca' 'd_relu3ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%fv11_addr = getelementptr [5 x float]* %fv11, i64 0, i64 0"   --->   Operation 201 'getelementptr' 'fv11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (1.66ns)   --->   "br label %.loopexit" [../Desktop/buildTest/lenetSynthMatlab.c:14596]   --->   Operation 202 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%f = phi i3 [ 0, %0 ], [ %f_5, %.loopexit.loopexit ]"   --->   Operation 203 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%f_cast = zext i3 %f to i14" [../Desktop/buildTest/lenetSynthMatlab.c:14596]   --->   Operation 204 'zext' 'f_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%f_cast1 = zext i3 %f to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14596]   --->   Operation 205 'zext' 'f_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (1.18ns)   --->   "%exitcond33 = icmp eq i3 %f, -2" [../Desktop/buildTest/lenetSynthMatlab.c:14596]   --->   Operation 206 'icmp' 'exitcond33' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 207 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (1.68ns)   --->   "%f_5 = add i3 %f, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14596]   --->   Operation 208 'add' 'f_5' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "br i1 %exitcond33, label %.preheader53.preheader, label %.preheader57.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14596]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%tmp = zext i3 %f to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 210 'zext' 'tmp' <Predicate = (!exitcond33)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%biasConv1_addr = getelementptr inbounds [6 x float]* @biasConv1, i64 0, i64 %tmp" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 211 'getelementptr' 'biasConv1_addr' <Predicate = (!exitcond33)> <Delay = 0.00>
ST_2 : Operation 212 [2/2] (3.25ns)   --->   "%biasConv1_load = load float* %biasConv1_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 212 'load' 'biasConv1_load' <Predicate = (!exitcond33)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_2 : Operation 213 [1/1] (1.66ns)   --->   "br label %.preheader53"   --->   Operation 213 'br' <Predicate = (exitcond33)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 214 [1/2] (3.25ns)   --->   "%biasConv1_load = load float* %biasConv1_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 214 'load' 'biasConv1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_3 : Operation 215 [1/1] (1.66ns)   --->   "br label %.preheader57" [../Desktop/buildTest/lenetSynthMatlab.c:14600]   --->   Operation 215 'br' <Predicate = true> <Delay = 1.66>

State 4 <SV = 3> <Delay = 2.13>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%r = phi i5 [ 0, %.preheader57.preheader ], [ %r_4, %.preheader57.loopexit ]"   --->   Operation 216 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ 0, %.preheader57.preheader ], [ %next_mul, %.preheader57.loopexit ]"   --->   Operation 217 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%phi_mul_cast = zext i13 %phi_mul to i14"   --->   Operation 218 'zext' 'phi_mul_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (2.13ns)   --->   "%next_mul = add i13 %phi_mul, 168"   --->   Operation 219 'add' 'next_mul' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (1.44ns)   --->   "%exitcond32 = icmp eq i5 %r, -4" [../Desktop/buildTest/lenetSynthMatlab.c:14600]   --->   Operation 220 'icmp' 'exitcond32' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 221 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (1.86ns)   --->   "%r_4 = add i5 %r, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14600]   --->   Operation 222 'add' 'r_4' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "br i1 %exitcond32, label %.loopexit.loopexit, label %.preheader56.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14600]   --->   Operation 223 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (1.66ns)   --->   "br label %.preheader56" [../Desktop/buildTest/lenetSynthMatlab.c:14602]   --->   Operation 224 'br' <Predicate = (!exitcond32)> <Delay = 1.66>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 225 'br' <Predicate = (exitcond32)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.86>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%c = phi i5 [ %c_4, %b_sum.exit ], [ 0, %.preheader56.preheader ]"   --->   Operation 226 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%c_cast1 = zext i5 %c to i10" [../Desktop/buildTest/lenetSynthMatlab.c:14602]   --->   Operation 227 'zext' 'c_cast1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (1.44ns)   --->   "%exitcond31 = icmp eq i5 %c, -4" [../Desktop/buildTest/lenetSynthMatlab.c:14602]   --->   Operation 228 'icmp' 'exitcond31' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 229 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (1.86ns)   --->   "%c_4 = add i5 %c, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14602]   --->   Operation 230 'add' 'c_4' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %exitcond31, label %.preheader57.loopexit, label %.preheader55.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14602]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (1.66ns)   --->   "br label %.preheader55" [../Desktop/buildTest/lenetSynthMatlab.c:14605]   --->   Operation 232 'br' <Predicate = (!exitcond31)> <Delay = 1.66>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "br label %.preheader57"   --->   Operation 233 'br' <Predicate = (exitcond31)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.11>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%k4 = phi i3 [ %k_9, %.preheader55.loopexit ], [ 0, %.preheader55.preheader ]"   --->   Operation 234 'phi' 'k4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%k4_cast2 = zext i3 %k4 to i5" [../Desktop/buildTest/lenetSynthMatlab.c:14605]   --->   Operation 235 'zext' 'k4_cast2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (1.18ns)   --->   "%exitcond30 = icmp eq i3 %k4, -3" [../Desktop/buildTest/lenetSynthMatlab.c:14605]   --->   Operation 236 'icmp' 'exitcond30' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 237 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (1.68ns)   --->   "%k_9 = add i3 %k4, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14605]   --->   Operation 238 'add' 'k_9' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "br i1 %exitcond30, label %2, label %.preheader54.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14605]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (1.86ns)   --->   "%tmp_17 = add i5 %k4_cast2, %r" [../Desktop/buildTest/lenetSynthMatlab.c:14607]   --->   Operation 240 'add' 'tmp_17' <Predicate = (!exitcond30)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%p_shl6 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k4, i2 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14607]   --->   Operation 241 'bitconcatenate' 'p_shl6' <Predicate = (!exitcond30)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %k4, i5 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 242 'bitconcatenate' 'p_shl' <Predicate = (!exitcond30)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 243 'zext' 'p_shl_cast' <Predicate = (!exitcond30)> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%p_shl5 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %k4, i1 false)" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 244 'bitconcatenate' 'p_shl5' <Predicate = (!exitcond30)> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i4 %p_shl5 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 245 'zext' 'p_shl5_cast' <Predicate = (!exitcond30)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (2.11ns)   --->   "%tmp_18 = sub i9 %p_shl_cast, %p_shl5_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 246 'sub' 'tmp_18' <Predicate = (!exitcond30)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (1.66ns)   --->   "br label %.preheader54" [../Desktop/buildTest/lenetSynthMatlab.c:14606]   --->   Operation 247 'br' <Predicate = (!exitcond30)> <Delay = 1.66>
ST_6 : Operation 248 [2/2] (0.00ns)   --->   "call fastcc void @sum([25 x float]* %fv10, [5 x float]* %fv11) nounwind" [../Desktop/buildTest/lenetSynthMatlab.c:14614]   --->   Operation 248 'call' <Predicate = (exitcond30)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.66>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%colOutIdx1 = phi i3 [ %colOutIdx_2, %1 ], [ 0, %.preheader54.preheader ]"   --->   Operation 249 'phi' 'colOutIdx1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%colOutIdx1_cast1 = zext i3 %colOutIdx1 to i5" [../Desktop/buildTest/lenetSynthMatlab.c:14606]   --->   Operation 250 'zext' 'colOutIdx1_cast1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (1.18ns)   --->   "%exitcond29 = icmp eq i3 %colOutIdx1, -3" [../Desktop/buildTest/lenetSynthMatlab.c:14606]   --->   Operation 251 'icmp' 'exitcond29' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 252 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (1.68ns)   --->   "%colOutIdx_2 = add i3 %colOutIdx1, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14606]   --->   Operation 253 'add' 'colOutIdx_2' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %exitcond29, label %.preheader55.loopexit, label %1" [../Desktop/buildTest/lenetSynthMatlab.c:14606]   --->   Operation 254 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%tmp2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i2.i3(i5 %tmp_17, i2 0, i3 %colOutIdx1)" [../Desktop/buildTest/lenetSynthMatlab.c:14607]   --->   Operation 255 'bitconcatenate' 'tmp2' <Predicate = (!exitcond29)> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (2.12ns)   --->   "%tmp_22 = add i10 %c_cast1, %tmp2" [../Desktop/buildTest/lenetSynthMatlab.c:14607]   --->   Operation 256 'add' 'tmp_22' <Predicate = (!exitcond29)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_23 = zext i10 %tmp_22 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14607]   --->   Operation 257 'zext' 'tmp_23' <Predicate = (!exitcond29)> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%inputImg_addr = getelementptr [1024 x i8]* %inputImg, i64 0, i64 %tmp_23" [../Desktop/buildTest/lenetSynthMatlab.c:14607]   --->   Operation 258 'getelementptr' 'inputImg_addr' <Predicate = (!exitcond29)> <Delay = 0.00>
ST_7 : Operation 259 [2/2] (3.25ns)   --->   "%inputImg_load = load i8* %inputImg_addr, align 1" [../Desktop/buildTest/lenetSynthMatlab.c:14607]   --->   Operation 259 'load' 'inputImg_load' <Predicate = (!exitcond29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i5 %colOutIdx1_cast1, %p_shl6" [../Desktop/buildTest/lenetSynthMatlab.c:14607]   --->   Operation 260 'add' 'tmp3' <Predicate = (!exitcond29)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 261 [1/1] (3.27ns) (root node of TernaryAdder)   --->   "%tmp_24 = add i5 %k4_cast2, %tmp3" [../Desktop/buildTest/lenetSynthMatlab.c:14607]   --->   Operation 261 'add' 'tmp_24' <Predicate = (!exitcond29)> <Delay = 3.27> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%p_shl11 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %colOutIdx1, i3 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 262 'bitconcatenate' 'p_shl11' <Predicate = (!exitcond29)> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%p_shl11_cast = zext i6 %p_shl11 to i7" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 263 'zext' 'p_shl11_cast' <Predicate = (!exitcond29)> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%p_shl12 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %colOutIdx1, i1 false)" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 264 'bitconcatenate' 'p_shl12' <Predicate = (!exitcond29)> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%p_shl12_cast = zext i4 %p_shl12 to i7" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 265 'zext' 'p_shl12_cast' <Predicate = (!exitcond29)> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (1.94ns)   --->   "%tmp_26 = sub i7 %p_shl11_cast, %p_shl12_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 266 'sub' 'tmp_26' <Predicate = (!exitcond29)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i7 %tmp_26 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 267 'sext' 'tmp_26_cast' <Predicate = (!exitcond29)> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i9 %tmp_26_cast, %tmp_18" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 268 'add' 'tmp4' <Predicate = (!exitcond29)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 269 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%tmp_27 = add i9 %f_cast1, %tmp4" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 269 'add' 'tmp_27' <Predicate = (!exitcond29)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "br label %.preheader55"   --->   Operation 270 'br' <Predicate = (exitcond29)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 271 [1/2] (3.25ns)   --->   "%inputImg_load = load i8* %inputImg_addr, align 1" [../Desktop/buildTest/lenetSynthMatlab.c:14607]   --->   Operation 271 'load' 'inputImg_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 9 <SV = 8> <Delay = 6.18>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_29 = zext i8 %inputImg_load to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 272 'zext' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 273 [6/6] (6.18ns)   --->   "%tmp_30 = uitofp i32 %tmp_29 to float" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 273 'uitofp' 'tmp_30' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.18>
ST_10 : Operation 274 [5/6] (6.18ns)   --->   "%tmp_30 = uitofp i32 %tmp_29 to float" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 274 'uitofp' 'tmp_30' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.18>
ST_11 : Operation 275 [4/6] (6.18ns)   --->   "%tmp_30 = uitofp i32 %tmp_29 to float" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 275 'uitofp' 'tmp_30' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.18>
ST_12 : Operation 276 [3/6] (6.18ns)   --->   "%tmp_30 = uitofp i32 %tmp_29 to float" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 276 'uitofp' 'tmp_30' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.18>
ST_13 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i9 %tmp_27 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 277 'sext' 'tmp_28_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_28 = zext i32 %tmp_28_cast to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 278 'zext' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 279 [1/1] (0.00ns)   --->   "%weightsConv1_addr = getelementptr inbounds [150 x float]* @weightsConv1, i64 0, i64 %tmp_28" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 279 'getelementptr' 'weightsConv1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 280 [2/2] (3.25ns)   --->   "%weightsConv1_load = load float* %weightsConv1_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 280 'load' 'weightsConv1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_13 : Operation 281 [2/6] (6.18ns)   --->   "%tmp_30 = uitofp i32 %tmp_29 to float" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 281 'uitofp' 'tmp_30' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.18>
ST_14 : Operation 282 [1/2] (3.25ns)   --->   "%weightsConv1_load = load float* %weightsConv1_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 282 'load' 'weightsConv1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_14 : Operation 283 [1/6] (6.18ns)   --->   "%tmp_30 = uitofp i32 %tmp_29 to float" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 283 'uitofp' 'tmp_30' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.78>
ST_15 : Operation 284 [4/4] (5.78ns)   --->   "%tmp_31 = fmul float %weightsConv1_load, %tmp_30" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 284 'fmul' 'tmp_31' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.78>
ST_16 : Operation 285 [3/4] (5.78ns)   --->   "%tmp_31 = fmul float %weightsConv1_load, %tmp_30" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 285 'fmul' 'tmp_31' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.78>
ST_17 : Operation 286 [2/4] (5.78ns)   --->   "%tmp_31 = fmul float %weightsConv1_load, %tmp_30" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 286 'fmul' 'tmp_31' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.93>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_25 = zext i5 %tmp_24 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14607]   --->   Operation 287 'zext' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 288 [1/4] (5.78ns)   --->   "%tmp_31 = fmul float %weightsConv1_load, %tmp_30" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 288 'fmul' 'tmp_31' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 289 [1/1] (0.00ns)   --->   "%fv10_addr = getelementptr inbounds [25 x float]* %fv10, i64 0, i64 %tmp_25" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 289 'getelementptr' 'fv10_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 290 [1/1] (2.15ns)   --->   "store float %tmp_31, float* %fv10_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 290 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 291 [1/1] (0.00ns)   --->   "br label %.preheader54" [../Desktop/buildTest/lenetSynthMatlab.c:14606]   --->   Operation 291 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 6> <Delay = 0.00>
ST_19 : Operation 292 [1/2] (0.00ns)   --->   "call fastcc void @sum([25 x float]* %fv10, [5 x float]* %fv11) nounwind" [../Desktop/buildTest/lenetSynthMatlab.c:14614]   --->   Operation 292 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 7> <Delay = 2.15>
ST_20 : Operation 293 [2/2] (2.15ns)   --->   "%y = load float* %fv11_addr, align 16" [../Desktop/buildTest/sum.c:25->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 293 'load' 'y' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 21 <SV = 8> <Delay = 2.15>
ST_21 : Operation 294 [1/2] (2.15ns)   --->   "%y = load float* %fv11_addr, align 16" [../Desktop/buildTest/sum.c:25->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 294 'load' 'y' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_21 : Operation 295 [1/1] (1.66ns)   --->   "br label %3" [../Desktop/buildTest/sum.c:26->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 295 'br' <Predicate = true> <Delay = 1.66>

State 22 <SV = 9> <Delay = 8.26>
ST_22 : Operation 296 [1/1] (0.00ns)   --->   "%y5_i = phi float [ %y, %2 ], [ %y_1, %4 ]"   --->   Operation 296 'phi' 'y5_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 297 [1/1] (0.00ns)   --->   "%k_i = phi i3 [ 0, %2 ], [ %k_10, %4 ]"   --->   Operation 297 'phi' 'k_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 298 [1/1] (1.18ns)   --->   "%exitcond_i = icmp eq i3 %k_i, -4" [../Desktop/buildTest/sum.c:26->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 298 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 299 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 299 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 300 [1/1] (1.68ns)   --->   "%k_10 = add i3 %k_i, 1" [../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 300 'add' 'k_10' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 301 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %b_sum.exit, label %4" [../Desktop/buildTest/sum.c:26->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 301 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_i = zext i3 %k_10 to i64" [../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 302 'zext' 'tmp_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_22 : Operation 303 [1/1] (0.00ns)   --->   "%fv11_addr_1 = getelementptr [5 x float]* %fv11, i64 0, i64 %tmp_i" [../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 303 'getelementptr' 'fv11_addr_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_22 : Operation 304 [2/2] (2.15ns)   --->   "%fv11_load = load float* %fv11_addr_1, align 4" [../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 304 'load' 'fv11_load' <Predicate = (!exitcond_i)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 305 [5/5] (8.26ns)   --->   "%tmp_11 = fadd float %y5_i, %biasConv1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 305 'fadd' 'tmp_11' <Predicate = (exitcond_i)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 306 [1/1] (0.00ns)   --->   "%p_shl7 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %c, i3 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 306 'bitconcatenate' 'p_shl7' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_22 : Operation 307 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i8 %p_shl7 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 307 'zext' 'p_shl7_cast' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_22 : Operation 308 [1/1] (0.00ns)   --->   "%p_shl8 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %c, i1 false)" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 308 'bitconcatenate' 'p_shl8' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_22 : Operation 309 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i6 %p_shl8 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 309 'zext' 'p_shl8_cast' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_22 : Operation 310 [1/1] (2.11ns)   --->   "%tmp_12 = sub i9 %p_shl7_cast, %p_shl8_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 310 'sub' 'tmp_12' <Predicate = (exitcond_i)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i9 %tmp_12 to i14" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 311 'sext' 'tmp_12_cast' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_22 : Operation 312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i14 %tmp_12_cast, %phi_mul_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 312 'add' 'tmp5' <Predicate = (exitcond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 313 [1/1] (3.94ns) (root node of TernaryAdder)   --->   "%tmp_14 = add i14 %f_cast, %tmp5" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 313 'add' 'tmp_14' <Predicate = (exitcond_i)> <Delay = 3.94> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 10> <Delay = 2.15>
ST_23 : Operation 314 [1/2] (2.15ns)   --->   "%fv11_load = load float* %fv11_addr_1, align 4" [../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 314 'load' 'fv11_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 24 <SV = 11> <Delay = 8.26>
ST_24 : Operation 315 [5/5] (8.26ns)   --->   "%y_1 = fadd float %y5_i, %fv11_load" [../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 315 'fadd' 'y_1' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 8.26>
ST_25 : Operation 316 [4/5] (8.26ns)   --->   "%y_1 = fadd float %y5_i, %fv11_load" [../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 316 'fadd' 'y_1' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 13> <Delay = 8.26>
ST_26 : Operation 317 [3/5] (8.26ns)   --->   "%y_1 = fadd float %y5_i, %fv11_load" [../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 317 'fadd' 'y_1' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 14> <Delay = 8.26>
ST_27 : Operation 318 [2/5] (8.26ns)   --->   "%y_1 = fadd float %y5_i, %fv11_load" [../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 318 'fadd' 'y_1' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 15> <Delay = 8.26>
ST_28 : Operation 319 [1/5] (8.26ns)   --->   "%y_1 = fadd float %y5_i, %fv11_load" [../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 319 'fadd' 'y_1' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 320 [1/1] (0.00ns)   --->   "br label %3" [../Desktop/buildTest/sum.c:26->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 320 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 10> <Delay = 8.26>
ST_29 : Operation 321 [4/5] (8.26ns)   --->   "%tmp_11 = fadd float %y5_i, %biasConv1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 321 'fadd' 'tmp_11' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 11> <Delay = 8.26>
ST_30 : Operation 322 [3/5] (8.26ns)   --->   "%tmp_11 = fadd float %y5_i, %biasConv1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 322 'fadd' 'tmp_11' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 12> <Delay = 8.26>
ST_31 : Operation 323 [2/5] (8.26ns)   --->   "%tmp_11 = fadd float %y5_i, %biasConv1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 323 'fadd' 'tmp_11' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 13> <Delay = 8.26>
ST_32 : Operation 324 [1/5] (8.26ns)   --->   "%tmp_11 = fadd float %y5_i, %biasConv1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 324 'fadd' 'tmp_11' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 14> <Delay = 3.25>
ST_33 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_14_cast = sext i14 %tmp_14 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 325 'sext' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_15 = zext i32 %tmp_14_cast to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 326 'zext' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 327 [1/1] (0.00ns)   --->   "%conv1ActivationMap_a = getelementptr inbounds [4704 x float]* %conv1ActivationMap, i64 0, i64 %tmp_15" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 327 'getelementptr' 'conv1ActivationMap_a' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 328 [1/1] (3.25ns)   --->   "store float %tmp_11, float* %conv1ActivationMap_a, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 328 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_33 : Operation 329 [1/1] (0.00ns)   --->   "br label %.preheader56" [../Desktop/buildTest/lenetSynthMatlab.c:14602]   --->   Operation 329 'br' <Predicate = true> <Delay = 0.00>

State 34 <SV = 2> <Delay = 2.13>
ST_34 : Operation 330 [1/1] (0.00ns)   --->   "%k_1 = phi i5 [ %k, %.preheader53.loopexit ], [ 0, %.preheader53.preheader ]"   --->   Operation 330 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 331 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i13 [ %next_mul3, %.preheader53.loopexit ], [ 0, %.preheader53.preheader ]"   --->   Operation 331 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 332 [1/1] (0.00ns)   --->   "%phi_mul2_cast = zext i13 %phi_mul2 to i14"   --->   Operation 332 'zext' 'phi_mul2_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 333 [1/1] (2.13ns)   --->   "%next_mul3 = add i13 %phi_mul2, 168"   --->   Operation 333 'add' 'next_mul3' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 334 [1/1] (1.44ns)   --->   "%exitcond28 = icmp eq i5 %k_1, -4" [../Desktop/buildTest/lenetSynthMatlab.c:14622]   --->   Operation 334 'icmp' 'exitcond28' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 335 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 335 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 336 [1/1] (1.86ns)   --->   "%k = add i5 %k_1, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14622]   --->   Operation 336 'add' 'k' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 337 [1/1] (0.00ns)   --->   "br i1 %exitcond28, label %meminst.preheader, label %.preheader52.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14622]   --->   Operation 337 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 338 [1/1] (1.66ns)   --->   "br label %.preheader52" [../Desktop/buildTest/lenetSynthMatlab.c:14623]   --->   Operation 338 'br' <Predicate = (!exitcond28)> <Delay = 1.66>
ST_34 : Operation 339 [1/1] (1.66ns)   --->   "br label %meminst" [../Desktop/buildTest/lenetSynthMatlab.c:14637]   --->   Operation 339 'br' <Predicate = (exitcond28)> <Delay = 1.66>

State 35 <SV = 3> <Delay = 2.11>
ST_35 : Operation 340 [1/1] (0.00ns)   --->   "%colOutIdx_1 = phi i5 [ %colOutIdx, %.preheader52.loopexit ], [ 0, %.preheader52.preheader ]"   --->   Operation 340 'phi' 'colOutIdx_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 341 [1/1] (1.44ns)   --->   "%exitcond27 = icmp eq i5 %colOutIdx_1, -4" [../Desktop/buildTest/lenetSynthMatlab.c:14623]   --->   Operation 341 'icmp' 'exitcond27' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 342 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 342 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 343 [1/1] (1.86ns)   --->   "%colOutIdx = add i5 %colOutIdx_1, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14623]   --->   Operation 343 'add' 'colOutIdx' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 344 [1/1] (0.00ns)   --->   "br i1 %exitcond27, label %.preheader53.loopexit, label %.preheader51.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14623]   --->   Operation 344 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 345 [1/1] (0.00ns)   --->   "%p_shl1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %colOutIdx_1, i3 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 345 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond27)> <Delay = 0.00>
ST_35 : Operation 346 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i8 %p_shl1 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 346 'zext' 'p_shl1_cast' <Predicate = (!exitcond27)> <Delay = 0.00>
ST_35 : Operation 347 [1/1] (0.00ns)   --->   "%p_shl2 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %colOutIdx_1, i1 false)" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 347 'bitconcatenate' 'p_shl2' <Predicate = (!exitcond27)> <Delay = 0.00>
ST_35 : Operation 348 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i6 %p_shl2 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 348 'zext' 'p_shl2_cast' <Predicate = (!exitcond27)> <Delay = 0.00>
ST_35 : Operation 349 [1/1] (2.11ns)   --->   "%tmp_4 = sub i9 %p_shl1_cast, %p_shl2_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 349 'sub' 'tmp_4' <Predicate = (!exitcond27)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 350 [1/1] (1.66ns)   --->   "br label %.preheader51" [../Desktop/buildTest/lenetSynthMatlab.c:14624]   --->   Operation 350 'br' <Predicate = (!exitcond27)> <Delay = 1.66>
ST_35 : Operation 351 [1/1] (0.00ns)   --->   "br label %.preheader53"   --->   Operation 351 'br' <Predicate = (exitcond27)> <Delay = 0.00>

State 36 <SV = 4> <Delay = 7.51>
ST_36 : Operation 352 [1/1] (0.00ns)   --->   "%b_k = phi i3 [ %b_k_4, %5 ], [ 0, %.preheader51.preheader ]"   --->   Operation 352 'phi' 'b_k' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 353 [1/1] (0.00ns)   --->   "%b_k_cast = zext i3 %b_k to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14624]   --->   Operation 353 'zext' 'b_k_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 354 [1/1] (1.18ns)   --->   "%exitcond26 = icmp eq i3 %b_k, -2" [../Desktop/buildTest/lenetSynthMatlab.c:14624]   --->   Operation 354 'icmp' 'exitcond26' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 355 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 355 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 356 [1/1] (1.68ns)   --->   "%b_k_4 = add i3 %b_k, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14624]   --->   Operation 356 'add' 'b_k_4' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 357 [1/1] (0.00ns)   --->   "br i1 %exitcond26, label %.preheader52.loopexit, label %5" [../Desktop/buildTest/lenetSynthMatlab.c:14624]   --->   Operation 357 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 358 [1/1] (2.11ns)   --->   "%tmp6 = add i9 %tmp_4, %b_k_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 358 'add' 'tmp6' <Predicate = (!exitcond26)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 359 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i9 %tmp6 to i14" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 359 'sext' 'tmp6_cast' <Predicate = (!exitcond26)> <Delay = 0.00>
ST_36 : Operation 360 [1/1] (2.13ns)   --->   "%tmp_7 = add i14 %tmp6_cast, %phi_mul2_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 360 'add' 'tmp_7' <Predicate = (!exitcond26)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i14 %tmp_7 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 361 'sext' 'tmp_7_cast' <Predicate = (!exitcond26)> <Delay = 0.00>
ST_36 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_8 = zext i32 %tmp_7_cast to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 362 'zext' 'tmp_8' <Predicate = (!exitcond26)> <Delay = 0.00>
ST_36 : Operation 363 [1/1] (0.00ns)   --->   "%conv1ActivationMap_a_1 = getelementptr inbounds [4704 x float]* %conv1ActivationMap, i64 0, i64 %tmp_8" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 363 'getelementptr' 'conv1ActivationMap_a_1' <Predicate = (!exitcond26)> <Delay = 0.00>
ST_36 : Operation 364 [2/2] (3.25ns)   --->   "%rowOutIdx = load float* %conv1ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 364 'load' 'rowOutIdx' <Predicate = (!exitcond26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_36 : Operation 365 [1/1] (0.00ns)   --->   "br label %.preheader52"   --->   Operation 365 'br' <Predicate = (exitcond26)> <Delay = 0.00>

State 37 <SV = 5> <Delay = 3.25>
ST_37 : Operation 366 [1/2] (3.25ns)   --->   "%rowOutIdx = load float* %conv1ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 366 'load' 'rowOutIdx' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 38 <SV = 6> <Delay = 7.34>
ST_38 : Operation 367 [1/1] (0.00ns)   --->   "%rowOutIdx_to_int = bitcast float %rowOutIdx to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 367 'bitcast' 'rowOutIdx_to_int' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %rowOutIdx_to_int, i32 23, i32 30)" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 368 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i32 %rowOutIdx_to_int to i23" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 369 'trunc' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 370 [1/1] (1.47ns)   --->   "%notlhs = icmp ne i8 %tmp_6, -1" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 370 'icmp' 'notlhs' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 371 [1/1] (2.40ns)   --->   "%notrhs = icmp eq i23 %tmp_9, 0" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 371 'icmp' 'notrhs' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node rowOutIdx_1)   --->   "%tmp_s = or i1 %notrhs, %notlhs" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 372 'or' 'tmp_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 373 [1/1] (6.36ns)   --->   "%tmp_1 = fcmp olt float %rowOutIdx, 0.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14626]   --->   Operation 373 'fcmp' 'tmp_1' <Predicate = true> <Delay = 6.36> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.36> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node rowOutIdx_1)   --->   "%tmp_13 = and i1 %tmp_s, %tmp_1" [../Desktop/buildTest/lenetSynthMatlab.c:14626]   --->   Operation 374 'and' 'tmp_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 375 [1/1] (0.97ns) (out node of the LUT)   --->   "%rowOutIdx_1 = select i1 %tmp_13, float 0.000000e+00, float %rowOutIdx" [../Desktop/buildTest/lenetSynthMatlab.c:14626]   --->   Operation 375 'select' 'rowOutIdx_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 39 <SV = 7> <Delay = 3.25>
ST_39 : Operation 376 [1/1] (0.00ns)   --->   "%relu1ActivationMap_a = getelementptr inbounds [4704 x float]* %relu1ActivationMap, i64 0, i64 %tmp_8" [../Desktop/buildTest/lenetSynthMatlab.c:14630]   --->   Operation 376 'getelementptr' 'relu1ActivationMap_a' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 377 [1/1] (3.25ns)   --->   "store float %rowOutIdx_1, float* %relu1ActivationMap_a, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14630]   --->   Operation 377 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_39 : Operation 378 [1/1] (0.00ns)   --->   "br label %.preheader51" [../Desktop/buildTest/lenetSynthMatlab.c:14624]   --->   Operation 378 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 3> <Delay = 3.25>
ST_40 : Operation 379 [1/1] (0.00ns)   --->   "%invdar = phi i11 [ %indvarinc, %meminst ], [ 0, %meminst.preheader ]" [../Desktop/buildTest/lenetSynthMatlab.c:14637]   --->   Operation 379 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 380 [1/1] (2.12ns)   --->   "%indvarinc = add i11 %invdar, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14637]   --->   Operation 380 'add' 'indvarinc' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_2 = zext i11 %invdar to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14637]   --->   Operation 381 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 382 [1/1] (0.00ns)   --->   "%pool1ActivationMap_a = getelementptr [1176 x float]* %pool1ActivationMap, i64 0, i64 %tmp_2" [../Desktop/buildTest/lenetSynthMatlab.c:14637]   --->   Operation 382 'getelementptr' 'pool1ActivationMap_a' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 383 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %pool1ActivationMap_a, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14637]   --->   Operation 383 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_40 : Operation 384 [1/1] (1.81ns)   --->   "%tmp_3 = icmp eq i11 %invdar, -873" [../Desktop/buildTest/lenetSynthMatlab.c:14637]   --->   Operation 384 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 385 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopName([26 x i8]* @memset_pool1Activati) nounwind"   --->   Operation 385 'specloopname' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 386 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176) nounwind"   --->   Operation 386 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 387 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.preheader152.preheader, label %meminst" [../Desktop/buildTest/lenetSynthMatlab.c:14637]   --->   Operation 387 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 388 [1/1] (0.00ns)   --->   "%maxval_1 = alloca float"   --->   Operation 388 'alloca' 'maxval_1' <Predicate = (tmp_3)> <Delay = 0.00>
ST_40 : Operation 389 [1/1] (0.00ns)   --->   "%maxval_1_3 = alloca float"   --->   Operation 389 'alloca' 'maxval_1_3' <Predicate = (tmp_3)> <Delay = 0.00>
ST_40 : Operation 390 [1/1] (1.66ns)   --->   "br label %.preheader152" [../Desktop/buildTest/lenetSynthMatlab.c:14640]   --->   Operation 390 'br' <Predicate = (tmp_3)> <Delay = 1.66>

State 41 <SV = 4> <Delay = 2.11>
ST_41 : Operation 391 [1/1] (0.00ns)   --->   "%f_1 = phi i3 [ 0, %.preheader152.preheader ], [ %f_6, %.preheader152.loopexit ]"   --->   Operation 391 'phi' 'f_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 392 [1/1] (0.00ns)   --->   "%maxval_1_load = load float* %maxval_1"   --->   Operation 392 'load' 'maxval_1_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 393 [1/1] (0.00ns)   --->   "%maxval_1_3_load = load float* %maxval_1_3"   --->   Operation 393 'load' 'maxval_1_3_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 394 [1/1] (0.00ns)   --->   "%f_1_cast = zext i3 %f_1 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14640]   --->   Operation 394 'zext' 'f_1_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 395 [1/1] (0.00ns)   --->   "%f_1_cast1 = zext i3 %f_1 to i8" [../Desktop/buildTest/lenetSynthMatlab.c:14640]   --->   Operation 395 'zext' 'f_1_cast1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 396 [1/1] (1.18ns)   --->   "%exitcond25 = icmp eq i3 %f_1, -2" [../Desktop/buildTest/lenetSynthMatlab.c:14640]   --->   Operation 396 'icmp' 'exitcond25' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 397 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 397 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 398 [1/1] (1.68ns)   --->   "%f_6 = add i3 %f_1, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14640]   --->   Operation 398 'add' 'f_6' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 399 [1/1] (0.00ns)   --->   "br i1 %exitcond25, label %.preheader49.preheader, label %.preheader50.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14640]   --->   Operation 399 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 400 [1/1] (2.11ns)   --->   "%tmp_5 = add i8 %f_1_cast1, -84" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 400 'add' 'tmp_5' <Predicate = (!exitcond25)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_5_cast = sext i8 %tmp_5 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 401 'sext' 'tmp_5_cast' <Predicate = (!exitcond25)> <Delay = 0.00>
ST_41 : Operation 402 [1/1] (1.66ns)   --->   "br label %.preheader50" [../Desktop/buildTest/lenetSynthMatlab.c:14645]   --->   Operation 402 'br' <Predicate = (!exitcond25)> <Delay = 1.66>
ST_41 : Operation 403 [1/1] (0.00ns)   --->   "%fv14_addr = getelementptr [6 x float]* %fv14, i64 0, i64 0"   --->   Operation 403 'getelementptr' 'fv14_addr' <Predicate = (exitcond25)> <Delay = 0.00>
ST_41 : Operation 404 [1/1] (1.66ns)   --->   "br label %.preheader49" [../Desktop/buildTest/lenetSynthMatlab.c:14689]   --->   Operation 404 'br' <Predicate = (exitcond25)> <Delay = 1.66>

State 42 <SV = 5> <Delay = 4.46>
ST_42 : Operation 405 [1/1] (0.00ns)   --->   "%x_assign = phi float [ 1.000000e+00, %.preheader50.preheader ], [ %rowOutIdx_3, %11 ]"   --->   Operation 405 'phi' 'x_assign' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 406 [1/1] (0.00ns)   --->   "%r_1 = phi i4 [ 0, %.preheader50.preheader ], [ %r_5, %11 ]"   --->   Operation 406 'phi' 'r_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 407 [1/1] (0.00ns)   --->   "%phi_mul4 = phi i13 [ 0, %.preheader50.preheader ], [ %next_mul5, %11 ]"   --->   Operation 407 'phi' 'phi_mul4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 408 [1/1] (0.00ns)   --->   "%phi_mul4_cast = zext i13 %phi_mul4 to i14"   --->   Operation 408 'zext' 'phi_mul4_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 409 [1/1] (2.13ns)   --->   "%next_mul5 = add i13 %phi_mul4, 336"   --->   Operation 409 'add' 'next_mul5' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 410 [1/1] (1.44ns)   --->   "%exitcond24 = icmp eq i4 %r_1, -2" [../Desktop/buildTest/lenetSynthMatlab.c:14645]   --->   Operation 410 'icmp' 'exitcond24' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 411 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind"   --->   Operation 411 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 412 [1/1] (1.77ns)   --->   "%r_5 = add i4 %r_1, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14645]   --->   Operation 412 'add' 'r_5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 413 [1/1] (0.00ns)   --->   "br i1 %exitcond24, label %.preheader152.loopexit, label %6" [../Desktop/buildTest/lenetSynthMatlab.c:14645]   --->   Operation 413 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 414 [1/1] (0.00ns)   --->   "%k_8 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_1, i1 false)" [../Desktop/buildTest/lenetSynthMatlab.c:14646]   --->   Operation 414 'bitconcatenate' 'k_8' <Predicate = (!exitcond24)> <Delay = 0.00>
ST_42 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_19 = or i5 %k_8, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 415 'or' 'tmp_19' <Predicate = (!exitcond24)> <Delay = 0.00>
ST_42 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_47_cast = zext i5 %tmp_19 to i14" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 416 'zext' 'tmp_47_cast' <Predicate = (!exitcond24)> <Delay = 0.00>
ST_42 : Operation 417 [1/1] (4.46ns)   --->   "%tmp_21 = mul i14 %tmp_47_cast, 168" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 417 'mul' 'tmp_21' <Predicate = (!exitcond24)> <Delay = 4.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 418 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:273->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 418 'bitcast' 'p_Val2_s' <Predicate = (!exitcond24)> <Delay = 0.00>
ST_42 : Operation 419 [1/1] (1.66ns)   --->   "br label %7" [../Desktop/buildTest/lenetSynthMatlab.c:14652]   --->   Operation 419 'br' <Predicate = (!exitcond24)> <Delay = 1.66>
ST_42 : Operation 420 [1/1] (0.00ns)   --->   "br label %.preheader152"   --->   Operation 420 'br' <Predicate = (exitcond24)> <Delay = 0.00>

State 43 <SV = 6> <Delay = 8.26>
ST_43 : Operation 421 [1/1] (0.00ns)   --->   "%c_1 = phi i4 [ 0, %6 ], [ %colOutIdx_15, %10 ]"   --->   Operation 421 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 422 [1/1] (1.44ns)   --->   "%exitcond23 = icmp eq i4 %c_1, -2" [../Desktop/buildTest/lenetSynthMatlab.c:14652]   --->   Operation 422 'icmp' 'exitcond23' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 423 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind"   --->   Operation 423 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 424 [1/1] (1.77ns)   --->   "%colOutIdx_15 = add i4 %c_1, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14652]   --->   Operation 424 'add' 'colOutIdx_15' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 425 [1/1] (0.00ns)   --->   "br i1 %exitcond23, label %11, label %8" [../Desktop/buildTest/lenetSynthMatlab.c:14652]   --->   Operation 425 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 426 [1/1] (0.00ns)   --->   "%b_k_5 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_1, i1 false)" [../Desktop/buildTest/lenetSynthMatlab.c:14653]   --->   Operation 426 'bitconcatenate' 'b_k_5' <Predicate = (!exitcond23)> <Delay = 0.00>
ST_43 : Operation 427 [1/1] (0.00ns)   --->   "%b_k_5_cast = zext i5 %b_k_5 to i8" [../Desktop/buildTest/lenetSynthMatlab.c:14653]   --->   Operation 427 'zext' 'b_k_5_cast' <Predicate = (!exitcond23)> <Delay = 0.00>
ST_43 : Operation 428 [1/1] (1.66ns)   --->   "br label %9" [../Desktop/buildTest/lenetSynthMatlab.c:14656]   --->   Operation 428 'br' <Predicate = (!exitcond23)> <Delay = 1.66>
ST_43 : Operation 429 [5/5] (8.26ns)   --->   "%rowOutIdx_3 = fadd float %x_assign, 1.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14682]   --->   Operation 429 'fadd' 'rowOutIdx_3' <Predicate = (exitcond23)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 7> <Delay = 7.28>
ST_44 : Operation 430 [1/1] (0.00ns)   --->   "%j = phi i2 [ 0, %8 ], [ %j_2, %._crit_edge ]"   --->   Operation 430 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i2 %j to i1" [../Desktop/buildTest/lenetSynthMatlab.c:14656]   --->   Operation 431 'trunc' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 432 [1/1] (0.93ns)   --->   "%exitcond22 = icmp eq i2 %j, -2" [../Desktop/buildTest/lenetSynthMatlab.c:14656]   --->   Operation 432 'icmp' 'exitcond22' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 433 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 433 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 434 [1/1] (1.58ns)   --->   "%j_2 = add i2 1, %j" [../Desktop/buildTest/lenetSynthMatlab.c:14656]   --->   Operation 434 'add' 'j_2' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 435 [1/1] (0.00ns)   --->   "br i1 %exitcond22, label %10, label %._crit_edge" [../Desktop/buildTest/lenetSynthMatlab.c:14656]   --->   Operation 435 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 436 [1/1] (0.00ns)   --->   "%p_shl18 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i3(i4 %c_1, i1 %tmp_32, i3 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 436 'bitconcatenate' 'p_shl18' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_44 : Operation 437 [1/1] (0.00ns)   --->   "%p_shl18_cast = zext i8 %p_shl18 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 437 'zext' 'p_shl18_cast' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_44 : Operation 438 [1/1] (0.00ns)   --->   "%p_shl19 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i1.i1(i4 %c_1, i1 %tmp_32, i1 false)" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 438 'bitconcatenate' 'p_shl19' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_44 : Operation 439 [1/1] (0.00ns)   --->   "%p_shl19_cast = zext i6 %p_shl19 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 439 'zext' 'p_shl19_cast' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_44 : Operation 440 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_40 = sub i9 %p_shl18_cast, %p_shl19_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 440 'sub' 'tmp_40' <Predicate = (!exitcond22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 441 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%tmp_44 = add i9 %tmp_40, %f_1_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 441 'add' 'tmp_44' <Predicate = (!exitcond22)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_44_cast = sext i9 %tmp_44 to i14" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 442 'sext' 'tmp_44_cast' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_44 : Operation 443 [1/1] (2.13ns)   --->   "%tmp_45 = add i14 %tmp_44_cast, %phi_mul4_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 443 'add' 'tmp_45' <Predicate = (!exitcond22)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 444 [1/1] (2.13ns)   --->   "%tmp_51 = add i14 %tmp_44_cast, %tmp_21" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 444 'add' 'tmp_51' <Predicate = (!exitcond22)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 445 [1/1] (0.00ns)   --->   "%p_shl22 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %c_1, i3 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 445 'bitconcatenate' 'p_shl22' <Predicate = (exitcond22)> <Delay = 0.00>
ST_44 : Operation 446 [1/1] (0.00ns)   --->   "%p_shl22_cast = zext i7 %p_shl22 to i8" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 446 'zext' 'p_shl22_cast' <Predicate = (exitcond22)> <Delay = 0.00>
ST_44 : Operation 447 [1/1] (2.03ns)   --->   "%tmp_47 = sub i8 %p_shl22_cast, %b_k_5_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 447 'sub' 'tmp_47' <Predicate = (exitcond22)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:279->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 448 'bitselect' 'tmp_50' <Predicate = (exitcond22)> <Delay = 0.00>
ST_44 : Operation 449 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:280->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 449 'partselect' 'loc_V' <Predicate = (exitcond22)> <Delay = 0.00>
ST_44 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_56 = trunc i32 %p_Val2_s to i23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:281->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 450 'trunc' 'tmp_56' <Predicate = (exitcond22)> <Delay = 0.00>
ST_44 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_161_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_56, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 451 'bitconcatenate' 'tmp_161_i_i_i' <Predicate = (exitcond22)> <Delay = 0.00>
ST_44 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_161_i_i_i_cast1 = zext i25 %tmp_161_i_i_i to i79" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 452 'zext' 'tmp_161_i_i_i_cast1' <Predicate = (exitcond22)> <Delay = 0.00>
ST_44 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast = zext i8 %loc_V to i9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 453 'zext' 'tmp_i_i_i_i_cast' <Predicate = (exitcond22)> <Delay = 0.00>
ST_44 : Operation 454 [1/1] (2.11ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 454 'add' 'sh_assign' <Predicate = (exitcond22)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 455 'bitselect' 'tmp_58' <Predicate = (exitcond22)> <Delay = 0.00>
ST_44 : Operation 456 [1/1] (2.11ns)   --->   "%tmp_162_i_i_i = sub i8 127, %loc_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 456 'sub' 'tmp_162_i_i_i' <Predicate = (exitcond22)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_162_i_i_i_cast = sext i8 %tmp_162_i_i_i to i9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 457 'sext' 'tmp_162_i_i_i_cast' <Predicate = (exitcond22)> <Delay = 0.00>
ST_44 : Operation 458 [1/1] (1.08ns)   --->   "%sh_assign_1 = select i1 %tmp_58, i9 %tmp_162_i_i_i_cast, i9 %sh_assign" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 458 'select' 'sh_assign_1' <Predicate = (exitcond22)> <Delay = 1.08> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%sh_assign_1_cast = sext i9 %sh_assign_1 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 459 'sext' 'sh_assign_1_cast' <Predicate = (exitcond22)> <Delay = 0.00>
ST_44 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%sh_assign_1_cast_cas = sext i9 %sh_assign_1 to i25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 460 'sext' 'sh_assign_1_cast_cas' <Predicate = (exitcond22)> <Delay = 0.00>
ST_44 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_163_i_i_i = zext i32 %sh_assign_1_cast to i79" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 461 'zext' 'tmp_163_i_i_i' <Predicate = (exitcond22)> <Delay = 0.00>
ST_44 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_164_i_i_i = lshr i25 %tmp_161_i_i_i, %sh_assign_1_cast_cas" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 462 'lshr' 'tmp_164_i_i_i' <Predicate = (exitcond22)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_165_i_i_i = shl i79 %tmp_161_i_i_i_cast1, %tmp_163_i_i_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 463 'shl' 'tmp_165_i_i_i' <Predicate = (exitcond22)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_164_i_i_i, i32 24)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 464 'bitselect' 'tmp_59' <Predicate = (exitcond22)> <Delay = 0.00>
ST_44 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_64 = zext i1 %tmp_59 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 465 'zext' 'tmp_64' <Predicate = (exitcond22)> <Delay = 0.00>
ST_44 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_65 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_165_i_i_i, i32 24, i32 55)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 466 'partselect' 'tmp_65' <Predicate = (exitcond22)> <Delay = 0.00>
ST_44 : Operation 467 [1/1] (4.08ns) (out node of the LUT)   --->   "%p_Val2_2 = select i1 %tmp_58, i32 %tmp_64, i32 %tmp_65" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 467 'select' 'p_Val2_2' <Predicate = (exitcond22)> <Delay = 4.08> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 45 <SV = 8> <Delay = 3.25>
ST_45 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_45_cast = sext i14 %tmp_45 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 468 'sext' 'tmp_45_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_46 = zext i32 %tmp_45_cast to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 469 'zext' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 470 [1/1] (0.00ns)   --->   "%relu1ActivationMap_a_1 = getelementptr inbounds [4704 x float]* %relu1ActivationMap, i64 0, i64 %tmp_46" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 470 'getelementptr' 'relu1ActivationMap_a_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 471 [2/2] (3.25ns)   --->   "%b_maxval = load float* %relu1ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 471 'load' 'b_maxval' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_45 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_55_cast = sext i14 %tmp_51 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 472 'sext' 'tmp_55_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_53 = zext i32 %tmp_55_cast to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 473 'zext' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 474 [1/1] (0.00ns)   --->   "%relu1ActivationMap_a_2 = getelementptr inbounds [4704 x float]* %relu1ActivationMap, i64 0, i64 %tmp_53" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 474 'getelementptr' 'relu1ActivationMap_a_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 475 [2/2] (3.25ns)   --->   "%b_maxval_1 = load float* %relu1ActivationMap_a_2, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 475 'load' 'b_maxval_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 46 <SV = 9> <Delay = 3.25>
ST_46 : Operation 476 [1/2] (3.25ns)   --->   "%b_maxval = load float* %relu1ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 476 'load' 'b_maxval' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_46 : Operation 477 [1/2] (3.25ns)   --->   "%b_maxval_1 = load float* %relu1ActivationMap_a_2, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 477 'load' 'b_maxval_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 47 <SV = 10> <Delay = 8.04>
ST_47 : Operation 478 [1/1] (0.00ns)   --->   "%b_maxval_to_int = bitcast float %b_maxval to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 478 'bitcast' 'b_maxval_to_int' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_55 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %b_maxval_to_int, i32 23, i32 30)" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 479 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i32 %b_maxval_to_int to i23" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 480 'trunc' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 481 [1/1] (0.00ns)   --->   "%b_maxval_1_to_int = bitcast float %b_maxval_1 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 481 'bitcast' 'b_maxval_1_to_int' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %b_maxval_1_to_int, i32 23, i32 30)" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 482 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i32 %b_maxval_1_to_int to i23" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 483 'trunc' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 484 [1/1] (1.47ns)   --->   "%notlhs3 = icmp ne i8 %tmp_55, -1" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 484 'icmp' 'notlhs3' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 485 [1/1] (2.40ns)   --->   "%notrhs3 = icmp eq i23 %tmp_67, 0" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 485 'icmp' 'notrhs3' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%tmp_61 = or i1 %notrhs3, %notlhs3" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 486 'or' 'tmp_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 487 [1/1] (1.47ns)   --->   "%notlhs4 = icmp ne i8 %tmp_57, -1" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 487 'icmp' 'notlhs4' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 488 [1/1] (2.40ns)   --->   "%notrhs4 = icmp eq i23 %tmp_71, 0" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 488 'icmp' 'notrhs4' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%tmp_66 = or i1 %notrhs4, %notlhs4" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 489 'or' 'tmp_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%tmp_68 = and i1 %tmp_61, %tmp_66" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 490 'and' 'tmp_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 491 [1/1] (6.36ns)   --->   "%tmp_70 = fcmp olt float %b_maxval, %b_maxval_1" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 491 'fcmp' 'tmp_70' <Predicate = true> <Delay = 6.36> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.36> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 492 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_73 = and i1 %tmp_68, %tmp_70" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 492 'and' 'tmp_73' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 493 [1/1] (0.69ns) (out node of the LUT)   --->   "%b_maxval_6 = select i1 %tmp_73, i14 %tmp_51, i14 %tmp_45" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 493 'select' 'b_maxval_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 48 <SV = 11> <Delay = 3.25>
ST_48 : Operation 494 [1/1] (0.00ns)   --->   "%b_maxval_6_cast1 = sext i14 %b_maxval_6 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 494 'sext' 'b_maxval_6_cast1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 495 [1/1] (0.00ns)   --->   "%b_maxval_6_cast = zext i32 %b_maxval_6_cast1 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 495 'zext' 'b_maxval_6_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 496 [1/1] (0.00ns)   --->   "%relu1ActivationMap_a_3 = getelementptr [4704 x float]* %relu1ActivationMap, i64 0, i64 %b_maxval_6_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 496 'getelementptr' 'relu1ActivationMap_a_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 497 [2/2] (3.25ns)   --->   "%b_maxval_8 = load float* %relu1ActivationMap_a_3, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 497 'load' 'b_maxval_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 49 <SV = 12> <Delay = 4.05>
ST_49 : Operation 498 [1/1] (0.00ns)   --->   "%maxval_1_load_2 = load float* %maxval_1" [../Desktop/buildTest/lenetSynthMatlab.c:14666]   --->   Operation 498 'load' 'maxval_1_load_2' <Predicate = (tmp_32)> <Delay = 0.00>
ST_49 : Operation 499 [1/1] (0.00ns)   --->   "%maxval_1_3_load_2 = load float* %maxval_1_3" [../Desktop/buildTest/lenetSynthMatlab.c:14666]   --->   Operation 499 'load' 'maxval_1_3_load_2' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_49 : Operation 500 [1/2] (3.25ns)   --->   "%b_maxval_8 = load float* %relu1ActivationMap_a_3, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 500 'load' 'b_maxval_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_49 : Operation 501 [1/1] (0.79ns)   --->   "%maxval_1_1 = select i1 %tmp_32, float %b_maxval_8, float %maxval_1_3_load_2" [../Desktop/buildTest/lenetSynthMatlab.c:14666]   --->   Operation 501 'select' 'maxval_1_1' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 502 [1/1] (0.79ns)   --->   "%maxval_1_2 = select i1 %tmp_32, float %maxval_1_load_2, float %b_maxval_8" [../Desktop/buildTest/lenetSynthMatlab.c:14666]   --->   Operation 502 'select' 'maxval_1_2' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 503 [1/1] (0.00ns)   --->   "store float %maxval_1_1, float* %maxval_1_3" [../Desktop/buildTest/lenetSynthMatlab.c:14666]   --->   Operation 503 'store' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 504 [1/1] (0.00ns)   --->   "store float %maxval_1_2, float* %maxval_1" [../Desktop/buildTest/lenetSynthMatlab.c:14666]   --->   Operation 504 'store' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 505 [1/1] (0.00ns)   --->   "br label %9" [../Desktop/buildTest/lenetSynthMatlab.c:14656]   --->   Operation 505 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 8> <Delay = 3.49>
ST_50 : Operation 506 [1/1] (2.70ns)   --->   "%p_Val2_6_i_i_i = sub i32 0, %p_Val2_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 506 'sub' 'p_Val2_6_i_i_i' <Predicate = (tmp_50)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 507 [1/1] (0.79ns)   --->   "%p_Val2_6 = select i1 %tmp_50, i32 %p_Val2_6_i_i_i, i32 %p_Val2_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 507 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 51 <SV = 9> <Delay = 8.47>
ST_51 : Operation 508 [1/1] (0.00ns)   --->   "%maxval_1_load_1 = load float* %maxval_1"   --->   Operation 508 'load' 'maxval_1_load_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 509 [1/1] (0.00ns)   --->   "%maxval_1_3_load_1 = load float* %maxval_1_3"   --->   Operation 509 'load' 'maxval_1_3_load_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 510 [1/1] (0.00ns)   --->   "%maxval_0_3_to_int = bitcast float %maxval_1_load_1 to i32"   --->   Operation 510 'bitcast' 'maxval_0_3_to_int' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %maxval_0_3_to_int, i32 23, i32 30)"   --->   Operation 511 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i32 %maxval_0_3_to_int to i23"   --->   Operation 512 'trunc' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 513 [1/1] (0.00ns)   --->   "%maxval_1_3_to_int = bitcast float %maxval_1_3_load_1 to i32"   --->   Operation 513 'bitcast' 'maxval_1_3_to_int' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %maxval_1_3_to_int, i32 23, i32 30)"   --->   Operation 514 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i32 %maxval_1_3_to_int to i23"   --->   Operation 515 'trunc' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 516 [1/1] (1.47ns)   --->   "%notlhs1 = icmp ne i8 %tmp_34, -1"   --->   Operation 516 'icmp' 'notlhs1' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 517 [1/1] (2.40ns)   --->   "%notrhs1 = icmp eq i23 %tmp_35, 0"   --->   Operation 517 'icmp' 'notrhs1' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_38 = or i1 %notrhs1, %notlhs1"   --->   Operation 518 'or' 'tmp_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 519 [1/1] (1.47ns)   --->   "%notlhs2 = icmp ne i8 %tmp_36, -1"   --->   Operation 519 'icmp' 'notlhs2' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 520 [1/1] (2.40ns)   --->   "%notrhs2 = icmp eq i23 %tmp_37, 0"   --->   Operation 520 'icmp' 'notrhs2' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_39 = or i1 %notrhs2, %notlhs2"   --->   Operation 521 'or' 'tmp_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_41 = and i1 %tmp_38, %tmp_39"   --->   Operation 522 'and' 'tmp_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 523 [1/1] (6.36ns)   --->   "%tmp_42 = fcmp olt float %maxval_1_load_1, %maxval_1_3_load_1" [../Desktop/buildTest/lenetSynthMatlab.c:14669]   --->   Operation 523 'fcmp' 'tmp_42' <Predicate = true> <Delay = 6.36> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.36> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 524 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_43 = and i1 %tmp_41, %tmp_42" [../Desktop/buildTest/lenetSynthMatlab.c:14669]   --->   Operation 524 'and' 'tmp_43' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 525 [1/1] (8.47ns)   --->   "%tmp_60 = mul i32 84, %p_Val2_6" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 525 'mul' 'tmp_60' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 526 [1/1] (0.79ns) (out node of the LUT)   --->   "%maxval_1_3_maxval_0_3 = select i1 %tmp_43, float %maxval_1_3_load_1, float %maxval_1_load_1" [../Desktop/buildTest/lenetSynthMatlab.c:14669]   --->   Operation 526 'select' 'maxval_1_3_maxval_0_3' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 52 <SV = 10> <Delay = 7.76>
ST_52 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_58_cast = sext i8 %tmp_47 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 527 'sext' 'tmp_58_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 528 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %tmp_60, %tmp_58_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 528 'add' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 529 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_62 = add i32 %tmp_5_cast, %tmp7" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 529 'add' 'tmp_62' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_63 = sext i32 %tmp_62 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 530 'sext' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 531 [1/1] (0.00ns)   --->   "%pool1ActivationMap_a_1 = getelementptr inbounds [1176 x float]* %pool1ActivationMap, i64 0, i64 %tmp_63" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 531 'getelementptr' 'pool1ActivationMap_a_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 532 [1/1] (3.25ns)   --->   "store float %maxval_1_3_maxval_0_3, float* %pool1ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 532 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_52 : Operation 533 [1/1] (0.00ns)   --->   "br label %7" [../Desktop/buildTest/lenetSynthMatlab.c:14652]   --->   Operation 533 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 7> <Delay = 8.26>
ST_53 : Operation 534 [4/5] (8.26ns)   --->   "%rowOutIdx_3 = fadd float %x_assign, 1.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14682]   --->   Operation 534 'fadd' 'rowOutIdx_3' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 8> <Delay = 8.26>
ST_54 : Operation 535 [3/5] (8.26ns)   --->   "%rowOutIdx_3 = fadd float %x_assign, 1.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14682]   --->   Operation 535 'fadd' 'rowOutIdx_3' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 9> <Delay = 8.26>
ST_55 : Operation 536 [2/5] (8.26ns)   --->   "%rowOutIdx_3 = fadd float %x_assign, 1.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14682]   --->   Operation 536 'fadd' 'rowOutIdx_3' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 10> <Delay = 8.26>
ST_56 : Operation 537 [1/5] (8.26ns)   --->   "%rowOutIdx_3 = fadd float %x_assign, 1.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14682]   --->   Operation 537 'fadd' 'rowOutIdx_3' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 538 [1/1] (0.00ns)   --->   "br label %.preheader50" [../Desktop/buildTest/lenetSynthMatlab.c:14645]   --->   Operation 538 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 5> <Delay = 3.25>
ST_57 : Operation 539 [1/1] (0.00ns)   --->   "%f_2 = phi i5 [ 0, %.preheader49.preheader ], [ %f_7, %.preheader49.loopexit ]"   --->   Operation 539 'phi' 'f_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 540 [1/1] (0.00ns)   --->   "%f_2_cast = zext i5 %f_2 to i8" [../Desktop/buildTest/lenetSynthMatlab.c:14689]   --->   Operation 540 'zext' 'f_2_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 541 [1/1] (1.44ns)   --->   "%exitcond21 = icmp eq i5 %f_2, -16" [../Desktop/buildTest/lenetSynthMatlab.c:14689]   --->   Operation 541 'icmp' 'exitcond21' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 542 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 542 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 543 [1/1] (1.86ns)   --->   "%f_7 = add i5 %f_2, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14689]   --->   Operation 543 'add' 'f_7' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 544 [1/1] (0.00ns)   --->   "br i1 %exitcond21, label %.preheader43.preheader, label %.preheader48.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14689]   --->   Operation 544 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_10 = zext i5 %f_2 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 545 'zext' 'tmp_10' <Predicate = (!exitcond21)> <Delay = 0.00>
ST_57 : Operation 546 [1/1] (0.00ns)   --->   "%biasConv2_addr = getelementptr inbounds [16 x float]* @biasConv2, i64 0, i64 %tmp_10" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 546 'getelementptr' 'biasConv2_addr' <Predicate = (!exitcond21)> <Delay = 0.00>
ST_57 : Operation 547 [2/2] (3.25ns)   --->   "%biasConv2_load = load float* %biasConv2_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 547 'load' 'biasConv2_load' <Predicate = (!exitcond21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_57 : Operation 548 [1/1] (1.66ns)   --->   "br label %.preheader43" [../Desktop/buildTest/lenetSynthMatlab.c:14719]   --->   Operation 548 'br' <Predicate = (exitcond21)> <Delay = 1.66>

State 58 <SV = 6> <Delay = 3.25>
ST_58 : Operation 549 [1/2] (3.25ns)   --->   "%biasConv2_load = load float* %biasConv2_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 549 'load' 'biasConv2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_58 : Operation 550 [1/1] (1.66ns)   --->   "br label %.preheader48" [../Desktop/buildTest/lenetSynthMatlab.c:14693]   --->   Operation 550 'br' <Predicate = true> <Delay = 1.66>

State 59 <SV = 7> <Delay = 2.12>
ST_59 : Operation 551 [1/1] (0.00ns)   --->   "%r_2 = phi i4 [ 0, %.preheader48.preheader ], [ %r_6, %.preheader48.loopexit ]"   --->   Operation 551 'phi' 'r_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 552 [1/1] (1.44ns)   --->   "%exitcond20 = icmp eq i4 %r_2, -6" [../Desktop/buildTest/lenetSynthMatlab.c:14693]   --->   Operation 552 'icmp' 'exitcond20' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 553 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 553 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 554 [1/1] (1.77ns)   --->   "%r_6 = add i4 %r_2, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14693]   --->   Operation 554 'add' 'r_6' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 555 [1/1] (0.00ns)   --->   "br i1 %exitcond20, label %.preheader49.loopexit, label %.preheader47.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14693]   --->   Operation 555 'br' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 556 [1/1] (0.00ns)   --->   "%p_shl9 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %r_2, i7 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 556 'bitconcatenate' 'p_shl9' <Predicate = (!exitcond20)> <Delay = 0.00>
ST_59 : Operation 557 [1/1] (0.00ns)   --->   "%p_shl10 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %r_2, i5 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 557 'bitconcatenate' 'p_shl10' <Predicate = (!exitcond20)> <Delay = 0.00>
ST_59 : Operation 558 [1/1] (0.00ns)   --->   "%p_shl10_cast = zext i9 %p_shl10 to i11" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 558 'zext' 'p_shl10_cast' <Predicate = (!exitcond20)> <Delay = 0.00>
ST_59 : Operation 559 [1/1] (2.12ns)   --->   "%tmp13 = add i11 %p_shl10_cast, %p_shl9" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 559 'add' 'tmp13' <Predicate = (!exitcond20)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 560 [1/1] (1.66ns)   --->   "br label %.preheader47" [../Desktop/buildTest/lenetSynthMatlab.c:14695]   --->   Operation 560 'br' <Predicate = (!exitcond20)> <Delay = 1.66>
ST_59 : Operation 561 [1/1] (0.00ns)   --->   "br label %.preheader49"   --->   Operation 561 'br' <Predicate = (exitcond20)> <Delay = 0.00>

State 60 <SV = 8> <Delay = 1.77>
ST_60 : Operation 562 [1/1] (0.00ns)   --->   "%c_2 = phi i4 [ %c_5, %e_sum.exit ], [ 0, %.preheader47.preheader ]"   --->   Operation 562 'phi' 'c_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 563 [1/1] (1.44ns)   --->   "%exitcond19 = icmp eq i4 %c_2, -6" [../Desktop/buildTest/lenetSynthMatlab.c:14695]   --->   Operation 563 'icmp' 'exitcond19' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 564 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 564 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 565 [1/1] (1.77ns)   --->   "%c_5 = add i4 %c_2, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14695]   --->   Operation 565 'add' 'c_5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 566 [1/1] (0.00ns)   --->   "br i1 %exitcond19, label %.preheader48.loopexit, label %.preheader46.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14695]   --->   Operation 566 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 567 [1/1] (1.66ns)   --->   "br label %.preheader46" [../Desktop/buildTest/lenetSynthMatlab.c:14698]   --->   Operation 567 'br' <Predicate = (!exitcond19)> <Delay = 1.66>
ST_60 : Operation 568 [1/1] (0.00ns)   --->   "br label %.preheader48"   --->   Operation 568 'br' <Predicate = (exitcond19)> <Delay = 0.00>

State 61 <SV = 9> <Delay = 6.14>
ST_61 : Operation 569 [1/1] (0.00ns)   --->   "%k_2 = phi i3 [ %k_14, %.preheader46.loopexit ], [ 0, %.preheader46.preheader ]"   --->   Operation 569 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 570 [1/1] (0.00ns)   --->   "%k_2_cast = zext i3 %k_2 to i4" [../Desktop/buildTest/lenetSynthMatlab.c:14698]   --->   Operation 570 'zext' 'k_2_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 571 [1/1] (1.18ns)   --->   "%exitcond18 = icmp eq i3 %k_2, -3" [../Desktop/buildTest/lenetSynthMatlab.c:14698]   --->   Operation 571 'icmp' 'exitcond18' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 572 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 572 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 573 [1/1] (1.68ns)   --->   "%k_14 = add i3 %k_2, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14698]   --->   Operation 573 'add' 'k_14' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 574 [1/1] (0.00ns)   --->   "br i1 %exitcond18, label %13, label %.preheader45.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14698]   --->   Operation 574 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 575 [1/1] (1.77ns)   --->   "%tmp_74 = add i4 %k_2_cast, %r_2" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 575 'add' 'tmp_74' <Predicate = (!exitcond18)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_74_cast_cast = zext i4 %tmp_74 to i12" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 576 'zext' 'tmp_74_cast_cast' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_61 : Operation 577 [1/1] (4.37ns)   --->   "%tmp_75 = mul i12 %tmp_74_cast_cast, 84" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 577 'mul' 'tmp_75' <Predicate = (!exitcond18)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 578 [1/1] (0.00ns)   --->   "%p_shl15 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %k_2, i5 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 578 'bitconcatenate' 'p_shl15' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_61 : Operation 579 [1/1] (0.00ns)   --->   "%p_shl15_cast1 = zext i8 %p_shl15 to i13" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 579 'zext' 'p_shl15_cast1' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_61 : Operation 580 [1/1] (0.00ns)   --->   "%p_shl15_cast = zext i8 %p_shl15 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 580 'zext' 'p_shl15_cast' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_61 : Operation 581 [1/1] (0.00ns)   --->   "%p_shl16 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %k_2, i1 false)" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 581 'bitconcatenate' 'p_shl16' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_61 : Operation 582 [1/1] (0.00ns)   --->   "%p_shl16_cast = zext i4 %p_shl16 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 582 'zext' 'p_shl16_cast' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_61 : Operation 583 [1/1] (2.11ns)   --->   "%tmp_76 = sub i9 %p_shl15_cast, %p_shl16_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 583 'sub' 'tmp_76' <Predicate = (!exitcond18)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 584 [1/1] (0.00ns)   --->   "%p_shl17 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %k_2, i9 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 584 'bitconcatenate' 'p_shl17' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_61 : Operation 585 [1/1] (0.00ns)   --->   "%p_shl17_cast = zext i12 %p_shl17 to i13" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 585 'zext' 'p_shl17_cast' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_61 : Operation 586 [1/1] (2.13ns)   --->   "%tmp_79 = sub i13 %p_shl17_cast, %p_shl15_cast1" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 586 'sub' 'tmp_79' <Predicate = (!exitcond18)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 587 [1/1] (1.66ns)   --->   "br label %.preheader45" [../Desktop/buildTest/lenetSynthMatlab.c:14699]   --->   Operation 587 'br' <Predicate = (!exitcond18)> <Delay = 1.66>
ST_61 : Operation 588 [2/2] (0.00ns)   --->   "call fastcc void @c_sum([150 x float]* %fv12, [30 x float]* %fv13) nounwind" [../Desktop/buildTest/lenetSynthMatlab.c:14710]   --->   Operation 588 'call' <Predicate = (exitcond18)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 10> <Delay = 3.80>
ST_62 : Operation 589 [1/1] (0.00ns)   --->   "%colOutIdx_3 = phi i3 [ 0, %.preheader45.preheader ], [ %colOutIdx_10, %.preheader45.loopexit ]"   --->   Operation 589 'phi' 'colOutIdx_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 590 [1/1] (0.00ns)   --->   "%colOutIdx_3_cast = zext i3 %colOutIdx_3 to i4" [../Desktop/buildTest/lenetSynthMatlab.c:14699]   --->   Operation 590 'zext' 'colOutIdx_3_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 591 [1/1] (1.18ns)   --->   "%exitcond17 = icmp eq i3 %colOutIdx_3, -3" [../Desktop/buildTest/lenetSynthMatlab.c:14699]   --->   Operation 591 'icmp' 'exitcond17' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 592 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 592 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 593 [1/1] (1.68ns)   --->   "%colOutIdx_10 = add i3 %colOutIdx_3, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14699]   --->   Operation 593 'add' 'colOutIdx_10' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 594 [1/1] (0.00ns)   --->   "br i1 %exitcond17, label %.preheader46.loopexit, label %.preheader44.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14699]   --->   Operation 594 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 595 [1/1] (1.77ns)   --->   "%tmp_86 = add i4 %colOutIdx_3_cast, %c_2" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 595 'add' 'tmp_86' <Predicate = (!exitcond17)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 596 [1/1] (0.00ns)   --->   "%p_shl26 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_86, i3 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 596 'bitconcatenate' 'p_shl26' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_62 : Operation 597 [1/1] (0.00ns)   --->   "%p_shl26_cast = zext i7 %p_shl26 to i8" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 597 'zext' 'p_shl26_cast' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_62 : Operation 598 [1/1] (0.00ns)   --->   "%p_shl27 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_86, i1 false)" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 598 'bitconcatenate' 'p_shl27' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_62 : Operation 599 [1/1] (0.00ns)   --->   "%p_shl27_cast = zext i5 %p_shl27 to i8" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 599 'zext' 'p_shl27_cast' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_62 : Operation 600 [1/1] (2.03ns)   --->   "%tmp_87 = sub i8 %p_shl26_cast, %p_shl27_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 600 'sub' 'tmp_87' <Predicate = (!exitcond17)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 601 [1/1] (0.00ns)   --->   "%p_shl28 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %colOutIdx_3, i3 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 601 'bitconcatenate' 'p_shl28' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_62 : Operation 602 [1/1] (0.00ns)   --->   "%p_shl28_cast = zext i6 %p_shl28 to i7" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 602 'zext' 'p_shl28_cast' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_62 : Operation 603 [1/1] (0.00ns)   --->   "%p_shl29 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %colOutIdx_3, i1 false)" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 603 'bitconcatenate' 'p_shl29' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_62 : Operation 604 [1/1] (0.00ns)   --->   "%p_shl29_cast = zext i4 %p_shl29 to i7" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 604 'zext' 'p_shl29_cast' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_62 : Operation 605 [1/1] (1.94ns)   --->   "%tmp_88 = sub i7 %p_shl28_cast, %p_shl29_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 605 'sub' 'tmp_88' <Predicate = (!exitcond17)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 606 [1/1] (0.00ns)   --->   "%p_shl30 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %colOutIdx_3, i7 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 606 'bitconcatenate' 'p_shl30' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_62 : Operation 607 [1/1] (0.00ns)   --->   "%p_shl30_cast = zext i10 %p_shl30 to i11" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 607 'zext' 'p_shl30_cast' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_62 : Operation 608 [1/1] (0.00ns)   --->   "%p_shl31 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %colOutIdx_3, i5 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 608 'bitconcatenate' 'p_shl31' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_62 : Operation 609 [1/1] (0.00ns)   --->   "%p_shl31_cast = zext i8 %p_shl31 to i11" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 609 'zext' 'p_shl31_cast' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_62 : Operation 610 [1/1] (2.12ns)   --->   "%tmp_89 = sub i11 %p_shl30_cast, %p_shl31_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 610 'sub' 'tmp_89' <Predicate = (!exitcond17)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 611 [1/1] (1.66ns)   --->   "br label %.preheader44" [../Desktop/buildTest/lenetSynthMatlab.c:14700]   --->   Operation 611 'br' <Predicate = (!exitcond17)> <Delay = 1.66>
ST_62 : Operation 612 [1/1] (0.00ns)   --->   "br label %.preheader46"   --->   Operation 612 'br' <Predicate = (exitcond17)> <Delay = 0.00>

State 63 <SV = 11> <Delay = 7.51>
ST_63 : Operation 613 [1/1] (0.00ns)   --->   "%b_k_1 = phi i3 [ %b_k_8, %12 ], [ 0, %.preheader44.preheader ]"   --->   Operation 613 'phi' 'b_k_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 614 [1/1] (0.00ns)   --->   "%b_k_1_cast = zext i3 %b_k_1 to i8" [../Desktop/buildTest/lenetSynthMatlab.c:14700]   --->   Operation 614 'zext' 'b_k_1_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 615 [1/1] (0.00ns)   --->   "%b_k_1_cast1 = zext i3 %b_k_1 to i7" [../Desktop/buildTest/lenetSynthMatlab.c:14700]   --->   Operation 615 'zext' 'b_k_1_cast1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 616 [1/1] (1.18ns)   --->   "%exitcond16 = icmp eq i3 %b_k_1, -2" [../Desktop/buildTest/lenetSynthMatlab.c:14700]   --->   Operation 616 'icmp' 'exitcond16' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 617 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 617 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 618 [1/1] (1.68ns)   --->   "%b_k_8 = add i3 %b_k_1, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14700]   --->   Operation 618 'add' 'b_k_8' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 619 [1/1] (0.00ns)   --->   "br i1 %exitcond16, label %.preheader45.loopexit, label %12" [../Desktop/buildTest/lenetSynthMatlab.c:14700]   --->   Operation 619 'br' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 620 [1/1] (2.11ns)   --->   "%tmp9 = add i8 %tmp_87, %b_k_1_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 620 'add' 'tmp9' <Predicate = (!exitcond16)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 621 [1/1] (0.00ns)   --->   "%tmp9_cast = sext i8 %tmp9 to i12" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 621 'sext' 'tmp9_cast' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_63 : Operation 622 [1/1] (2.13ns)   --->   "%tmp_98 = add i12 %tmp9_cast, %tmp_75" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 622 'add' 'tmp_98' <Predicate = (!exitcond16)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_98_cast = sext i12 %tmp_98 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 623 'sext' 'tmp_98_cast' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_63 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_99 = zext i32 %tmp_98_cast to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 624 'zext' 'tmp_99' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_63 : Operation 625 [1/1] (0.00ns)   --->   "%pool1ActivationMap_a_2 = getelementptr inbounds [1176 x float]* %pool1ActivationMap, i64 0, i64 %tmp_99" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 625 'getelementptr' 'pool1ActivationMap_a_2' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_63 : Operation 626 [2/2] (3.25ns)   --->   "%pool1ActivationMap_l = load float* %pool1ActivationMap_a_2, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 626 'load' 'pool1ActivationMap_l' <Predicate = (!exitcond16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_63 : Operation 627 [1/1] (2.03ns)   --->   "%tmp10 = add i7 %tmp_88, %b_k_1_cast1" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 627 'add' 'tmp10' <Predicate = (!exitcond16)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 628 [1/1] (0.00ns)   --->   "%tmp10_cast = sext i7 %tmp10 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 628 'sext' 'tmp10_cast' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_63 : Operation 629 [1/1] (2.11ns)   --->   "%tmp_101 = add i9 %tmp10_cast, %tmp_76" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 629 'add' 'tmp_101' <Predicate = (!exitcond16)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_103 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %b_k_1, i4 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 630 'bitconcatenate' 'tmp_103' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_63 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_103_cast = zext i7 %tmp_103 to i11" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 631 'zext' 'tmp_103_cast' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_63 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_113 = call i8 @_ssdm_op_PartSelect.i8.i13.i32.i32(i13 %tmp_79, i32 5, i32 12)" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 632 'partselect' 'tmp_113' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_63 : Operation 633 [1/1] (0.00ns)   --->   "%tmp11 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_113, i5 %f_2)" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 633 'bitconcatenate' 'tmp11' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_63 : Operation 634 [1/1] (2.12ns)   --->   "%tmp12 = add i11 %tmp_89, %tmp_103_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 634 'add' 'tmp12' <Predicate = (!exitcond16)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 635 [1/1] (0.00ns)   --->   "%tmp12_cast = sext i11 %tmp12 to i13" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 635 'sext' 'tmp12_cast' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_63 : Operation 636 [1/1] (2.13ns)   --->   "%tmp_106 = add i13 %tmp12_cast, %tmp11" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 636 'add' 'tmp_106' <Predicate = (!exitcond16)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_106_cast = sext i13 %tmp_106 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 637 'sext' 'tmp_106_cast' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_63 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_107 = zext i32 %tmp_106_cast to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 638 'zext' 'tmp_107' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_63 : Operation 639 [1/1] (0.00ns)   --->   "%weightsConv2_addr = getelementptr inbounds [2400 x float]* @weightsConv2, i64 0, i64 %tmp_107" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 639 'getelementptr' 'weightsConv2_addr' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_63 : Operation 640 [2/2] (3.25ns)   --->   "%weightsConv2_load = load float* %weightsConv2_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 640 'load' 'weightsConv2_load' <Predicate = (!exitcond16)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_63 : Operation 641 [1/1] (0.00ns)   --->   "br label %.preheader45"   --->   Operation 641 'br' <Predicate = (exitcond16)> <Delay = 0.00>

State 64 <SV = 12> <Delay = 3.25>
ST_64 : Operation 642 [1/2] (3.25ns)   --->   "%pool1ActivationMap_l = load float* %pool1ActivationMap_a_2, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 642 'load' 'pool1ActivationMap_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_64 : Operation 643 [1/2] (3.25ns)   --->   "%weightsConv2_load = load float* %weightsConv2_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 643 'load' 'weightsConv2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 65 <SV = 13> <Delay = 5.78>
ST_65 : Operation 644 [4/4] (5.78ns)   --->   "%tmp_108 = fmul float %weightsConv2_load, %pool1ActivationMap_l" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 644 'fmul' 'tmp_108' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 14> <Delay = 5.78>
ST_66 : Operation 645 [3/4] (5.78ns)   --->   "%tmp_108 = fmul float %weightsConv2_load, %pool1ActivationMap_l" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 645 'fmul' 'tmp_108' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 15> <Delay = 5.78>
ST_67 : Operation 646 [2/4] (5.78ns)   --->   "%tmp_108 = fmul float %weightsConv2_load, %pool1ActivationMap_l" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 646 'fmul' 'tmp_108' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 16> <Delay = 5.78>
ST_68 : Operation 647 [1/4] (5.78ns)   --->   "%tmp_108 = fmul float %weightsConv2_load, %pool1ActivationMap_l" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 647 'fmul' 'tmp_108' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 17> <Delay = 3.25>
ST_69 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_101_cast = sext i9 %tmp_101 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 648 'sext' 'tmp_101_cast' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_102 = zext i32 %tmp_101_cast to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 649 'zext' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 650 [1/1] (0.00ns)   --->   "%fv12_addr = getelementptr inbounds [150 x float]* %fv12, i64 0, i64 %tmp_102" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 650 'getelementptr' 'fv12_addr' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 651 [1/1] (3.25ns)   --->   "store float %tmp_108, float* %fv12_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 651 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_69 : Operation 652 [1/1] (0.00ns)   --->   "br label %.preheader44" [../Desktop/buildTest/lenetSynthMatlab.c:14700]   --->   Operation 652 'br' <Predicate = true> <Delay = 0.00>

State 70 <SV = 10> <Delay = 0.00>
ST_70 : Operation 653 [1/2] (0.00ns)   --->   "call fastcc void @c_sum([150 x float]* %fv12, [30 x float]* %fv13) nounwind" [../Desktop/buildTest/lenetSynthMatlab.c:14710]   --->   Operation 653 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 11> <Delay = 0.00>
ST_71 : Operation 654 [2/2] (0.00ns)   --->   "call fastcc void @d_sum([30 x float]* %fv13, [6 x float]* %fv14) nounwind" [../Desktop/buildTest/lenetSynthMatlab.c:14711]   --->   Operation 654 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 12> <Delay = 0.00>
ST_72 : Operation 655 [1/2] (0.00ns)   --->   "call fastcc void @d_sum([30 x float]* %fv13, [6 x float]* %fv14) nounwind" [../Desktop/buildTest/lenetSynthMatlab.c:14711]   --->   Operation 655 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 13> <Delay = 2.15>
ST_73 : Operation 656 [2/2] (2.15ns)   --->   "%y_2 = load float* %fv14_addr, align 16" [../Desktop/buildTest/sum.c:86->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 656 'load' 'y_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 74 <SV = 14> <Delay = 2.15>
ST_74 : Operation 657 [1/2] (2.15ns)   --->   "%y_2 = load float* %fv14_addr, align 16" [../Desktop/buildTest/sum.c:86->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 657 'load' 'y_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_74 : Operation 658 [1/1] (1.66ns)   --->   "br label %14" [../Desktop/buildTest/sum.c:87->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 658 'br' <Predicate = true> <Delay = 1.66>

State 75 <SV = 15> <Delay = 8.26>
ST_75 : Operation 659 [1/1] (0.00ns)   --->   "%y3_i = phi float [ %y_2, %13 ], [ %y_3, %15 ]"   --->   Operation 659 'phi' 'y3_i' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 660 [1/1] (0.00ns)   --->   "%k_i1 = phi i3 [ 0, %13 ], [ %k_20, %15 ]"   --->   Operation 660 'phi' 'k_i1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 661 [1/1] (1.18ns)   --->   "%exitcond_i1 = icmp eq i3 %k_i1, -3" [../Desktop/buildTest/sum.c:87->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 661 'icmp' 'exitcond_i1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 662 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 662 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 663 [1/1] (1.68ns)   --->   "%k_20 = add i3 %k_i1, 1" [../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 663 'add' 'k_20' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 664 [1/1] (0.00ns)   --->   "br i1 %exitcond_i1, label %e_sum.exit, label %15" [../Desktop/buildTest/sum.c:87->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 664 'br' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_i1 = zext i3 %k_20 to i64" [../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 665 'zext' 'tmp_i1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_75 : Operation 666 [1/1] (0.00ns)   --->   "%fv14_addr_1 = getelementptr [6 x float]* %fv14, i64 0, i64 %tmp_i1" [../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 666 'getelementptr' 'fv14_addr_1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_75 : Operation 667 [2/2] (2.15ns)   --->   "%fv14_load = load float* %fv14_addr_1, align 4" [../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 667 'load' 'fv14_load' <Predicate = (!exitcond_i1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_75 : Operation 668 [5/5] (8.26ns)   --->   "%tmp_77 = fadd float %y3_i, %biasConv2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 668 'fadd' 'tmp_77' <Predicate = (exitcond_i1)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_78 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %c_2, i4 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 669 'bitconcatenate' 'tmp_78' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_75 : Operation 670 [1/1] (2.11ns)   --->   "%tmp14 = add i8 %tmp_78, %f_2_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 670 'add' 'tmp14' <Predicate = (exitcond_i1)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 671 [1/1] (0.00ns)   --->   "%tmp14_cast = zext i8 %tmp14 to i11" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 671 'zext' 'tmp14_cast' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_75 : Operation 672 [1/1] (2.12ns)   --->   "%tmp_80 = add i11 %tmp13, %tmp14_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 672 'add' 'tmp_80' <Predicate = (exitcond_i1)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 16> <Delay = 2.15>
ST_76 : Operation 673 [1/2] (2.15ns)   --->   "%fv14_load = load float* %fv14_addr_1, align 4" [../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 673 'load' 'fv14_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 77 <SV = 17> <Delay = 8.26>
ST_77 : Operation 674 [5/5] (8.26ns)   --->   "%y_3 = fadd float %y3_i, %fv14_load" [../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 674 'fadd' 'y_3' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 18> <Delay = 8.26>
ST_78 : Operation 675 [4/5] (8.26ns)   --->   "%y_3 = fadd float %y3_i, %fv14_load" [../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 675 'fadd' 'y_3' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 19> <Delay = 8.26>
ST_79 : Operation 676 [3/5] (8.26ns)   --->   "%y_3 = fadd float %y3_i, %fv14_load" [../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 676 'fadd' 'y_3' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 20> <Delay = 8.26>
ST_80 : Operation 677 [2/5] (8.26ns)   --->   "%y_3 = fadd float %y3_i, %fv14_load" [../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 677 'fadd' 'y_3' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 21> <Delay = 8.26>
ST_81 : Operation 678 [1/5] (8.26ns)   --->   "%y_3 = fadd float %y3_i, %fv14_load" [../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 678 'fadd' 'y_3' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 679 [1/1] (0.00ns)   --->   "br label %14" [../Desktop/buildTest/sum.c:87->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 679 'br' <Predicate = true> <Delay = 0.00>

State 82 <SV = 16> <Delay = 8.26>
ST_82 : Operation 680 [4/5] (8.26ns)   --->   "%tmp_77 = fadd float %y3_i, %biasConv2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 680 'fadd' 'tmp_77' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 17> <Delay = 8.26>
ST_83 : Operation 681 [3/5] (8.26ns)   --->   "%tmp_77 = fadd float %y3_i, %biasConv2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 681 'fadd' 'tmp_77' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 18> <Delay = 8.26>
ST_84 : Operation 682 [2/5] (8.26ns)   --->   "%tmp_77 = fadd float %y3_i, %biasConv2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 682 'fadd' 'tmp_77' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 19> <Delay = 8.26>
ST_85 : Operation 683 [1/5] (8.26ns)   --->   "%tmp_77 = fadd float %y3_i, %biasConv2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 683 'fadd' 'tmp_77' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 20> <Delay = 3.25>
ST_86 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_81 = zext i11 %tmp_80 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 684 'zext' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 685 [1/1] (0.00ns)   --->   "%conv2ActivationMap_a = getelementptr inbounds [1600 x float]* %conv2ActivationMap, i64 0, i64 %tmp_81" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 685 'getelementptr' 'conv2ActivationMap_a' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 686 [1/1] (3.25ns)   --->   "store float %tmp_77, float* %conv2ActivationMap_a, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 686 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_86 : Operation 687 [1/1] (0.00ns)   --->   "br label %.preheader47" [../Desktop/buildTest/lenetSynthMatlab.c:14695]   --->   Operation 687 'br' <Predicate = true> <Delay = 0.00>

State 87 <SV = 6> <Delay = 2.12>
ST_87 : Operation 688 [1/1] (0.00ns)   --->   "%k_3 = phi i4 [ %k_11, %.preheader43.loopexit ], [ 0, %.preheader43.preheader ]"   --->   Operation 688 'phi' 'k_3' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 689 [1/1] (1.44ns)   --->   "%exitcond15 = icmp eq i4 %k_3, -6" [../Desktop/buildTest/lenetSynthMatlab.c:14719]   --->   Operation 689 'icmp' 'exitcond15' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 690 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 690 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 691 [1/1] (1.77ns)   --->   "%k_11 = add i4 %k_3, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14719]   --->   Operation 691 'add' 'k_11' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 692 [1/1] (0.00ns)   --->   "br i1 %exitcond15, label %meminst60.preheader, label %.preheader42.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14719]   --->   Operation 692 'br' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 693 [1/1] (0.00ns)   --->   "%p_shl3 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %k_3, i7 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 693 'bitconcatenate' 'p_shl3' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_87 : Operation 694 [1/1] (0.00ns)   --->   "%p_shl4 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %k_3, i5 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 694 'bitconcatenate' 'p_shl4' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_87 : Operation 695 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i9 %p_shl4 to i11" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 695 'zext' 'p_shl4_cast' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_87 : Operation 696 [1/1] (2.12ns)   --->   "%tmp8 = add i11 %p_shl4_cast, %p_shl3" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 696 'add' 'tmp8' <Predicate = (!exitcond15)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 697 [1/1] (1.66ns)   --->   "br label %.preheader42" [../Desktop/buildTest/lenetSynthMatlab.c:14720]   --->   Operation 697 'br' <Predicate = (!exitcond15)> <Delay = 1.66>
ST_87 : Operation 698 [1/1] (1.66ns)   --->   "br label %meminst60" [../Desktop/buildTest/lenetSynthMatlab.c:14734]   --->   Operation 698 'br' <Predicate = (exitcond15)> <Delay = 1.66>

State 88 <SV = 7> <Delay = 1.77>
ST_88 : Operation 699 [1/1] (0.00ns)   --->   "%colOutIdx_4 = phi i4 [ 0, %.preheader42.preheader ], [ %colOutIdx_5, %.preheader42.loopexit ]"   --->   Operation 699 'phi' 'colOutIdx_4' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 700 [1/1] (1.44ns)   --->   "%exitcond14 = icmp eq i4 %colOutIdx_4, -6" [../Desktop/buildTest/lenetSynthMatlab.c:14720]   --->   Operation 700 'icmp' 'exitcond14' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 701 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 701 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 702 [1/1] (1.77ns)   --->   "%colOutIdx_5 = add i4 %colOutIdx_4, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14720]   --->   Operation 702 'add' 'colOutIdx_5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 703 [1/1] (0.00ns)   --->   "br i1 %exitcond14, label %.preheader43.loopexit, label %.preheader41.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14720]   --->   Operation 703 'br' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_33 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %colOutIdx_4, i4 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 704 'bitconcatenate' 'tmp_33' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_88 : Operation 705 [1/1] (1.66ns)   --->   "br label %.preheader41" [../Desktop/buildTest/lenetSynthMatlab.c:14721]   --->   Operation 705 'br' <Predicate = (!exitcond14)> <Delay = 1.66>
ST_88 : Operation 706 [1/1] (0.00ns)   --->   "br label %.preheader43"   --->   Operation 706 'br' <Predicate = (exitcond14)> <Delay = 0.00>

State 89 <SV = 8> <Delay = 7.49>
ST_89 : Operation 707 [1/1] (0.00ns)   --->   "%b_k_2 = phi i5 [ %b_k_6, %16 ], [ 0, %.preheader41.preheader ]"   --->   Operation 707 'phi' 'b_k_2' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 708 [1/1] (0.00ns)   --->   "%b_k_2_cast = zext i5 %b_k_2 to i8" [../Desktop/buildTest/lenetSynthMatlab.c:14721]   --->   Operation 708 'zext' 'b_k_2_cast' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 709 [1/1] (1.44ns)   --->   "%exitcond13 = icmp eq i5 %b_k_2, -16" [../Desktop/buildTest/lenetSynthMatlab.c:14721]   --->   Operation 709 'icmp' 'exitcond13' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 710 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 710 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 711 [1/1] (1.86ns)   --->   "%b_k_6 = add i5 %b_k_2, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14721]   --->   Operation 711 'add' 'b_k_6' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 712 [1/1] (0.00ns)   --->   "br i1 %exitcond13, label %.preheader42.loopexit, label %16" [../Desktop/buildTest/lenetSynthMatlab.c:14721]   --->   Operation 712 'br' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 713 [1/1] (2.11ns)   --->   "%tmp16 = add i8 %tmp_33, %b_k_2_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 713 'add' 'tmp16' <Predicate = (!exitcond13)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 714 [1/1] (0.00ns)   --->   "%tmp16_cast = zext i8 %tmp16 to i11" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 714 'zext' 'tmp16_cast' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_89 : Operation 715 [1/1] (2.12ns)   --->   "%tmp_69 = add i11 %tmp16_cast, %tmp8" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 715 'add' 'tmp_69' <Predicate = (!exitcond13)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_72 = zext i11 %tmp_69 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 716 'zext' 'tmp_72' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_89 : Operation 717 [1/1] (0.00ns)   --->   "%conv2ActivationMap_a_1 = getelementptr inbounds [1600 x float]* %conv2ActivationMap, i64 0, i64 %tmp_72" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 717 'getelementptr' 'conv2ActivationMap_a_1' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_89 : Operation 718 [2/2] (3.25ns)   --->   "%rowOutIdx_5 = load float* %conv2ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 718 'load' 'rowOutIdx_5' <Predicate = (!exitcond13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_89 : Operation 719 [1/1] (0.00ns)   --->   "br label %.preheader42"   --->   Operation 719 'br' <Predicate = (exitcond13)> <Delay = 0.00>

State 90 <SV = 9> <Delay = 3.25>
ST_90 : Operation 720 [1/2] (3.25ns)   --->   "%rowOutIdx_5 = load float* %conv2ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 720 'load' 'rowOutIdx_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 91 <SV = 10> <Delay = 7.34>
ST_91 : Operation 721 [1/1] (0.00ns)   --->   "%rowOutIdx_7_to_int = bitcast float %rowOutIdx_5 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 721 'bitcast' 'rowOutIdx_7_to_int' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_82 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %rowOutIdx_7_to_int, i32 23, i32 30)" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 722 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_83 = trunc i32 %rowOutIdx_7_to_int to i23" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 723 'trunc' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 724 [1/1] (1.47ns)   --->   "%notlhs5 = icmp ne i8 %tmp_82, -1" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 724 'icmp' 'notlhs5' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 725 [1/1] (2.40ns)   --->   "%notrhs5 = icmp eq i23 %tmp_83, 0" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 725 'icmp' 'notrhs5' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node rowOutIdx_2)   --->   "%tmp_85 = or i1 %notrhs5, %notlhs5" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 726 'or' 'tmp_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 727 [1/1] (6.36ns)   --->   "%tmp_90 = fcmp olt float %rowOutIdx_5, 0.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14723]   --->   Operation 727 'fcmp' 'tmp_90' <Predicate = true> <Delay = 6.36> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.36> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node rowOutIdx_2)   --->   "%tmp_94 = and i1 %tmp_85, %tmp_90" [../Desktop/buildTest/lenetSynthMatlab.c:14723]   --->   Operation 728 'and' 'tmp_94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 729 [1/1] (0.97ns) (out node of the LUT)   --->   "%rowOutIdx_2 = select i1 %tmp_94, float 0.000000e+00, float %rowOutIdx_5" [../Desktop/buildTest/lenetSynthMatlab.c:14723]   --->   Operation 729 'select' 'rowOutIdx_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 92 <SV = 11> <Delay = 3.25>
ST_92 : Operation 730 [1/1] (0.00ns)   --->   "%relu2ActivationMap_a = getelementptr inbounds [1600 x float]* %relu2ActivationMap, i64 0, i64 %tmp_72" [../Desktop/buildTest/lenetSynthMatlab.c:14727]   --->   Operation 730 'getelementptr' 'relu2ActivationMap_a' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 731 [1/1] (3.25ns)   --->   "store float %rowOutIdx_2, float* %relu2ActivationMap_a, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14727]   --->   Operation 731 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_92 : Operation 732 [1/1] (0.00ns)   --->   "br label %.preheader41" [../Desktop/buildTest/lenetSynthMatlab.c:14721]   --->   Operation 732 'br' <Predicate = true> <Delay = 0.00>

State 93 <SV = 7> <Delay = 3.25>
ST_93 : Operation 733 [1/1] (0.00ns)   --->   "%invdar1 = phi i9 [ %indvarinc1, %meminst60 ], [ 0, %meminst60.preheader ]" [../Desktop/buildTest/lenetSynthMatlab.c:14734]   --->   Operation 733 'phi' 'invdar1' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 734 [1/1] (2.11ns)   --->   "%indvarinc1 = add i9 %invdar1, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14734]   --->   Operation 734 'add' 'indvarinc1' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_16 = zext i9 %invdar1 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14734]   --->   Operation 735 'zext' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 736 [1/1] (0.00ns)   --->   "%pool2ActivationMap_a = getelementptr [400 x float]* %pool2ActivationMap, i64 0, i64 %tmp_16" [../Desktop/buildTest/lenetSynthMatlab.c:14734]   --->   Operation 736 'getelementptr' 'pool2ActivationMap_a' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 737 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %pool2ActivationMap_a, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14734]   --->   Operation 737 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_93 : Operation 738 [1/1] (1.58ns)   --->   "%tmp_20 = icmp eq i9 %invdar1, -113" [../Desktop/buildTest/lenetSynthMatlab.c:14734]   --->   Operation 738 'icmp' 'tmp_20' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 739 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopName([26 x i8]* @memset_pool2Activati) nounwind"   --->   Operation 739 'specloopname' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 740 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 740 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 741 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %.preheader64.preheader, label %meminst60" [../Desktop/buildTest/lenetSynthMatlab.c:14734]   --->   Operation 741 'br' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 742 [1/1] (0.00ns)   --->   "%maxval_1_6 = alloca float"   --->   Operation 742 'alloca' 'maxval_1_6' <Predicate = (tmp_20)> <Delay = 0.00>
ST_93 : Operation 743 [1/1] (0.00ns)   --->   "%maxval_1_7 = alloca float"   --->   Operation 743 'alloca' 'maxval_1_7' <Predicate = (tmp_20)> <Delay = 0.00>
ST_93 : Operation 744 [1/1] (1.66ns)   --->   "store float %maxval_1_3_load, float* %maxval_1_7"   --->   Operation 744 'store' <Predicate = (tmp_20)> <Delay = 1.66>
ST_93 : Operation 745 [1/1] (1.66ns)   --->   "store float %maxval_1_load, float* %maxval_1_6"   --->   Operation 745 'store' <Predicate = (tmp_20)> <Delay = 1.66>
ST_93 : Operation 746 [1/1] (1.66ns)   --->   "br label %.preheader64" [../Desktop/buildTest/lenetSynthMatlab.c:14737]   --->   Operation 746 'br' <Predicate = (tmp_20)> <Delay = 1.66>

State 94 <SV = 8> <Delay = 2.11>
ST_94 : Operation 747 [1/1] (0.00ns)   --->   "%f_3 = phi i5 [ 0, %.preheader64.preheader ], [ %f_8, %.preheader64.loopexit ]"   --->   Operation 747 'phi' 'f_3' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 748 [1/1] (0.00ns)   --->   "%f_3_cast = zext i5 %f_3 to i8" [../Desktop/buildTest/lenetSynthMatlab.c:14737]   --->   Operation 748 'zext' 'f_3_cast' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 749 [1/1] (1.44ns)   --->   "%exitcond12 = icmp eq i5 %f_3, -16" [../Desktop/buildTest/lenetSynthMatlab.c:14737]   --->   Operation 749 'icmp' 'exitcond12' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 750 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 750 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 751 [1/1] (1.86ns)   --->   "%f_8 = add i5 %f_3, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14737]   --->   Operation 751 'add' 'f_8' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 752 [1/1] (0.00ns)   --->   "br i1 %exitcond12, label %.preheader39.preheader, label %.preheader40.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14737]   --->   Operation 752 'br' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 753 [1/1] (2.11ns)   --->   "%tmp_48 = add i8 %f_3_cast, -80" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 753 'add' 'tmp_48' <Predicate = (!exitcond12)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 754 [1/1] (1.66ns)   --->   "br label %.preheader40" [../Desktop/buildTest/lenetSynthMatlab.c:14742]   --->   Operation 754 'br' <Predicate = (!exitcond12)> <Delay = 1.66>
ST_94 : Operation 755 [1/1] (0.00ns)   --->   "%fv16_addr = getelementptr [16 x float]* %fv16, i64 0, i64 0"   --->   Operation 755 'getelementptr' 'fv16_addr' <Predicate = (exitcond12)> <Delay = 0.00>
ST_94 : Operation 756 [1/1] (1.66ns)   --->   "br label %.preheader39" [../Desktop/buildTest/lenetSynthMatlab.c:14786]   --->   Operation 756 'br' <Predicate = (exitcond12)> <Delay = 1.66>

State 95 <SV = 9> <Delay = 1.68>
ST_95 : Operation 757 [1/1] (0.00ns)   --->   "%x_assign_5 = phi float [ 1.000000e+00, %.preheader40.preheader ], [ %rowOutIdx_7, %20 ]"   --->   Operation 757 'phi' 'x_assign_5' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 758 [1/1] (0.00ns)   --->   "%r_3 = phi i3 [ 0, %.preheader40.preheader ], [ %r_7, %20 ]"   --->   Operation 758 'phi' 'r_3' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 759 [1/1] (1.18ns)   --->   "%exitcond11 = icmp eq i3 %r_3, -3" [../Desktop/buildTest/lenetSynthMatlab.c:14742]   --->   Operation 759 'icmp' 'exitcond11' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 760 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 760 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 761 [1/1] (1.68ns)   --->   "%r_7 = add i3 %r_3, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14742]   --->   Operation 761 'add' 'r_7' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 762 [1/1] (0.00ns)   --->   "br i1 %exitcond11, label %.preheader64.loopexit, label %17" [../Desktop/buildTest/lenetSynthMatlab.c:14742]   --->   Operation 762 'br' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 763 [1/1] (0.00ns)   --->   "%k_12 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %r_3, i1 false)" [../Desktop/buildTest/lenetSynthMatlab.c:14743]   --->   Operation 763 'bitconcatenate' 'k_12' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_95 : Operation 764 [1/1] (0.00ns)   --->   "%p_shl23 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %r_3, i6 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 764 'bitconcatenate' 'p_shl23' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_95 : Operation 765 [1/1] (0.00ns)   --->   "%p_shl35_cast = zext i9 %p_shl23 to i11" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 765 'zext' 'p_shl35_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_95 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_84 = or i4 %k_12, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 766 'or' 'tmp_84' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_95 : Operation 767 [1/1] (0.00ns)   --->   "%p_shl34 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_84, i7 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 767 'bitconcatenate' 'p_shl34' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_95 : Operation 768 [1/1] (0.00ns)   --->   "%p_shl36_cast = zext i11 %p_shl34 to i12" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 768 'zext' 'p_shl36_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_95 : Operation 769 [1/1] (0.00ns)   --->   "%p_shl35 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_84, i5 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 769 'bitconcatenate' 'p_shl35' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_95 : Operation 770 [1/1] (0.00ns)   --->   "%p_shl37_cast = zext i9 %p_shl35 to i12" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 770 'zext' 'p_shl37_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_95 : Operation 771 [1/1] (0.00ns)   --->   "%p_Val2_s_41 = bitcast float %x_assign_5 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:273->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 771 'bitcast' 'p_Val2_s_41' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_95 : Operation 772 [1/1] (1.66ns)   --->   "br label %18" [../Desktop/buildTest/lenetSynthMatlab.c:14749]   --->   Operation 772 'br' <Predicate = (!exitcond11)> <Delay = 1.66>
ST_95 : Operation 773 [1/1] (0.00ns)   --->   "br label %.preheader64"   --->   Operation 773 'br' <Predicate = (exitcond11)> <Delay = 0.00>

State 96 <SV = 10> <Delay = 8.26>
ST_96 : Operation 774 [1/1] (0.00ns)   --->   "%c_3 = phi i3 [ 0, %17 ], [ %colOutIdx_16, %19 ]"   --->   Operation 774 'phi' 'c_3' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 775 [1/1] (1.18ns)   --->   "%exitcond10 = icmp eq i3 %c_3, -3" [../Desktop/buildTest/lenetSynthMatlab.c:14749]   --->   Operation 775 'icmp' 'exitcond10' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 776 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 776 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 777 [1/1] (1.68ns)   --->   "%colOutIdx_16 = add i3 %c_3, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14749]   --->   Operation 777 'add' 'colOutIdx_16' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 778 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %20, label %.preheader132.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14749]   --->   Operation 778 'br' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 779 [1/1] (1.66ns)   --->   "br label %.preheader132" [../Desktop/buildTest/lenetSynthMatlab.c:14753]   --->   Operation 779 'br' <Predicate = (!exitcond10)> <Delay = 1.66>
ST_96 : Operation 780 [5/5] (8.26ns)   --->   "%rowOutIdx_7 = fadd float %x_assign_5, 1.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14779]   --->   Operation 780 'fadd' 'rowOutIdx_7' <Predicate = (exitcond10)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 11> <Delay = 7.28>
ST_97 : Operation 781 [1/1] (0.00ns)   --->   "%j_1 = phi i2 [ %j_3, %._crit_edge58 ], [ 0, %.preheader132.preheader ]"   --->   Operation 781 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 782 [1/1] (0.93ns)   --->   "%exitcond9 = icmp eq i2 %j_1, -2" [../Desktop/buildTest/lenetSynthMatlab.c:14753]   --->   Operation 782 'icmp' 'exitcond9' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 783 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 783 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 784 [1/1] (1.58ns)   --->   "%j_3 = add i2 %j_1, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14753]   --->   Operation 784 'add' 'j_3' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 785 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %19, label %._crit_edge58" [../Desktop/buildTest/lenetSynthMatlab.c:14753]   --->   Operation 785 'br' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_165 = trunc i2 %j_1 to i1" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 786 'trunc' 'tmp_165' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_97 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_116 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i4(i3 %c_3, i1 %tmp_165, i4 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 787 'bitconcatenate' 'tmp_116' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_97 : Operation 788 [1/1] (2.11ns)   --->   "%tmp_120 = add i8 %tmp_116, %f_3_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 788 'add' 'tmp_120' <Predicate = (!exitcond9)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_120_cast = zext i8 %tmp_120 to i12" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 789 'zext' 'tmp_120_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_97 : Operation 790 [1/1] (0.00ns)   --->   "%tmp17 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_3, i8 %tmp_120)" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 790 'bitconcatenate' 'tmp17' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_97 : Operation 791 [1/1] (2.12ns)   --->   "%tmp_121 = add i11 %p_shl35_cast, %tmp17" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 791 'add' 'tmp_121' <Predicate = (!exitcond9)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = add i12 %tmp_120_cast, %p_shl36_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 792 'add' 'tmp18' <Predicate = (!exitcond9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 793 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%tmp_131 = add i12 %p_shl37_cast, %tmp18" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 793 'add' 'tmp_131' <Predicate = (!exitcond9)> <Delay = 3.85> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_135 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %c_3, i4 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 794 'bitconcatenate' 'tmp_135' <Predicate = (exitcond9)> <Delay = 0.00>
ST_97 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_135_cast = zext i7 %tmp_135 to i8" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 795 'zext' 'tmp_135_cast' <Predicate = (exitcond9)> <Delay = 0.00>
ST_97 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s_41, i32 31)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:279->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 796 'bitselect' 'tmp_143' <Predicate = (exitcond9)> <Delay = 0.00>
ST_97 : Operation 797 [1/1] (0.00ns)   --->   "%loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s_41, i32 23, i32 30) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:280->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 797 'partselect' 'loc_V_2' <Predicate = (exitcond9)> <Delay = 0.00>
ST_97 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_144 = trunc i32 %p_Val2_s_41 to i23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:281->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 798 'trunc' 'tmp_144' <Predicate = (exitcond9)> <Delay = 0.00>
ST_97 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_161_i_i_i2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_144, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 799 'bitconcatenate' 'tmp_161_i_i_i2' <Predicate = (exitcond9)> <Delay = 0.00>
ST_97 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_161_i_i_i2_cast1 = zext i25 %tmp_161_i_i_i2 to i79" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 800 'zext' 'tmp_161_i_i_i2_cast1' <Predicate = (exitcond9)> <Delay = 0.00>
ST_97 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i2_cast = zext i8 %loc_V_2 to i9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 801 'zext' 'tmp_i_i_i_i2_cast' <Predicate = (exitcond9)> <Delay = 0.00>
ST_97 : Operation 802 [1/1] (2.11ns)   --->   "%sh_assign_4 = add i9 -127, %tmp_i_i_i_i2_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 802 'add' 'sh_assign_4' <Predicate = (exitcond9)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_4, i32 8)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 803 'bitselect' 'tmp_150' <Predicate = (exitcond9)> <Delay = 0.00>
ST_97 : Operation 804 [1/1] (2.11ns)   --->   "%tmp_162_i_i_i2 = sub i8 127, %loc_V_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 804 'sub' 'tmp_162_i_i_i2' <Predicate = (exitcond9)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 805 [1/1] (0.00ns)   --->   "%tmp_162_i_i_i2_cast = sext i8 %tmp_162_i_i_i2 to i9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 805 'sext' 'tmp_162_i_i_i2_cast' <Predicate = (exitcond9)> <Delay = 0.00>
ST_97 : Operation 806 [1/1] (1.08ns)   --->   "%sh_assign_5 = select i1 %tmp_150, i9 %tmp_162_i_i_i2_cast, i9 %sh_assign_4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 806 'select' 'sh_assign_5' <Predicate = (exitcond9)> <Delay = 1.08> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%sh_assign_5_cast = sext i9 %sh_assign_5 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 807 'sext' 'sh_assign_5_cast' <Predicate = (exitcond9)> <Delay = 0.00>
ST_97 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%sh_assign_5_cast_cas = sext i9 %sh_assign_5 to i25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 808 'sext' 'sh_assign_5_cast_cas' <Predicate = (exitcond9)> <Delay = 0.00>
ST_97 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_163_i_i_i2 = zext i32 %sh_assign_5_cast to i79" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 809 'zext' 'tmp_163_i_i_i2' <Predicate = (exitcond9)> <Delay = 0.00>
ST_97 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_164_i_i_i2 = lshr i25 %tmp_161_i_i_i2, %sh_assign_5_cast_cas" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 810 'lshr' 'tmp_164_i_i_i2' <Predicate = (exitcond9)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_165_i_i_i2 = shl i79 %tmp_161_i_i_i2_cast1, %tmp_163_i_i_i2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 811 'shl' 'tmp_165_i_i_i2' <Predicate = (exitcond9)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_164_i_i_i2, i32 24)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 812 'bitselect' 'tmp_154' <Predicate = (exitcond9)> <Delay = 0.00>
ST_97 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_145 = zext i1 %tmp_154 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 813 'zext' 'tmp_145' <Predicate = (exitcond9)> <Delay = 0.00>
ST_97 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_146 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_165_i_i_i2, i32 24, i32 55)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 814 'partselect' 'tmp_146' <Predicate = (exitcond9)> <Delay = 0.00>
ST_97 : Operation 815 [1/1] (4.08ns) (out node of the LUT)   --->   "%p_Val2_9 = select i1 %tmp_150, i32 %tmp_145, i32 %tmp_146" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 815 'select' 'p_Val2_9' <Predicate = (exitcond9)> <Delay = 4.08> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 816 [1/1] (2.11ns)   --->   "%tmp20 = add i8 %tmp_48, %tmp_135_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 816 'add' 'tmp20' <Predicate = (exitcond9)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 12> <Delay = 3.25>
ST_98 : Operation 817 [1/1] (0.00ns)   --->   "%tmp_122 = zext i11 %tmp_121 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 817 'zext' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 818 [1/1] (0.00ns)   --->   "%relu2ActivationMap_a_1 = getelementptr inbounds [1600 x float]* %relu2ActivationMap, i64 0, i64 %tmp_122" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 818 'getelementptr' 'relu2ActivationMap_a_1' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 819 [2/2] (3.25ns)   --->   "%b_maxval_3 = load float* %relu2ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 819 'load' 'b_maxval_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_98 : Operation 820 [1/1] (0.00ns)   --->   "%tmp_132 = zext i12 %tmp_131 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 820 'zext' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 821 [1/1] (0.00ns)   --->   "%relu2ActivationMap_a_2 = getelementptr inbounds [1600 x float]* %relu2ActivationMap, i64 0, i64 %tmp_132" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 821 'getelementptr' 'relu2ActivationMap_a_2' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 822 [2/2] (3.25ns)   --->   "%b_maxval_4 = load float* %relu2ActivationMap_a_2, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 822 'load' 'b_maxval_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 99 <SV = 13> <Delay = 3.25>
ST_99 : Operation 823 [1/2] (3.25ns)   --->   "%b_maxval_3 = load float* %relu2ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 823 'load' 'b_maxval_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_99 : Operation 824 [1/2] (3.25ns)   --->   "%b_maxval_4 = load float* %relu2ActivationMap_a_2, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 824 'load' 'b_maxval_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 100 <SV = 14> <Delay = 8.02>
ST_100 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node b_maxval_7)   --->   "%tmp_122_cast_cast = zext i11 %tmp_121 to i12" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 825 'zext' 'tmp_122_cast_cast' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 826 [1/1] (0.00ns)   --->   "%b_maxval_3_to_int = bitcast float %b_maxval_3 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 826 'bitcast' 'b_maxval_3_to_int' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_155 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %b_maxval_3_to_int, i32 23, i32 30)" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 827 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 828 [1/1] (0.00ns)   --->   "%tmp_166 = trunc i32 %b_maxval_3_to_int to i23" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 828 'trunc' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 829 [1/1] (0.00ns)   --->   "%b_maxval_4_to_int = bitcast float %b_maxval_4 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 829 'bitcast' 'b_maxval_4_to_int' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 830 [1/1] (0.00ns)   --->   "%tmp_157 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %b_maxval_4_to_int, i32 23, i32 30)" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 830 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_167 = trunc i32 %b_maxval_4_to_int to i23" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 831 'trunc' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 832 [1/1] (1.47ns)   --->   "%notlhs9 = icmp ne i8 %tmp_155, -1" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 832 'icmp' 'notlhs9' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 833 [1/1] (2.40ns)   --->   "%notrhs9 = icmp eq i23 %tmp_166, 0" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 833 'icmp' 'notrhs9' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node tmp_163)   --->   "%tmp_159 = or i1 %notrhs9, %notlhs9" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 834 'or' 'tmp_159' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 835 [1/1] (1.47ns)   --->   "%notlhs10 = icmp ne i8 %tmp_157, -1" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 835 'icmp' 'notlhs10' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 836 [1/1] (2.40ns)   --->   "%notrhs10 = icmp eq i23 %tmp_167, 0" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 836 'icmp' 'notrhs10' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node tmp_163)   --->   "%tmp_160 = or i1 %notrhs10, %notlhs10" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 837 'or' 'tmp_160' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node tmp_163)   --->   "%tmp_161 = and i1 %tmp_159, %tmp_160" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 838 'and' 'tmp_161' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 839 [1/1] (6.36ns)   --->   "%tmp_162 = fcmp olt float %b_maxval_3, %b_maxval_4" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 839 'fcmp' 'tmp_162' <Predicate = true> <Delay = 6.36> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.36> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 840 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_163 = and i1 %tmp_161, %tmp_162" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 840 'and' 'tmp_163' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 841 [1/1] (0.68ns) (out node of the LUT)   --->   "%b_maxval_7 = select i1 %tmp_163, i12 %tmp_131, i12 %tmp_122_cast_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 841 'select' 'b_maxval_7' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 101 <SV = 15> <Delay = 3.25>
ST_101 : Operation 842 [1/1] (0.00ns)   --->   "%b_maxval_7_cast = zext i12 %b_maxval_7 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 842 'zext' 'b_maxval_7_cast' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 843 [1/1] (0.00ns)   --->   "%relu2ActivationMap_a_3 = getelementptr [1600 x float]* %relu2ActivationMap, i64 0, i64 %b_maxval_7_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 843 'getelementptr' 'relu2ActivationMap_a_3' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 844 [2/2] (3.25ns)   --->   "%b_maxval_9 = load float* %relu2ActivationMap_a_3, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 844 'load' 'b_maxval_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 102 <SV = 16> <Delay = 5.71>
ST_102 : Operation 845 [1/1] (0.00ns)   --->   "%maxval_1_6_load_1 = load float* %maxval_1_6" [../Desktop/buildTest/lenetSynthMatlab.c:14763]   --->   Operation 845 'load' 'maxval_1_6_load_1' <Predicate = (tmp_165)> <Delay = 0.00>
ST_102 : Operation 846 [1/1] (0.00ns)   --->   "%maxval_1_7_load_1 = load float* %maxval_1_7" [../Desktop/buildTest/lenetSynthMatlab.c:14763]   --->   Operation 846 'load' 'maxval_1_7_load_1' <Predicate = (!tmp_165)> <Delay = 0.00>
ST_102 : Operation 847 [1/2] (3.25ns)   --->   "%b_maxval_9 = load float* %relu2ActivationMap_a_3, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 847 'load' 'b_maxval_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_102 : Operation 848 [1/1] (0.79ns)   --->   "%maxval_1_4 = select i1 %tmp_165, float %b_maxval_9, float %maxval_1_7_load_1" [../Desktop/buildTest/lenetSynthMatlab.c:14763]   --->   Operation 848 'select' 'maxval_1_4' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 849 [1/1] (0.79ns)   --->   "%maxval_1_5 = select i1 %tmp_165, float %maxval_1_6_load_1, float %b_maxval_9" [../Desktop/buildTest/lenetSynthMatlab.c:14763]   --->   Operation 849 'select' 'maxval_1_5' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 850 [1/1] (1.66ns)   --->   "store float %maxval_1_4, float* %maxval_1_7" [../Desktop/buildTest/lenetSynthMatlab.c:14763]   --->   Operation 850 'store' <Predicate = true> <Delay = 1.66>
ST_102 : Operation 851 [1/1] (1.66ns)   --->   "store float %maxval_1_5, float* %maxval_1_6" [../Desktop/buildTest/lenetSynthMatlab.c:14763]   --->   Operation 851 'store' <Predicate = true> <Delay = 1.66>
ST_102 : Operation 852 [1/1] (0.00ns)   --->   "br label %.preheader132" [../Desktop/buildTest/lenetSynthMatlab.c:14753]   --->   Operation 852 'br' <Predicate = true> <Delay = 0.00>

State 103 <SV = 12> <Delay = 8.14>
ST_103 : Operation 853 [1/1] (0.00ns)   --->   "%maxval_1_6_load = load float* %maxval_1_6"   --->   Operation 853 'load' 'maxval_1_6_load' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 854 [1/1] (0.00ns)   --->   "%maxval_1_7_load = load float* %maxval_1_7"   --->   Operation 854 'load' 'maxval_1_7_load' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 855 [1/1] (0.00ns)   --->   "%maxval_0_8_to_int = bitcast float %maxval_1_6_load to i32"   --->   Operation 855 'bitcast' 'maxval_0_8_to_int' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %maxval_0_8_to_int, i32 23, i32 30)"   --->   Operation 856 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_129 = trunc i32 %maxval_0_8_to_int to i23"   --->   Operation 857 'trunc' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 858 [1/1] (0.00ns)   --->   "%maxval_1_8_to_int = bitcast float %maxval_1_7_load to i32"   --->   Operation 858 'bitcast' 'maxval_1_8_to_int' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_133 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %maxval_1_8_to_int, i32 23, i32 30)"   --->   Operation 859 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 860 [1/1] (0.00ns)   --->   "%tmp_134 = trunc i32 %maxval_1_8_to_int to i23"   --->   Operation 860 'trunc' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 861 [1/1] (1.47ns)   --->   "%notlhs7 = icmp ne i8 %tmp_119, -1"   --->   Operation 861 'icmp' 'notlhs7' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 862 [1/1] (2.40ns)   --->   "%notrhs7 = icmp eq i23 %tmp_129, 0"   --->   Operation 862 'icmp' 'notrhs7' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node tmp_142)   --->   "%tmp_136 = or i1 %notrhs7, %notlhs7"   --->   Operation 863 'or' 'tmp_136' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 864 [1/1] (1.47ns)   --->   "%notlhs8 = icmp ne i8 %tmp_133, -1"   --->   Operation 864 'icmp' 'notlhs8' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 865 [1/1] (2.40ns)   --->   "%notrhs8 = icmp eq i23 %tmp_134, 0"   --->   Operation 865 'icmp' 'notrhs8' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node tmp_142)   --->   "%tmp_137 = or i1 %notrhs8, %notlhs8"   --->   Operation 866 'or' 'tmp_137' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node tmp_142)   --->   "%tmp_138 = and i1 %tmp_136, %tmp_137"   --->   Operation 867 'and' 'tmp_138' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 868 [1/1] (6.36ns)   --->   "%tmp_141 = fcmp olt float %maxval_1_6_load, %maxval_1_7_load" [../Desktop/buildTest/lenetSynthMatlab.c:14766]   --->   Operation 868 'fcmp' 'tmp_141' <Predicate = true> <Delay = 6.36> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.36> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 869 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_142 = and i1 %tmp_138, %tmp_141" [../Desktop/buildTest/lenetSynthMatlab.c:14766]   --->   Operation 869 'and' 'tmp_142' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 870 [1/1] (2.70ns)   --->   "%p_Val2_6_i_i_i2 = sub i32 0, %p_Val2_9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 870 'sub' 'p_Val2_6_i_i_i2' <Predicate = (tmp_143)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 871 [1/1] (0.79ns)   --->   "%p_Val2_1 = select i1 %tmp_143, i32 %p_Val2_6_i_i_i2, i32 %p_Val2_9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 871 'select' 'p_Val2_1' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_156 = shl i32 %p_Val2_1, 6" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 872 'shl' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 873 [1/1] (0.00ns)   --->   "%tmp_158 = shl i32 %p_Val2_1, 4" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 873 'shl' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 874 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp19 = add i32 %tmp_158, %tmp_156" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 874 'add' 'tmp19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 875 [1/1] (0.00ns)   --->   "%tmp20_cast = sext i8 %tmp20 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 875 'sext' 'tmp20_cast' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 876 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_139 = add i32 %tmp19, %tmp20_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 876 'add' 'tmp_139' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 877 [1/1] (0.79ns) (out node of the LUT)   --->   "%maxval_1_8_maxval_0_8 = select i1 %tmp_142, float %maxval_1_7_load, float %maxval_1_6_load" [../Desktop/buildTest/lenetSynthMatlab.c:14766]   --->   Operation 877 'select' 'maxval_1_8_maxval_0_8' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 104 <SV = 13> <Delay = 3.25>
ST_104 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_140 = sext i32 %tmp_139 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 878 'sext' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 879 [1/1] (0.00ns)   --->   "%pool2ActivationMap_a_1 = getelementptr inbounds [400 x float]* %pool2ActivationMap, i64 0, i64 %tmp_140" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 879 'getelementptr' 'pool2ActivationMap_a_1' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 880 [1/1] (3.25ns)   --->   "store float %maxval_1_8_maxval_0_8, float* %pool2ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 880 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_104 : Operation 881 [1/1] (0.00ns)   --->   "br label %18" [../Desktop/buildTest/lenetSynthMatlab.c:14749]   --->   Operation 881 'br' <Predicate = true> <Delay = 0.00>

State 105 <SV = 11> <Delay = 8.26>
ST_105 : Operation 882 [4/5] (8.26ns)   --->   "%rowOutIdx_7 = fadd float %x_assign_5, 1.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14779]   --->   Operation 882 'fadd' 'rowOutIdx_7' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 12> <Delay = 8.26>
ST_106 : Operation 883 [3/5] (8.26ns)   --->   "%rowOutIdx_7 = fadd float %x_assign_5, 1.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14779]   --->   Operation 883 'fadd' 'rowOutIdx_7' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 13> <Delay = 8.26>
ST_107 : Operation 884 [2/5] (8.26ns)   --->   "%rowOutIdx_7 = fadd float %x_assign_5, 1.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14779]   --->   Operation 884 'fadd' 'rowOutIdx_7' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 14> <Delay = 8.26>
ST_108 : Operation 885 [1/5] (8.26ns)   --->   "%rowOutIdx_7 = fadd float %x_assign_5, 1.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14779]   --->   Operation 885 'fadd' 'rowOutIdx_7' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 886 [1/1] (0.00ns)   --->   "br label %.preheader40" [../Desktop/buildTest/lenetSynthMatlab.c:14742]   --->   Operation 886 'br' <Predicate = true> <Delay = 0.00>

State 109 <SV = 9> <Delay = 2.03>
ST_109 : Operation 887 [1/1] (0.00ns)   --->   "%f_4 = phi i7 [ %f_9, %h_sum.exit ], [ 0, %.preheader39.preheader ]"   --->   Operation 887 'phi' 'f_4' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 888 [1/1] (1.46ns)   --->   "%exitcond8 = icmp eq i7 %f_4, -8" [../Desktop/buildTest/lenetSynthMatlab.c:14786]   --->   Operation 888 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 889 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind"   --->   Operation 889 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 890 [1/1] (2.03ns)   --->   "%f_9 = add i7 %f_4, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14786]   --->   Operation 890 'add' 'f_9' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 891 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader35.preheader, label %.preheader38.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14786]   --->   Operation 891 'br' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 892 [1/1] (1.66ns)   --->   "br label %.preheader38"   --->   Operation 892 'br' <Predicate = (!exitcond8)> <Delay = 1.66>
ST_109 : Operation 893 [1/1] (1.66ns)   --->   "br label %.preheader35" [../Desktop/buildTest/lenetSynthMatlab.c:14805]   --->   Operation 893 'br' <Predicate = (exitcond8)> <Delay = 1.66>

State 110 <SV = 10> <Delay = 2.14>
ST_110 : Operation 894 [1/1] (0.00ns)   --->   "%k_4 = phi i3 [ %k_13, %.preheader38.loopexit ], [ 0, %.preheader38.preheader ]"   --->   Operation 894 'phi' 'k_4' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 895 [1/1] (0.00ns)   --->   "%phi_mul6 = phi i16 [ %next_mul7, %.preheader38.loopexit ], [ 0, %.preheader38.preheader ]"   --->   Operation 895 'phi' 'phi_mul6' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 896 [1/1] (2.14ns)   --->   "%next_mul7 = add i16 %phi_mul6, 9600"   --->   Operation 896 'add' 'next_mul7' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 897 [1/1] (1.18ns)   --->   "%exitcond7 = icmp eq i3 %k_4, -3" [../Desktop/buildTest/lenetSynthMatlab.c:14788]   --->   Operation 897 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 898 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 898 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 899 [1/1] (1.68ns)   --->   "%k_13 = add i3 %k_4, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14788]   --->   Operation 899 'add' 'k_13' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 900 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %22, label %.preheader37.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14788]   --->   Operation 900 'br' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 901 [1/1] (0.00ns)   --->   "%p_shl13 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %k_4, i6 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 901 'bitconcatenate' 'p_shl13' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_110 : Operation 902 [1/1] (0.00ns)   --->   "%p_shl14 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %k_4, i4 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 902 'bitconcatenate' 'p_shl14' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_110 : Operation 903 [1/1] (0.00ns)   --->   "%p_shl14_cast = zext i7 %p_shl14 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 903 'zext' 'p_shl14_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_110 : Operation 904 [1/1] (2.11ns)   --->   "%tmp23 = add i9 %p_shl13, %p_shl14_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 904 'add' 'tmp23' <Predicate = (!exitcond7)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 905 [1/1] (1.66ns)   --->   "br label %.preheader37" [../Desktop/buildTest/lenetSynthMatlab.c:14789]   --->   Operation 905 'br' <Predicate = (!exitcond7)> <Delay = 1.66>
ST_110 : Operation 906 [2/2] (0.00ns)   --->   "call fastcc void @f_sum([400 x float]* %b_pool2ActivationMap, [80 x float]* %fv15) nounwind" [../Desktop/buildTest/lenetSynthMatlab.c:14798]   --->   Operation 906 'call' <Predicate = (exitcond7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 111 <SV = 11> <Delay = 2.13>
ST_111 : Operation 907 [1/1] (0.00ns)   --->   "%colOutIdx_6 = phi i3 [ 0, %.preheader37.preheader ], [ %colOutIdx_9, %.preheader37.loopexit ]"   --->   Operation 907 'phi' 'colOutIdx_6' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 908 [1/1] (1.18ns)   --->   "%exitcond6 = icmp eq i3 %colOutIdx_6, -3" [../Desktop/buildTest/lenetSynthMatlab.c:14789]   --->   Operation 908 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 909 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 909 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 910 [1/1] (1.68ns)   --->   "%colOutIdx_9 = add i3 %colOutIdx_6, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14789]   --->   Operation 910 'add' 'colOutIdx_9' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 911 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader38.loopexit, label %.preheader36.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14789]   --->   Operation 911 'br' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_96 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %colOutIdx_6, i4 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 912 'bitconcatenate' 'tmp_96' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_111 : Operation 913 [1/1] (0.00ns)   --->   "%p_shl24 = call i14 @_ssdm_op_BitConcatenate.i14.i3.i11(i3 %colOutIdx_6, i11 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 913 'bitconcatenate' 'p_shl24' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_111 : Operation 914 [1/1] (0.00ns)   --->   "%p_shl24_cast = zext i14 %p_shl24 to i15" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 914 'zext' 'p_shl24_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_111 : Operation 915 [1/1] (0.00ns)   --->   "%p_shl25 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %colOutIdx_6, i7 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 915 'bitconcatenate' 'p_shl25' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_111 : Operation 916 [1/1] (0.00ns)   --->   "%p_shl25_cast = zext i10 %p_shl25 to i15" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 916 'zext' 'p_shl25_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_111 : Operation 917 [1/1] (2.13ns)   --->   "%tmp_109 = sub i15 %p_shl24_cast, %p_shl25_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 917 'sub' 'tmp_109' <Predicate = (!exitcond6)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 918 [1/1] (1.66ns)   --->   "br label %.preheader36" [../Desktop/buildTest/lenetSynthMatlab.c:14790]   --->   Operation 918 'br' <Predicate = (!exitcond6)> <Delay = 1.66>
ST_111 : Operation 919 [1/1] (0.00ns)   --->   "br label %.preheader38"   --->   Operation 919 'br' <Predicate = (exitcond6)> <Delay = 0.00>

State 112 <SV = 12> <Delay = 6.41>
ST_112 : Operation 920 [1/1] (0.00ns)   --->   "%b_k_3 = phi i5 [ %b_k_7, %21 ], [ 0, %.preheader36.preheader ]"   --->   Operation 920 'phi' 'b_k_3' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 921 [1/1] (0.00ns)   --->   "%b_k_3_cast = zext i5 %b_k_3 to i7" [../Desktop/buildTest/lenetSynthMatlab.c:14790]   --->   Operation 921 'zext' 'b_k_3_cast' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 922 [1/1] (1.44ns)   --->   "%exitcond5 = icmp eq i5 %b_k_3, -16" [../Desktop/buildTest/lenetSynthMatlab.c:14790]   --->   Operation 922 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 923 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 923 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 924 [1/1] (1.86ns)   --->   "%b_k_7 = add i5 %b_k_3, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14790]   --->   Operation 924 'add' 'b_k_7' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 925 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader37.loopexit, label %21" [../Desktop/buildTest/lenetSynthMatlab.c:14790]   --->   Operation 925 'br' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 926 [1/1] (2.03ns)   --->   "%tmp24 = add i7 %tmp_96, %b_k_3_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 926 'add' 'tmp24' <Predicate = (!exitcond5)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 927 [1/1] (0.00ns)   --->   "%tmp24_cast = zext i7 %tmp24 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 927 'zext' 'tmp24_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_112 : Operation 928 [1/1] (2.11ns)   --->   "%tmp_147 = add i9 %tmp24_cast, %tmp23" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 928 'add' 'tmp_147' <Predicate = (!exitcond5)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_168 = trunc i5 %b_k_3 to i4" [../Desktop/buildTest/lenetSynthMatlab.c:14790]   --->   Operation 929 'trunc' 'tmp_168' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_112 : Operation 930 [1/1] (0.00ns)   --->   "%p_shl32 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_168, i7 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 930 'bitconcatenate' 'p_shl32' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_112 : Operation 931 [1/1] (0.00ns)   --->   "%p_shl32_cast = zext i11 %p_shl32 to i12" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 931 'zext' 'p_shl32_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_112 : Operation 932 [1/1] (0.00ns)   --->   "%p_shl33 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_168, i3 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 932 'bitconcatenate' 'p_shl33' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_112 : Operation 933 [1/1] (0.00ns)   --->   "%p_shl33_cast = zext i7 %p_shl33 to i12" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 933 'zext' 'p_shl33_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_112 : Operation 934 [1/1] (2.12ns)   --->   "%tmp_149 = sub i12 %p_shl32_cast, %p_shl33_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 934 'sub' 'tmp_149' <Predicate = (!exitcond5)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 935 [1/1] (0.00ns)   --->   "%tmp_149_cast = sext i12 %tmp_149 to i15" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 935 'sext' 'tmp_149_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_112 : Operation 936 [1/1] (0.00ns)   --->   "%tmp_164 = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %phi_mul6, i32 7, i32 15)"   --->   Operation 936 'partselect' 'tmp_164' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_112 : Operation 937 [1/1] (0.00ns)   --->   "%tmp25 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %tmp_164, i7 %f_4)" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 937 'bitconcatenate' 'tmp25' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_112 : Operation 938 [1/1] (0.00ns)   --->   "%tmp25_cast = zext i16 %tmp25 to i17" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 938 'zext' 'tmp25_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_112 : Operation 939 [1/1] (2.14ns)   --->   "%tmp26 = add i15 %tmp_109, %tmp_149_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 939 'add' 'tmp26' <Predicate = (!exitcond5)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 940 [1/1] (0.00ns)   --->   "%tmp26_cast = sext i15 %tmp26 to i17" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 940 'sext' 'tmp26_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_112 : Operation 941 [1/1] (2.14ns)   --->   "%tmp_151 = add i17 %tmp26_cast, %tmp25_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 941 'add' 'tmp_151' <Predicate = (!exitcond5)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 942 [1/1] (0.00ns)   --->   "br label %.preheader37"   --->   Operation 942 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 113 <SV = 13> <Delay = 3.25>
ST_113 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_148 = zext i9 %tmp_147 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 943 'zext' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 944 [1/1] (0.00ns)   --->   "%pool2ActivationMap_a_2 = getelementptr inbounds [400 x float]* %pool2ActivationMap, i64 0, i64 %tmp_148" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 944 'getelementptr' 'pool2ActivationMap_a_2' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 945 [2/2] (3.25ns)   --->   "%pool2ActivationMap_l = load float* %pool2ActivationMap_a_2, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 945 'load' 'pool2ActivationMap_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_113 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_151_cast = sext i17 %tmp_151 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 946 'sext' 'tmp_151_cast' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 947 [1/1] (0.00ns)   --->   "%tmp_152 = zext i32 %tmp_151_cast to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 947 'zext' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 948 [1/1] (0.00ns)   --->   "%weightsFC1_addr = getelementptr inbounds [48000 x float]* @weightsFC1, i64 0, i64 %tmp_152" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 948 'getelementptr' 'weightsFC1_addr' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 949 [2/2] (3.25ns)   --->   "%weightsFC1_load = load float* %weightsFC1_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 949 'load' 'weightsFC1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 114 <SV = 14> <Delay = 3.25>
ST_114 : Operation 950 [1/2] (3.25ns)   --->   "%pool2ActivationMap_l = load float* %pool2ActivationMap_a_2, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 950 'load' 'pool2ActivationMap_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_114 : Operation 951 [1/2] (3.25ns)   --->   "%weightsFC1_load = load float* %weightsFC1_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 951 'load' 'weightsFC1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 115 <SV = 15> <Delay = 5.78>
ST_115 : Operation 952 [4/4] (5.78ns)   --->   "%tmp_153 = fmul float %pool2ActivationMap_l, %weightsFC1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 952 'fmul' 'tmp_153' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 16> <Delay = 5.78>
ST_116 : Operation 953 [3/4] (5.78ns)   --->   "%tmp_153 = fmul float %pool2ActivationMap_l, %weightsFC1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 953 'fmul' 'tmp_153' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 17> <Delay = 5.78>
ST_117 : Operation 954 [2/4] (5.78ns)   --->   "%tmp_153 = fmul float %pool2ActivationMap_l, %weightsFC1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 954 'fmul' 'tmp_153' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 18> <Delay = 5.78>
ST_118 : Operation 955 [1/4] (5.78ns)   --->   "%tmp_153 = fmul float %pool2ActivationMap_l, %weightsFC1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 955 'fmul' 'tmp_153' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 19> <Delay = 3.25>
ST_119 : Operation 956 [1/1] (0.00ns)   --->   "%b_pool2ActivationMap_1 = getelementptr inbounds [400 x float]* %b_pool2ActivationMap, i64 0, i64 %tmp_148" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 956 'getelementptr' 'b_pool2ActivationMap_1' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 957 [1/1] (3.25ns)   --->   "store float %tmp_153, float* %b_pool2ActivationMap_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 957 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_119 : Operation 958 [1/1] (0.00ns)   --->   "br label %.preheader36" [../Desktop/buildTest/lenetSynthMatlab.c:14790]   --->   Operation 958 'br' <Predicate = true> <Delay = 0.00>

State 120 <SV = 11> <Delay = 0.00>
ST_120 : Operation 959 [1/2] (0.00ns)   --->   "call fastcc void @f_sum([400 x float]* %b_pool2ActivationMap, [80 x float]* %fv15) nounwind" [../Desktop/buildTest/lenetSynthMatlab.c:14798]   --->   Operation 959 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 121 <SV = 12> <Delay = 0.00>
ST_121 : Operation 960 [2/2] (0.00ns)   --->   "call fastcc void @g_sum([80 x float]* %fv15, [16 x float]* %fv16) nounwind" [../Desktop/buildTest/lenetSynthMatlab.c:14799]   --->   Operation 960 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 122 <SV = 13> <Delay = 0.00>
ST_122 : Operation 961 [1/2] (0.00ns)   --->   "call fastcc void @g_sum([80 x float]* %fv15, [16 x float]* %fv16) nounwind" [../Desktop/buildTest/lenetSynthMatlab.c:14799]   --->   Operation 961 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 123 <SV = 14> <Delay = 2.15>
ST_123 : Operation 962 [2/2] (2.15ns)   --->   "%y_4 = load float* %fv16_addr, align 16" [../Desktop/buildTest/sum.c:147->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 962 'load' 'y_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 124 <SV = 15> <Delay = 2.15>
ST_124 : Operation 963 [1/2] (2.15ns)   --->   "%y_4 = load float* %fv16_addr, align 16" [../Desktop/buildTest/sum.c:147->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 963 'load' 'y_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_124 : Operation 964 [1/1] (1.66ns)   --->   "br label %23" [../Desktop/buildTest/sum.c:148->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 964 'br' <Predicate = true> <Delay = 1.66>

State 125 <SV = 16> <Delay = 3.92>
ST_125 : Operation 965 [1/1] (0.00ns)   --->   "%y1_i = phi float [ %y_4, %22 ], [ %y_5, %24 ]"   --->   Operation 965 'phi' 'y1_i' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 966 [1/1] (0.00ns)   --->   "%k_i2 = phi i4 [ 0, %22 ], [ %k_15, %24 ]"   --->   Operation 966 'phi' 'k_i2' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 967 [1/1] (1.44ns)   --->   "%exitcond_i2 = icmp eq i4 %k_i2, -1" [../Desktop/buildTest/sum.c:148->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 967 'icmp' 'exitcond_i2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 968 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15) nounwind"   --->   Operation 968 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 969 [1/1] (1.77ns)   --->   "%k_15 = add i4 %k_i2, 1" [../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 969 'add' 'k_15' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 970 [1/1] (0.00ns)   --->   "br i1 %exitcond_i2, label %h_sum.exit, label %24" [../Desktop/buildTest/sum.c:148->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 970 'br' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_i2 = zext i4 %k_15 to i64" [../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 971 'zext' 'tmp_i2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_125 : Operation 972 [1/1] (0.00ns)   --->   "%fv16_addr_1 = getelementptr [16 x float]* %fv16, i64 0, i64 %tmp_i2" [../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 972 'getelementptr' 'fv16_addr_1' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_125 : Operation 973 [2/2] (2.15ns)   --->   "%fv16_load = load float* %fv16_addr_1, align 4" [../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 973 'load' 'fv16_load' <Predicate = (!exitcond_i2)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_125 : Operation 974 [1/1] (0.00ns)   --->   "%tmp_52 = zext i7 %f_4 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 974 'zext' 'tmp_52' <Predicate = (exitcond_i2)> <Delay = 0.00>
ST_125 : Operation 975 [1/1] (0.00ns)   --->   "%biasFC1_addr = getelementptr inbounds [120 x float]* @biasFC1, i64 0, i64 %tmp_52" [../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 975 'getelementptr' 'biasFC1_addr' <Predicate = (exitcond_i2)> <Delay = 0.00>
ST_125 : Operation 976 [2/2] (3.25ns)   --->   "%biasFC1_load = load float* %biasFC1_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 976 'load' 'biasFC1_load' <Predicate = (exitcond_i2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 126 <SV = 17> <Delay = 2.15>
ST_126 : Operation 977 [1/2] (2.15ns)   --->   "%fv16_load = load float* %fv16_addr_1, align 4" [../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 977 'load' 'fv16_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 127 <SV = 18> <Delay = 8.26>
ST_127 : Operation 978 [5/5] (8.26ns)   --->   "%y_5 = fadd float %y1_i, %fv16_load" [../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 978 'fadd' 'y_5' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 19> <Delay = 8.26>
ST_128 : Operation 979 [4/5] (8.26ns)   --->   "%y_5 = fadd float %y1_i, %fv16_load" [../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 979 'fadd' 'y_5' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 20> <Delay = 8.26>
ST_129 : Operation 980 [3/5] (8.26ns)   --->   "%y_5 = fadd float %y1_i, %fv16_load" [../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 980 'fadd' 'y_5' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 21> <Delay = 8.26>
ST_130 : Operation 981 [2/5] (8.26ns)   --->   "%y_5 = fadd float %y1_i, %fv16_load" [../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 981 'fadd' 'y_5' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 22> <Delay = 8.26>
ST_131 : Operation 982 [1/5] (8.26ns)   --->   "%y_5 = fadd float %y1_i, %fv16_load" [../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 982 'fadd' 'y_5' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 983 [1/1] (0.00ns)   --->   "br label %23" [../Desktop/buildTest/sum.c:148->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 983 'br' <Predicate = true> <Delay = 0.00>

State 132 <SV = 17> <Delay = 3.25>
ST_132 : Operation 984 [1/2] (3.25ns)   --->   "%biasFC1_load = load float* %biasFC1_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 984 'load' 'biasFC1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 133 <SV = 18> <Delay = 8.26>
ST_133 : Operation 985 [5/5] (8.26ns)   --->   "%tmp_54 = fadd float %y1_i, %biasFC1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 985 'fadd' 'tmp_54' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 19> <Delay = 8.26>
ST_134 : Operation 986 [4/5] (8.26ns)   --->   "%tmp_54 = fadd float %y1_i, %biasFC1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 986 'fadd' 'tmp_54' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 20> <Delay = 8.26>
ST_135 : Operation 987 [3/5] (8.26ns)   --->   "%tmp_54 = fadd float %y1_i, %biasFC1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 987 'fadd' 'tmp_54' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 21> <Delay = 8.26>
ST_136 : Operation 988 [2/5] (8.26ns)   --->   "%tmp_54 = fadd float %y1_i, %biasFC1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 988 'fadd' 'tmp_54' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 22> <Delay = 8.26>
ST_137 : Operation 989 [1/5] (8.26ns)   --->   "%tmp_54 = fadd float %y1_i, %biasFC1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 989 'fadd' 'tmp_54' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 23> <Delay = 3.25>
ST_138 : Operation 990 [1/1] (0.00ns)   --->   "%fc1ActivationMap_add = getelementptr inbounds [120 x float]* %fc1ActivationMap, i64 0, i64 %tmp_52" [../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 990 'getelementptr' 'fc1ActivationMap_add' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 991 [1/1] (3.25ns)   --->   "store float %tmp_54, float* %fc1ActivationMap_add, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 991 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_138 : Operation 992 [1/1] (0.00ns)   --->   "br label %.preheader39" [../Desktop/buildTest/lenetSynthMatlab.c:14786]   --->   Operation 992 'br' <Predicate = true> <Delay = 0.00>

State 139 <SV = 10> <Delay = 3.25>
ST_139 : Operation 993 [1/1] (0.00ns)   --->   "%k_5 = phi i7 [ %k_21, %25 ], [ 0, %.preheader35.preheader ]"   --->   Operation 993 'phi' 'k_5' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 994 [1/1] (1.46ns)   --->   "%exitcond4 = icmp eq i7 %k_5, -8" [../Desktop/buildTest/lenetSynthMatlab.c:14805]   --->   Operation 994 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 995 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind"   --->   Operation 995 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 996 [1/1] (2.03ns)   --->   "%k_21 = add i7 %k_5, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14805]   --->   Operation 996 'add' 'k_21' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 997 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader34.preheader, label %25" [../Desktop/buildTest/lenetSynthMatlab.c:14805]   --->   Operation 997 'br' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 998 [1/1] (0.00ns)   --->   "%tmp_49 = zext i7 %k_5 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14806]   --->   Operation 998 'zext' 'tmp_49' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_139 : Operation 999 [1/1] (0.00ns)   --->   "%fc1ActivationMap_add_1 = getelementptr inbounds [120 x float]* %fc1ActivationMap, i64 0, i64 %tmp_49" [../Desktop/buildTest/lenetSynthMatlab.c:14806]   --->   Operation 999 'getelementptr' 'fc1ActivationMap_add_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_139 : Operation 1000 [2/2] (3.25ns)   --->   "%rowOutIdx_6 = load float* %fc1ActivationMap_add_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14806]   --->   Operation 1000 'load' 'rowOutIdx_6' <Predicate = (!exitcond4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_139 : Operation 1001 [1/1] (1.66ns)   --->   "br label %.preheader34" [../Desktop/buildTest/lenetSynthMatlab.c:14818]   --->   Operation 1001 'br' <Predicate = (exitcond4)> <Delay = 1.66>

State 140 <SV = 11> <Delay = 3.25>
ST_140 : Operation 1002 [1/2] (3.25ns)   --->   "%rowOutIdx_6 = load float* %fc1ActivationMap_add_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14806]   --->   Operation 1002 'load' 'rowOutIdx_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 141 <SV = 12> <Delay = 7.34>
ST_141 : Operation 1003 [1/1] (0.00ns)   --->   "%rowOutIdx_8_to_int = bitcast float %rowOutIdx_6 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14806]   --->   Operation 1003 'bitcast' 'rowOutIdx_8_to_int' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1004 [1/1] (0.00ns)   --->   "%tmp_97 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %rowOutIdx_8_to_int, i32 23, i32 30)" [../Desktop/buildTest/lenetSynthMatlab.c:14806]   --->   Operation 1004 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1005 [1/1] (0.00ns)   --->   "%tmp_100 = trunc i32 %rowOutIdx_8_to_int to i23" [../Desktop/buildTest/lenetSynthMatlab.c:14806]   --->   Operation 1005 'trunc' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1006 [1/1] (1.47ns)   --->   "%notlhs6 = icmp ne i8 %tmp_97, -1" [../Desktop/buildTest/lenetSynthMatlab.c:14806]   --->   Operation 1006 'icmp' 'notlhs6' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1007 [1/1] (2.40ns)   --->   "%notrhs6 = icmp eq i23 %tmp_100, 0" [../Desktop/buildTest/lenetSynthMatlab.c:14806]   --->   Operation 1007 'icmp' 'notrhs6' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node rowOutIdx_4)   --->   "%tmp_104 = or i1 %notrhs6, %notlhs6" [../Desktop/buildTest/lenetSynthMatlab.c:14806]   --->   Operation 1008 'or' 'tmp_104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1009 [1/1] (6.36ns)   --->   "%tmp_105 = fcmp olt float %rowOutIdx_6, 0.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14807]   --->   Operation 1009 'fcmp' 'tmp_105' <Predicate = true> <Delay = 6.36> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.36> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node rowOutIdx_4)   --->   "%tmp_110 = and i1 %tmp_104, %tmp_105" [../Desktop/buildTest/lenetSynthMatlab.c:14807]   --->   Operation 1010 'and' 'tmp_110' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1011 [1/1] (0.97ns) (out node of the LUT)   --->   "%rowOutIdx_4 = select i1 %tmp_110, float 0.000000e+00, float %rowOutIdx_6" [../Desktop/buildTest/lenetSynthMatlab.c:14807]   --->   Operation 1011 'select' 'rowOutIdx_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 142 <SV = 13> <Delay = 3.25>
ST_142 : Operation 1012 [1/1] (0.00ns)   --->   "%relu3ActivationMap_a = getelementptr inbounds [120 x float]* %relu3ActivationMap, i64 0, i64 %tmp_49" [../Desktop/buildTest/lenetSynthMatlab.c:14811]   --->   Operation 1012 'getelementptr' 'relu3ActivationMap_a' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1013 [1/1] (3.25ns)   --->   "store float %rowOutIdx_4, float* %relu3ActivationMap_a, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14811]   --->   Operation 1013 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_142 : Operation 1014 [1/1] (0.00ns)   --->   "br label %.preheader35" [../Desktop/buildTest/lenetSynthMatlab.c:14805]   --->   Operation 1014 'br' <Predicate = true> <Delay = 0.00>

State 143 <SV = 11> <Delay = 2.13>
ST_143 : Operation 1015 [1/1] (0.00ns)   --->   "%k_6 = phi i7 [ %k_22, %29 ], [ 0, %.preheader34.preheader ]"   --->   Operation 1015 'phi' 'k_6' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1016 [1/1] (1.46ns)   --->   "%exitcond3 = icmp eq i7 %k_6, -44" [../Desktop/buildTest/lenetSynthMatlab.c:14818]   --->   Operation 1016 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1017 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind"   --->   Operation 1017 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1018 [1/1] (2.03ns)   --->   "%k_22 = add i7 %k_6, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14818]   --->   Operation 1018 'add' 'k_22' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1019 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader.preheader, label %26" [../Desktop/buildTest/lenetSynthMatlab.c:14818]   --->   Operation 1019 'br' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1020 [1/1] (0.00ns)   --->   "%tmp_91 = zext i7 %k_6 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14819]   --->   Operation 1020 'zext' 'tmp_91' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_143 : Operation 1021 [1/1] (0.00ns)   --->   "%p_shl20 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %k_6, i7 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1021 'bitconcatenate' 'p_shl20' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_143 : Operation 1022 [1/1] (0.00ns)   --->   "%p_shl20_cast = zext i14 %p_shl20 to i15" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1022 'zext' 'p_shl20_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_143 : Operation 1023 [1/1] (0.00ns)   --->   "%p_shl21 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %k_6, i3 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1023 'bitconcatenate' 'p_shl21' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_143 : Operation 1024 [1/1] (0.00ns)   --->   "%p_shl21_cast = zext i10 %p_shl21 to i15" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1024 'zext' 'p_shl21_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_143 : Operation 1025 [1/1] (2.13ns)   --->   "%tmp_92 = sub i15 %p_shl20_cast, %p_shl21_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1025 'sub' 'tmp_92' <Predicate = (!exitcond3)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1026 [1/1] (1.66ns)   --->   "br label %27" [../Desktop/buildTest/lenetSynthMatlab.c:14820]   --->   Operation 1026 'br' <Predicate = (!exitcond3)> <Delay = 1.66>
ST_143 : Operation 1027 [1/1] (1.66ns)   --->   "br label %.preheader"   --->   Operation 1027 'br' <Predicate = (exitcond3)> <Delay = 1.66>

State 144 <SV = 12> <Delay = 5.39>
ST_144 : Operation 1028 [1/1] (0.00ns)   --->   "%tmp_95 = phi float [ 0.000000e+00, %26 ], [ %tmp_123, %28 ]" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1028 'phi' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1029 [1/1] (0.00ns)   --->   "%colOutIdx_7 = phi i7 [ 0, %26 ], [ %colOutIdx_13, %28 ]"   --->   Operation 1029 'phi' 'colOutIdx_7' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1030 [1/1] (0.00ns)   --->   "%colOutIdx_7_cast = zext i7 %colOutIdx_7 to i15" [../Desktop/buildTest/lenetSynthMatlab.c:14820]   --->   Operation 1030 'zext' 'colOutIdx_7_cast' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1031 [1/1] (1.46ns)   --->   "%exitcond2 = icmp eq i7 %colOutIdx_7, -8" [../Desktop/buildTest/lenetSynthMatlab.c:14820]   --->   Operation 1031 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1032 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind"   --->   Operation 1032 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1033 [1/1] (2.03ns)   --->   "%colOutIdx_13 = add i7 %colOutIdx_7, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14820]   --->   Operation 1033 'add' 'colOutIdx_13' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1034 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %29, label %28" [../Desktop/buildTest/lenetSynthMatlab.c:14820]   --->   Operation 1034 'br' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1035 [1/1] (0.00ns)   --->   "%tmp_114 = zext i7 %colOutIdx_7 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1035 'zext' 'tmp_114' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_144 : Operation 1036 [1/1] (0.00ns)   --->   "%relu3ActivationMap_a_1 = getelementptr inbounds [120 x float]* %relu3ActivationMap, i64 0, i64 %tmp_114" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1036 'getelementptr' 'relu3ActivationMap_a_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_144 : Operation 1037 [2/2] (3.25ns)   --->   "%relu3ActivationMap_l = load float* %relu3ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1037 'load' 'relu3ActivationMap_l' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_144 : Operation 1038 [1/1] (2.14ns)   --->   "%tmp_115 = add i15 %tmp_92, %colOutIdx_7_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1038 'add' 'tmp_115' <Predicate = (!exitcond2)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1039 [1/1] (0.00ns)   --->   "%tmp_115_cast = sext i15 %tmp_115 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1039 'sext' 'tmp_115_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_144 : Operation 1040 [1/1] (0.00ns)   --->   "%tmp_117 = zext i32 %tmp_115_cast to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1040 'zext' 'tmp_117' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_144 : Operation 1041 [1/1] (0.00ns)   --->   "%weightsFC2_addr = getelementptr inbounds [10080 x float]* @weightsFC2, i64 0, i64 %tmp_117" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1041 'getelementptr' 'weightsFC2_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_144 : Operation 1042 [2/2] (3.25ns)   --->   "%weightsFC2_load = load float* %weightsFC2_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1042 'load' 'weightsFC2_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_144 : Operation 1043 [1/1] (0.00ns)   --->   "%biasFC2_addr = getelementptr inbounds [84 x float]* @biasFC2, i64 0, i64 %tmp_91" [../Desktop/buildTest/lenetSynthMatlab.c:14825]   --->   Operation 1043 'getelementptr' 'biasFC2_addr' <Predicate = (exitcond2)> <Delay = 0.00>
ST_144 : Operation 1044 [2/2] (3.25ns)   --->   "%biasFC2_load = load float* %biasFC2_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14825]   --->   Operation 1044 'load' 'biasFC2_load' <Predicate = (exitcond2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 145 <SV = 13> <Delay = 3.25>
ST_145 : Operation 1045 [1/2] (3.25ns)   --->   "%relu3ActivationMap_l = load float* %relu3ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1045 'load' 'relu3ActivationMap_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_145 : Operation 1046 [1/2] (3.25ns)   --->   "%weightsFC2_load = load float* %weightsFC2_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1046 'load' 'weightsFC2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 146 <SV = 14> <Delay = 5.78>
ST_146 : Operation 1047 [4/4] (5.78ns)   --->   "%tmp_118 = fmul float %relu3ActivationMap_l, %weightsFC2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1047 'fmul' 'tmp_118' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 15> <Delay = 5.78>
ST_147 : Operation 1048 [3/4] (5.78ns)   --->   "%tmp_118 = fmul float %relu3ActivationMap_l, %weightsFC2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1048 'fmul' 'tmp_118' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 16> <Delay = 5.78>
ST_148 : Operation 1049 [2/4] (5.78ns)   --->   "%tmp_118 = fmul float %relu3ActivationMap_l, %weightsFC2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1049 'fmul' 'tmp_118' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 17> <Delay = 5.78>
ST_149 : Operation 1050 [1/4] (5.78ns)   --->   "%tmp_118 = fmul float %relu3ActivationMap_l, %weightsFC2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1050 'fmul' 'tmp_118' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 18> <Delay = 8.26>
ST_150 : Operation 1051 [5/5] (8.26ns)   --->   "%tmp_123 = fadd float %tmp_95, %tmp_118" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1051 'fadd' 'tmp_123' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 19> <Delay = 8.26>
ST_151 : Operation 1052 [4/5] (8.26ns)   --->   "%tmp_123 = fadd float %tmp_95, %tmp_118" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1052 'fadd' 'tmp_123' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 20> <Delay = 8.26>
ST_152 : Operation 1053 [3/5] (8.26ns)   --->   "%tmp_123 = fadd float %tmp_95, %tmp_118" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1053 'fadd' 'tmp_123' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 21> <Delay = 8.26>
ST_153 : Operation 1054 [2/5] (8.26ns)   --->   "%tmp_123 = fadd float %tmp_95, %tmp_118" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1054 'fadd' 'tmp_123' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 22> <Delay = 8.26>
ST_154 : Operation 1055 [1/5] (8.26ns)   --->   "%tmp_123 = fadd float %tmp_95, %tmp_118" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 1055 'fadd' 'tmp_123' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1056 [1/1] (0.00ns)   --->   "br label %27" [../Desktop/buildTest/lenetSynthMatlab.c:14820]   --->   Operation 1056 'br' <Predicate = true> <Delay = 0.00>

State 155 <SV = 13> <Delay = 3.25>
ST_155 : Operation 1057 [1/2] (3.25ns)   --->   "%biasFC2_load = load float* %biasFC2_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14825]   --->   Operation 1057 'load' 'biasFC2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 156 <SV = 14> <Delay = 8.26>
ST_156 : Operation 1058 [5/5] (8.26ns)   --->   "%tmp_112 = fadd float %tmp_95, %biasFC2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14825]   --->   Operation 1058 'fadd' 'tmp_112' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 15> <Delay = 8.26>
ST_157 : Operation 1059 [4/5] (8.26ns)   --->   "%tmp_112 = fadd float %tmp_95, %biasFC2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14825]   --->   Operation 1059 'fadd' 'tmp_112' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 16> <Delay = 8.26>
ST_158 : Operation 1060 [3/5] (8.26ns)   --->   "%tmp_112 = fadd float %tmp_95, %biasFC2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14825]   --->   Operation 1060 'fadd' 'tmp_112' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 17> <Delay = 8.26>
ST_159 : Operation 1061 [2/5] (8.26ns)   --->   "%tmp_112 = fadd float %tmp_95, %biasFC2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14825]   --->   Operation 1061 'fadd' 'tmp_112' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 18> <Delay = 8.26>
ST_160 : Operation 1062 [1/5] (8.26ns)   --->   "%tmp_112 = fadd float %tmp_95, %biasFC2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14825]   --->   Operation 1062 'fadd' 'tmp_112' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 19> <Delay = 3.25>
ST_161 : Operation 1063 [1/1] (0.00ns)   --->   "%d_relu3ActivationMap_1 = getelementptr inbounds [84 x float]* %d_relu3ActivationMap, i64 0, i64 %tmp_91" [../Desktop/buildTest/lenetSynthMatlab.c:14825]   --->   Operation 1063 'getelementptr' 'd_relu3ActivationMap_1' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1064 [1/1] (3.25ns)   --->   "store float %tmp_112, float* %d_relu3ActivationMap_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14825]   --->   Operation 1064 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_161 : Operation 1065 [1/1] (0.00ns)   --->   "br label %.preheader34" [../Desktop/buildTest/lenetSynthMatlab.c:14818]   --->   Operation 1065 'br' <Predicate = true> <Delay = 0.00>

State 162 <SV = 12> <Delay = 2.12>
ST_162 : Operation 1066 [1/1] (0.00ns)   --->   "%k_7 = phi i4 [ %k_16, %33 ], [ 0, %.preheader.preheader ]"   --->   Operation 1066 'phi' 'k_7' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1067 [1/1] (0.00ns)   --->   "%phi_mul8 = phi i10 [ %next_mul9, %33 ], [ 0, %.preheader.preheader ]"   --->   Operation 1067 'phi' 'phi_mul8' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1068 [1/1] (2.12ns)   --->   "%next_mul9 = add i10 %phi_mul8, 84"   --->   Operation 1068 'add' 'next_mul9' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1069 [1/1] (1.44ns)   --->   "%exitcond1 = icmp eq i4 %k_7, -6" [../Desktop/buildTest/lenetSynthMatlab.c:14828]   --->   Operation 1069 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1070 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 1070 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1071 [1/1] (1.77ns)   --->   "%k_16 = add i4 %k_7, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14828]   --->   Operation 1071 'add' 'k_16' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1072 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %34, label %30" [../Desktop/buildTest/lenetSynthMatlab.c:14828]   --->   Operation 1072 'br' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp_93 = zext i4 %k_7 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14829]   --->   Operation 1073 'zext' 'tmp_93' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_162 : Operation 1074 [1/1] (1.66ns)   --->   "br label %31" [../Desktop/buildTest/lenetSynthMatlab.c:14830]   --->   Operation 1074 'br' <Predicate = (!exitcond1)> <Delay = 1.66>
ST_162 : Operation 1075 [1/1] (0.00ns)   --->   "ret void" [../Desktop/buildTest/lenetSynthMatlab.c:14837]   --->   Operation 1075 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 163 <SV = 13> <Delay = 5.37>
ST_163 : Operation 1076 [1/1] (0.00ns)   --->   "%tmp_111 = phi float [ 0.000000e+00, %30 ], [ %tmp_130, %32 ]" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1076 'phi' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1077 [1/1] (0.00ns)   --->   "%colOutIdx_8 = phi i7 [ 0, %30 ], [ %colOutIdx_14, %32 ]"   --->   Operation 1077 'phi' 'colOutIdx_8' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1078 [1/1] (0.00ns)   --->   "%colOutIdx_8_cast = zext i7 %colOutIdx_8 to i10" [../Desktop/buildTest/lenetSynthMatlab.c:14830]   --->   Operation 1078 'zext' 'colOutIdx_8_cast' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1079 [1/1] (1.46ns)   --->   "%exitcond = icmp eq i7 %colOutIdx_8, -44" [../Desktop/buildTest/lenetSynthMatlab.c:14830]   --->   Operation 1079 'icmp' 'exitcond' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1080 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind"   --->   Operation 1080 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1081 [1/1] (2.03ns)   --->   "%colOutIdx_14 = add i7 %colOutIdx_8, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14830]   --->   Operation 1081 'add' 'colOutIdx_14' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1082 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %33, label %32" [../Desktop/buildTest/lenetSynthMatlab.c:14830]   --->   Operation 1082 'br' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1083 [1/1] (0.00ns)   --->   "%tmp_125 = zext i7 %colOutIdx_8 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1083 'zext' 'tmp_125' <Predicate = (!exitcond)> <Delay = 0.00>
ST_163 : Operation 1084 [1/1] (0.00ns)   --->   "%d_relu3ActivationMap_2 = getelementptr inbounds [84 x float]* %d_relu3ActivationMap, i64 0, i64 %tmp_125" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1084 'getelementptr' 'd_relu3ActivationMap_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_163 : Operation 1085 [2/2] (3.25ns)   --->   "%d_relu3ActivationMap_3 = load float* %d_relu3ActivationMap_2, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1085 'load' 'd_relu3ActivationMap_3' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_163 : Operation 1086 [1/1] (2.12ns)   --->   "%tmp_126 = add i10 %phi_mul8, %colOutIdx_8_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1086 'add' 'tmp_126' <Predicate = (!exitcond)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1087 [1/1] (0.00ns)   --->   "%tmp_127 = zext i10 %tmp_126 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1087 'zext' 'tmp_127' <Predicate = (!exitcond)> <Delay = 0.00>
ST_163 : Operation 1088 [1/1] (0.00ns)   --->   "%weightsFC3_addr = getelementptr inbounds [840 x float]* @weightsFC3, i64 0, i64 %tmp_127" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1088 'getelementptr' 'weightsFC3_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_163 : Operation 1089 [2/2] (3.25ns)   --->   "%weightsFC3_load = load float* %weightsFC3_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1089 'load' 'weightsFC3_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_163 : Operation 1090 [1/1] (0.00ns)   --->   "%biasFC3_addr = getelementptr inbounds [10 x float]* @biasFC3, i64 0, i64 %tmp_93" [../Desktop/buildTest/lenetSynthMatlab.c:14835]   --->   Operation 1090 'getelementptr' 'biasFC3_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_163 : Operation 1091 [2/2] (3.25ns)   --->   "%biasFC3_load = load float* %biasFC3_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14835]   --->   Operation 1091 'load' 'biasFC3_load' <Predicate = (exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 164 <SV = 14> <Delay = 3.25>
ST_164 : Operation 1092 [1/2] (3.25ns)   --->   "%d_relu3ActivationMap_3 = load float* %d_relu3ActivationMap_2, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1092 'load' 'd_relu3ActivationMap_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_164 : Operation 1093 [1/2] (3.25ns)   --->   "%weightsFC3_load = load float* %weightsFC3_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1093 'load' 'weightsFC3_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 165 <SV = 15> <Delay = 5.78>
ST_165 : Operation 1094 [4/4] (5.78ns)   --->   "%tmp_128 = fmul float %d_relu3ActivationMap_3, %weightsFC3_load" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1094 'fmul' 'tmp_128' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 16> <Delay = 5.78>
ST_166 : Operation 1095 [3/4] (5.78ns)   --->   "%tmp_128 = fmul float %d_relu3ActivationMap_3, %weightsFC3_load" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1095 'fmul' 'tmp_128' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 17> <Delay = 5.78>
ST_167 : Operation 1096 [2/4] (5.78ns)   --->   "%tmp_128 = fmul float %d_relu3ActivationMap_3, %weightsFC3_load" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1096 'fmul' 'tmp_128' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 18> <Delay = 5.78>
ST_168 : Operation 1097 [1/4] (5.78ns)   --->   "%tmp_128 = fmul float %d_relu3ActivationMap_3, %weightsFC3_load" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1097 'fmul' 'tmp_128' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 19> <Delay = 8.26>
ST_169 : Operation 1098 [5/5] (8.26ns)   --->   "%tmp_130 = fadd float %tmp_111, %tmp_128" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1098 'fadd' 'tmp_130' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 20> <Delay = 8.26>
ST_170 : Operation 1099 [4/5] (8.26ns)   --->   "%tmp_130 = fadd float %tmp_111, %tmp_128" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1099 'fadd' 'tmp_130' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 21> <Delay = 8.26>
ST_171 : Operation 1100 [3/5] (8.26ns)   --->   "%tmp_130 = fadd float %tmp_111, %tmp_128" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1100 'fadd' 'tmp_130' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 22> <Delay = 8.26>
ST_172 : Operation 1101 [2/5] (8.26ns)   --->   "%tmp_130 = fadd float %tmp_111, %tmp_128" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1101 'fadd' 'tmp_130' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 23> <Delay = 8.26>
ST_173 : Operation 1102 [1/5] (8.26ns)   --->   "%tmp_130 = fadd float %tmp_111, %tmp_128" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1102 'fadd' 'tmp_130' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1103 [1/1] (0.00ns)   --->   "br label %31" [../Desktop/buildTest/lenetSynthMatlab.c:14830]   --->   Operation 1103 'br' <Predicate = true> <Delay = 0.00>

State 174 <SV = 14> <Delay = 3.25>
ST_174 : Operation 1104 [1/2] (3.25ns)   --->   "%biasFC3_load = load float* %biasFC3_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14835]   --->   Operation 1104 'load' 'biasFC3_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 175 <SV = 15> <Delay = 8.26>
ST_175 : Operation 1105 [5/5] (8.26ns)   --->   "%tmp_124 = fadd float %tmp_111, %biasFC3_load" [../Desktop/buildTest/lenetSynthMatlab.c:14835]   --->   Operation 1105 'fadd' 'tmp_124' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 16> <Delay = 8.26>
ST_176 : Operation 1106 [4/5] (8.26ns)   --->   "%tmp_124 = fadd float %tmp_111, %biasFC3_load" [../Desktop/buildTest/lenetSynthMatlab.c:14835]   --->   Operation 1106 'fadd' 'tmp_124' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 17> <Delay = 8.26>
ST_177 : Operation 1107 [3/5] (8.26ns)   --->   "%tmp_124 = fadd float %tmp_111, %biasFC3_load" [../Desktop/buildTest/lenetSynthMatlab.c:14835]   --->   Operation 1107 'fadd' 'tmp_124' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 18> <Delay = 8.26>
ST_178 : Operation 1108 [2/5] (8.26ns)   --->   "%tmp_124 = fadd float %tmp_111, %biasFC3_load" [../Desktop/buildTest/lenetSynthMatlab.c:14835]   --->   Operation 1108 'fadd' 'tmp_124' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 19> <Delay = 8.26>
ST_179 : Operation 1109 [1/5] (8.26ns)   --->   "%tmp_124 = fadd float %tmp_111, %biasFC3_load" [../Desktop/buildTest/lenetSynthMatlab.c:14835]   --->   Operation 1109 'fadd' 'tmp_124' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 20> <Delay = 2.15>
ST_180 : Operation 1110 [1/1] (0.00ns)   --->   "%netScores_addr = getelementptr [10 x float]* %netScores, i64 0, i64 %tmp_93" [../Desktop/buildTest/lenetSynthMatlab.c:14835]   --->   Operation 1110 'getelementptr' 'netScores_addr' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1111 [1/1] (2.15ns)   --->   "store float %tmp_124, float* %netScores_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14835]   --->   Operation 1111 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_180 : Operation 1112 [1/1] (0.00ns)   --->   "br label %.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14828]   --->   Operation 1112 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f') with incoming values : ('f', ../Desktop/buildTest/lenetSynthMatlab.c:14596) [36]  (1.66 ns)

 <State 2>: 3.26ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', ../Desktop/buildTest/lenetSynthMatlab.c:14596) [36]  (0 ns)
	'getelementptr' operation ('biasConv1_addr', ../Desktop/buildTest/lenetSynthMatlab.c:14615) [45]  (0 ns)
	'load' operation ('biasConv1_load', ../Desktop/buildTest/lenetSynthMatlab.c:14615) on array 'biasConv1' [46]  (3.26 ns)

 <State 3>: 3.26ns
The critical path consists of the following:
	'load' operation ('biasConv1_load', ../Desktop/buildTest/lenetSynthMatlab.c:14615) on array 'biasConv1' [46]  (3.26 ns)

 <State 4>: 2.13ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [50]  (0 ns)
	'add' operation ('next_mul') [52]  (2.13 ns)

 <State 5>: 1.86ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', ../Desktop/buildTest/lenetSynthMatlab.c:14602) [60]  (0 ns)
	'add' operation ('c', ../Desktop/buildTest/lenetSynthMatlab.c:14602) [64]  (1.86 ns)

 <State 6>: 2.12ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../Desktop/buildTest/lenetSynthMatlab.c:14605) [69]  (0 ns)
	'sub' operation ('tmp_18', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [82]  (2.12 ns)

 <State 7>: 5.67ns
The critical path consists of the following:
	'phi' operation ('colOutIdx') with incoming values : ('colOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14606) [85]  (0 ns)
	'sub' operation ('tmp_26', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [104]  (1.95 ns)
	'add' operation ('tmp4', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [106]  (0 ns)
	'add' operation ('tmp_27', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [107]  (3.72 ns)

 <State 8>: 3.26ns
The critical path consists of the following:
	'load' operation ('inputImg_load', ../Desktop/buildTest/lenetSynthMatlab.c:14607) on array 'inputImg' [96]  (3.26 ns)

 <State 9>: 6.18ns
The critical path consists of the following:
	'uitofp' operation ('tmp_30', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [113]  (6.18 ns)

 <State 10>: 6.18ns
The critical path consists of the following:
	'uitofp' operation ('tmp_30', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [113]  (6.18 ns)

 <State 11>: 6.18ns
The critical path consists of the following:
	'uitofp' operation ('tmp_30', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [113]  (6.18 ns)

 <State 12>: 6.18ns
The critical path consists of the following:
	'uitofp' operation ('tmp_30', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [113]  (6.18 ns)

 <State 13>: 6.18ns
The critical path consists of the following:
	'uitofp' operation ('tmp_30', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [113]  (6.18 ns)

 <State 14>: 6.18ns
The critical path consists of the following:
	'uitofp' operation ('tmp_30', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [113]  (6.18 ns)

 <State 15>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_31', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [114]  (5.78 ns)

 <State 16>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_31', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [114]  (5.78 ns)

 <State 17>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_31', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [114]  (5.78 ns)

 <State 18>: 7.94ns
The critical path consists of the following:
	'fmul' operation ('tmp_31', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [114]  (5.78 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14609) of variable 'tmp_31', ../Desktop/buildTest/lenetSynthMatlab.c:14609 on array 'fv10', ../Desktop/buildTest/lenetSynthMatlab.c:38 [116]  (2.15 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 2.15ns
The critical path consists of the following:
	'load' operation ('y', ../Desktop/buildTest/sum.c:25->../Desktop/buildTest/lenetSynthMatlab.c:14615) on array 'fv11', ../Desktop/buildTest/lenetSynthMatlab.c:39 [122]  (2.15 ns)

 <State 21>: 2.15ns
The critical path consists of the following:
	'load' operation ('y', ../Desktop/buildTest/sum.c:25->../Desktop/buildTest/lenetSynthMatlab.c:14615) on array 'fv11', ../Desktop/buildTest/lenetSynthMatlab.c:39 [122]  (2.15 ns)

 <State 22>: 8.26ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', ../Desktop/buildTest/sum.c:25->../Desktop/buildTest/lenetSynthMatlab.c:14615) ('y', ../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615) [125]  (0 ns)
	'fadd' operation ('tmp_11', ../Desktop/buildTest/lenetSynthMatlab.c:14615) [138]  (8.26 ns)

 <State 23>: 2.15ns
The critical path consists of the following:
	'load' operation ('fv11_load', ../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615) on array 'fv11', ../Desktop/buildTest/lenetSynthMatlab.c:39 [134]  (2.15 ns)

 <State 24>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615) [135]  (8.26 ns)

 <State 25>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615) [135]  (8.26 ns)

 <State 26>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615) [135]  (8.26 ns)

 <State 27>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615) [135]  (8.26 ns)

 <State 28>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615) [135]  (8.26 ns)

 <State 29>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', ../Desktop/buildTest/lenetSynthMatlab.c:14615) [138]  (8.26 ns)

 <State 30>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', ../Desktop/buildTest/lenetSynthMatlab.c:14615) [138]  (8.26 ns)

 <State 31>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', ../Desktop/buildTest/lenetSynthMatlab.c:14615) [138]  (8.26 ns)

 <State 32>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', ../Desktop/buildTest/lenetSynthMatlab.c:14615) [138]  (8.26 ns)

 <State 33>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('conv1ActivationMap_a', ../Desktop/buildTest/lenetSynthMatlab.c:14615) [149]  (0 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14615) of variable 'tmp_11', ../Desktop/buildTest/lenetSynthMatlab.c:14615 on array 'conv1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:36 [150]  (3.26 ns)

 <State 34>: 2.13ns
The critical path consists of the following:
	'phi' operation ('phi_mul2') with incoming values : ('next_mul3') [160]  (0 ns)
	'add' operation ('next_mul3') [162]  (2.13 ns)

 <State 35>: 2.12ns
The critical path consists of the following:
	'phi' operation ('colOutIdx') with incoming values : ('colOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14623) [170]  (0 ns)
	'sub' operation ('tmp_4', ../Desktop/buildTest/lenetSynthMatlab.c:14625) [180]  (2.12 ns)

 <State 36>: 7.51ns
The critical path consists of the following:
	'phi' operation ('b_k') with incoming values : ('b_k', ../Desktop/buildTest/lenetSynthMatlab.c:14624) [183]  (0 ns)
	'add' operation ('tmp6', ../Desktop/buildTest/lenetSynthMatlab.c:14625) [190]  (2.12 ns)
	'add' operation ('tmp_7', ../Desktop/buildTest/lenetSynthMatlab.c:14625) [192]  (2.13 ns)
	'getelementptr' operation ('conv1ActivationMap_a_1', ../Desktop/buildTest/lenetSynthMatlab.c:14625) [195]  (0 ns)
	'load' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14625) on array 'conv1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:36 [196]  (3.26 ns)

 <State 37>: 3.26ns
The critical path consists of the following:
	'load' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14625) on array 'conv1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:36 [196]  (3.26 ns)

 <State 38>: 7.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', ../Desktop/buildTest/lenetSynthMatlab.c:14626) [203]  (6.37 ns)
	'and' operation ('tmp_13', ../Desktop/buildTest/lenetSynthMatlab.c:14626) [204]  (0 ns)
	'select' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14626) [205]  (0.978 ns)

 <State 39>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('relu1ActivationMap_a', ../Desktop/buildTest/lenetSynthMatlab.c:14630) [206]  (0 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14630) of variable 'rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14626 on array 'relu1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:37 [207]  (3.26 ns)

 <State 40>: 3.26ns
The critical path consists of the following:
	'phi' operation ('invdar', ../Desktop/buildTest/lenetSynthMatlab.c:14637) with incoming values : ('indvarinc', ../Desktop/buildTest/lenetSynthMatlab.c:14637) [216]  (0 ns)
	'getelementptr' operation ('pool1ActivationMap_a', ../Desktop/buildTest/lenetSynthMatlab.c:14637) [219]  (0 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14637) of constant 0 on array 'pool1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:32 [220]  (3.26 ns)

 <State 41>: 2.12ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', ../Desktop/buildTest/lenetSynthMatlab.c:14640) [230]  (0 ns)
	'add' operation ('tmp_5', ../Desktop/buildTest/lenetSynthMatlab.c:14670) [240]  (2.12 ns)

 <State 42>: 4.46ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', ../Desktop/buildTest/lenetSynthMatlab.c:14645) [245]  (0 ns)
	'or' operation ('tmp_19', ../Desktop/buildTest/lenetSynthMatlab.c:14659) [255]  (0 ns)
	'mul' operation ('tmp_21', ../Desktop/buildTest/lenetSynthMatlab.c:14659) [257]  (4.46 ns)

 <State 43>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14682) [375]  (8.26 ns)

 <State 44>: 7.29ns
The critical path consists of the following:
	'add' operation ('sh_assign', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670) [350]  (2.12 ns)
	'select' operation ('sh_assign_1', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670) [354]  (1.08 ns)
	'lshr' operation ('tmp_164_i_i_i', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670) [358]  (0 ns)
	'select' operation ('p_Val2_2', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670) [363]  (4.09 ns)

 <State 45>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('relu1ActivationMap_a_1', ../Desktop/buildTest/lenetSynthMatlab.c:14657) [290]  (0 ns)
	'load' operation ('b_maxval', ../Desktop/buildTest/lenetSynthMatlab.c:14657) on array 'relu1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:37 [291]  (3.26 ns)

 <State 46>: 3.26ns
The critical path consists of the following:
	'load' operation ('b_maxval', ../Desktop/buildTest/lenetSynthMatlab.c:14657) on array 'relu1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:37 [291]  (3.26 ns)

 <State 47>: 8.04ns
The critical path consists of the following:
	'fcmp' operation ('tmp_70', ../Desktop/buildTest/lenetSynthMatlab.c:14659) [310]  (6.37 ns)
	'and' operation ('tmp_73', ../Desktop/buildTest/lenetSynthMatlab.c:14659) [311]  (0.978 ns)
	'select' operation ('b_maxval_6', ../Desktop/buildTest/lenetSynthMatlab.c:14659) [312]  (0.698 ns)

 <State 48>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('relu1ActivationMap_a_3', ../Desktop/buildTest/lenetSynthMatlab.c:14659) [315]  (0 ns)
	'load' operation ('b_maxval', ../Desktop/buildTest/lenetSynthMatlab.c:14659) on array 'relu1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:37 [316]  (3.26 ns)

 <State 49>: 4.05ns
The critical path consists of the following:
	'load' operation ('b_maxval', ../Desktop/buildTest/lenetSynthMatlab.c:14659) on array 'relu1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:37 [316]  (3.26 ns)
	'select' operation ('maxval[1]', ../Desktop/buildTest/lenetSynthMatlab.c:14666) [317]  (0.796 ns)

 <State 50>: 3.5ns
The critical path consists of the following:
	'sub' operation ('p_Val2_6_i_i_i', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670) [364]  (2.7 ns)
	'select' operation ('p_Val2_6', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670) [365]  (0.796 ns)

 <State 51>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_60', ../Desktop/buildTest/lenetSynthMatlab.c:14670) [366]  (8.47 ns)

 <State 52>: 7.76ns
The critical path consists of the following:
	'add' operation ('tmp7', ../Desktop/buildTest/lenetSynthMatlab.c:14670) [367]  (0 ns)
	'add' operation ('tmp_62', ../Desktop/buildTest/lenetSynthMatlab.c:14670) [368]  (4.5 ns)
	'getelementptr' operation ('pool1ActivationMap_a_1', ../Desktop/buildTest/lenetSynthMatlab.c:14670) [370]  (0 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14670) of variable 'maxval_1_3_maxval_0_3', ../Desktop/buildTest/lenetSynthMatlab.c:14669 on array 'pool1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:32 [372]  (3.26 ns)

 <State 53>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14682) [375]  (8.26 ns)

 <State 54>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14682) [375]  (8.26 ns)

 <State 55>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14682) [375]  (8.26 ns)

 <State 56>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14682) [375]  (8.26 ns)

 <State 57>: 3.26ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', ../Desktop/buildTest/lenetSynthMatlab.c:14689) [383]  (0 ns)
	'getelementptr' operation ('biasConv2_addr', ../Desktop/buildTest/lenetSynthMatlab.c:14712) [391]  (0 ns)
	'load' operation ('biasConv2_load', ../Desktop/buildTest/lenetSynthMatlab.c:14712) on array 'biasConv2' [392]  (3.26 ns)

 <State 58>: 3.26ns
The critical path consists of the following:
	'load' operation ('biasConv2_load', ../Desktop/buildTest/lenetSynthMatlab.c:14712) on array 'biasConv2' [392]  (3.26 ns)

 <State 59>: 2.13ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', ../Desktop/buildTest/lenetSynthMatlab.c:14693) [395]  (0 ns)
	'add' operation ('tmp13', ../Desktop/buildTest/lenetSynthMatlab.c:14712) [404]  (2.13 ns)

 <State 60>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', ../Desktop/buildTest/lenetSynthMatlab.c:14695) [407]  (0 ns)
	'add' operation ('c', ../Desktop/buildTest/lenetSynthMatlab.c:14695) [410]  (1.78 ns)

 <State 61>: 6.15ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../Desktop/buildTest/lenetSynthMatlab.c:14698) [415]  (0 ns)
	'add' operation ('tmp_74', ../Desktop/buildTest/lenetSynthMatlab.c:14701) [422]  (1.78 ns)
	'mul' operation ('tmp_75', ../Desktop/buildTest/lenetSynthMatlab.c:14701) [424]  (4.37 ns)

 <State 62>: 3.81ns
The critical path consists of the following:
	'phi' operation ('colOutIdx') with incoming values : ('colOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14699) [436]  (0 ns)
	'add' operation ('tmp_86', ../Desktop/buildTest/lenetSynthMatlab.c:14701) [443]  (1.78 ns)
	'sub' operation ('tmp_87', ../Desktop/buildTest/lenetSynthMatlab.c:14701) [448]  (2.03 ns)

 <State 63>: 7.52ns
The critical path consists of the following:
	'phi' operation ('b_k') with incoming values : ('b_k', ../Desktop/buildTest/lenetSynthMatlab.c:14700) [461]  (0 ns)
	'add' operation ('tmp12', ../Desktop/buildTest/lenetSynthMatlab.c:14703) [485]  (2.13 ns)
	'add' operation ('tmp_106', ../Desktop/buildTest/lenetSynthMatlab.c:14703) [487]  (2.13 ns)
	'getelementptr' operation ('weightsConv2_addr', ../Desktop/buildTest/lenetSynthMatlab.c:14703) [490]  (0 ns)
	'load' operation ('weightsConv2_load', ../Desktop/buildTest/lenetSynthMatlab.c:14703) on array 'weightsConv2' [491]  (3.26 ns)

 <State 64>: 3.26ns
The critical path consists of the following:
	'load' operation ('pool1ActivationMap_l', ../Desktop/buildTest/lenetSynthMatlab.c:14701) on array 'pool1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:32 [475]  (3.26 ns)

 <State 65>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_108', ../Desktop/buildTest/lenetSynthMatlab.c:14703) [492]  (5.78 ns)

 <State 66>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_108', ../Desktop/buildTest/lenetSynthMatlab.c:14703) [492]  (5.78 ns)

 <State 67>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_108', ../Desktop/buildTest/lenetSynthMatlab.c:14703) [492]  (5.78 ns)

 <State 68>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_108', ../Desktop/buildTest/lenetSynthMatlab.c:14703) [492]  (5.78 ns)

 <State 69>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('fv12_addr', ../Desktop/buildTest/lenetSynthMatlab.c:14703) [493]  (0 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14703) of variable 'tmp_108', ../Desktop/buildTest/lenetSynthMatlab.c:14703 on array 'fv12', ../Desktop/buildTest/lenetSynthMatlab.c:47 [494]  (3.26 ns)

 <State 70>: 0ns
The critical path consists of the following:

 <State 71>: 0ns
The critical path consists of the following:

 <State 72>: 0ns
The critical path consists of the following:

 <State 73>: 2.15ns
The critical path consists of the following:
	'load' operation ('y', ../Desktop/buildTest/sum.c:86->../Desktop/buildTest/lenetSynthMatlab.c:14712) on array 'fv14', ../Desktop/buildTest/lenetSynthMatlab.c:49 [503]  (2.15 ns)

 <State 74>: 2.15ns
The critical path consists of the following:
	'load' operation ('y', ../Desktop/buildTest/sum.c:86->../Desktop/buildTest/lenetSynthMatlab.c:14712) on array 'fv14', ../Desktop/buildTest/lenetSynthMatlab.c:49 [503]  (2.15 ns)

 <State 75>: 8.26ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', ../Desktop/buildTest/sum.c:86->../Desktop/buildTest/lenetSynthMatlab.c:14712) ('y', ../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712) [506]  (0 ns)
	'fadd' operation ('tmp_77', ../Desktop/buildTest/lenetSynthMatlab.c:14712) [519]  (8.26 ns)

 <State 76>: 2.15ns
The critical path consists of the following:
	'load' operation ('fv14_load', ../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712) on array 'fv14', ../Desktop/buildTest/lenetSynthMatlab.c:49 [515]  (2.15 ns)

 <State 77>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712) [516]  (8.26 ns)

 <State 78>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712) [516]  (8.26 ns)

 <State 79>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712) [516]  (8.26 ns)

 <State 80>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712) [516]  (8.26 ns)

 <State 81>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712) [516]  (8.26 ns)

 <State 82>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_77', ../Desktop/buildTest/lenetSynthMatlab.c:14712) [519]  (8.26 ns)

 <State 83>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_77', ../Desktop/buildTest/lenetSynthMatlab.c:14712) [519]  (8.26 ns)

 <State 84>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_77', ../Desktop/buildTest/lenetSynthMatlab.c:14712) [519]  (8.26 ns)

 <State 85>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_77', ../Desktop/buildTest/lenetSynthMatlab.c:14712) [519]  (8.26 ns)

 <State 86>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('conv2ActivationMap_a', ../Desktop/buildTest/lenetSynthMatlab.c:14712) [525]  (0 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14712) of variable 'tmp_77', ../Desktop/buildTest/lenetSynthMatlab.c:14712 on array 'conv2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:42 [526]  (3.26 ns)

 <State 87>: 2.13ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../Desktop/buildTest/lenetSynthMatlab.c:14719) [535]  (0 ns)
	'add' operation ('tmp8', ../Desktop/buildTest/lenetSynthMatlab.c:14722) [544]  (2.13 ns)

 <State 88>: 1.78ns
The critical path consists of the following:
	'phi' operation ('colOutIdx') with incoming values : ('colOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14720) [547]  (0 ns)
	'add' operation ('colOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14720) [550]  (1.78 ns)

 <State 89>: 7.5ns
The critical path consists of the following:
	'phi' operation ('b_k') with incoming values : ('b_k', ../Desktop/buildTest/lenetSynthMatlab.c:14721) [556]  (0 ns)
	'add' operation ('tmp16', ../Desktop/buildTest/lenetSynthMatlab.c:14722) [563]  (2.12 ns)
	'add' operation ('tmp_69', ../Desktop/buildTest/lenetSynthMatlab.c:14722) [565]  (2.13 ns)
	'getelementptr' operation ('conv2ActivationMap_a_1', ../Desktop/buildTest/lenetSynthMatlab.c:14722) [567]  (0 ns)
	'load' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14722) on array 'conv2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:42 [568]  (3.26 ns)

 <State 90>: 3.26ns
The critical path consists of the following:
	'load' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14722) on array 'conv2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:42 [568]  (3.26 ns)

 <State 91>: 7.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_90', ../Desktop/buildTest/lenetSynthMatlab.c:14723) [575]  (6.37 ns)
	'and' operation ('tmp_94', ../Desktop/buildTest/lenetSynthMatlab.c:14723) [576]  (0 ns)
	'select' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14723) [577]  (0.978 ns)

 <State 92>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('relu2ActivationMap_a', ../Desktop/buildTest/lenetSynthMatlab.c:14727) [578]  (0 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14727) of variable 'rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14723 on array 'relu2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:46 [579]  (3.26 ns)

 <State 93>: 3.26ns
The critical path consists of the following:
	'phi' operation ('invdar1', ../Desktop/buildTest/lenetSynthMatlab.c:14734) with incoming values : ('indvarinc1', ../Desktop/buildTest/lenetSynthMatlab.c:14734) [588]  (0 ns)
	'getelementptr' operation ('pool2ActivationMap_a', ../Desktop/buildTest/lenetSynthMatlab.c:14734) [591]  (0 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14734) of constant 0 on array 'pool2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:41 [592]  (3.26 ns)

 <State 94>: 2.12ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', ../Desktop/buildTest/lenetSynthMatlab.c:14737) [604]  (0 ns)
	'add' operation ('tmp_48', ../Desktop/buildTest/lenetSynthMatlab.c:14767) [611]  (2.12 ns)

 <State 95>: 1.68ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', ../Desktop/buildTest/lenetSynthMatlab.c:14742) [615]  (0 ns)
	'add' operation ('r', ../Desktop/buildTest/lenetSynthMatlab.c:14742) [618]  (1.68 ns)

 <State 96>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14779) [741]  (8.26 ns)

 <State 97>: 7.29ns
The critical path consists of the following:
	'add' operation ('sh_assign_4', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767) [713]  (2.12 ns)
	'select' operation ('sh_assign_5', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767) [717]  (1.08 ns)
	'lshr' operation ('tmp_164_i_i_i2', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767) [721]  (0 ns)
	'select' operation ('p_Val2_9', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767) [726]  (4.09 ns)

 <State 98>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('relu2ActivationMap_a_1', ../Desktop/buildTest/lenetSynthMatlab.c:14754) [656]  (0 ns)
	'load' operation ('b_maxval', ../Desktop/buildTest/lenetSynthMatlab.c:14754) on array 'relu2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:46 [657]  (3.26 ns)

 <State 99>: 3.26ns
The critical path consists of the following:
	'load' operation ('b_maxval', ../Desktop/buildTest/lenetSynthMatlab.c:14754) on array 'relu2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:46 [657]  (3.26 ns)

 <State 100>: 8.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_162', ../Desktop/buildTest/lenetSynthMatlab.c:14756) [676]  (6.37 ns)
	'and' operation ('tmp_163', ../Desktop/buildTest/lenetSynthMatlab.c:14756) [677]  (0.978 ns)
	'select' operation ('b_maxval_7', ../Desktop/buildTest/lenetSynthMatlab.c:14756) [678]  (0.682 ns)

 <State 101>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('relu2ActivationMap_a_3', ../Desktop/buildTest/lenetSynthMatlab.c:14756) [680]  (0 ns)
	'load' operation ('b_maxval', ../Desktop/buildTest/lenetSynthMatlab.c:14756) on array 'relu2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:46 [681]  (3.26 ns)

 <State 102>: 5.72ns
The critical path consists of the following:
	'load' operation ('b_maxval', ../Desktop/buildTest/lenetSynthMatlab.c:14756) on array 'relu2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:46 [681]  (3.26 ns)
	'select' operation ('maxval[1]', ../Desktop/buildTest/lenetSynthMatlab.c:14763) [682]  (0.796 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14763) of variable 'maxval[1]', ../Desktop/buildTest/lenetSynthMatlab.c:14763 on local variable 'maxval[1]' [684]  (1.66 ns)

 <State 103>: 8.14ns
The critical path consists of the following:
	'load' operation ('maxval_1_6_load') on local variable 'maxval[1]' [688]  (0 ns)
	'fcmp' operation ('tmp_141', ../Desktop/buildTest/lenetSynthMatlab.c:14766) [703]  (6.37 ns)
	'and' operation ('tmp_142', ../Desktop/buildTest/lenetSynthMatlab.c:14766) [704]  (0.978 ns)
	'select' operation ('maxval_1_8_maxval_0_8', ../Desktop/buildTest/lenetSynthMatlab.c:14766) [737]  (0.796 ns)

 <State 104>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('pool2ActivationMap_a_1', ../Desktop/buildTest/lenetSynthMatlab.c:14767) [736]  (0 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14767) of variable 'maxval_1_8_maxval_0_8', ../Desktop/buildTest/lenetSynthMatlab.c:14766 on array 'pool2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:41 [738]  (3.26 ns)

 <State 105>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14779) [741]  (8.26 ns)

 <State 106>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14779) [741]  (8.26 ns)

 <State 107>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14779) [741]  (8.26 ns)

 <State 108>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14779) [741]  (8.26 ns)

 <State 109>: 2.03ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', ../Desktop/buildTest/lenetSynthMatlab.c:14786) [749]  (0 ns)
	'add' operation ('f', ../Desktop/buildTest/lenetSynthMatlab.c:14786) [752]  (2.03 ns)

 <State 110>: 2.15ns
The critical path consists of the following:
	'phi' operation ('phi_mul6') with incoming values : ('next_mul7') [758]  (0 ns)
	'add' operation ('next_mul7') [759]  (2.15 ns)

 <State 111>: 2.14ns
The critical path consists of the following:
	'phi' operation ('colOutIdx') with incoming values : ('colOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14789) [771]  (0 ns)
	'sub' operation ('tmp_109', ../Desktop/buildTest/lenetSynthMatlab.c:14791) [782]  (2.14 ns)

 <State 112>: 6.41ns
The critical path consists of the following:
	'phi' operation ('b_k') with incoming values : ('b_k', ../Desktop/buildTest/lenetSynthMatlab.c:14790) [785]  (0 ns)
	'sub' operation ('tmp_149', ../Desktop/buildTest/lenetSynthMatlab.c:14791) [803]  (2.13 ns)
	'add' operation ('tmp26', ../Desktop/buildTest/lenetSynthMatlab.c:14791) [808]  (2.14 ns)
	'add' operation ('tmp_151', ../Desktop/buildTest/lenetSynthMatlab.c:14791) [810]  (2.15 ns)

 <State 113>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('pool2ActivationMap_a_2', ../Desktop/buildTest/lenetSynthMatlab.c:14791) [796]  (0 ns)
	'load' operation ('pool2ActivationMap_l', ../Desktop/buildTest/lenetSynthMatlab.c:14791) on array 'pool2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:41 [797]  (3.26 ns)

 <State 114>: 3.26ns
The critical path consists of the following:
	'load' operation ('pool2ActivationMap_l', ../Desktop/buildTest/lenetSynthMatlab.c:14791) on array 'pool2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:41 [797]  (3.26 ns)

 <State 115>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_153', ../Desktop/buildTest/lenetSynthMatlab.c:14791) [815]  (5.78 ns)

 <State 116>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_153', ../Desktop/buildTest/lenetSynthMatlab.c:14791) [815]  (5.78 ns)

 <State 117>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_153', ../Desktop/buildTest/lenetSynthMatlab.c:14791) [815]  (5.78 ns)

 <State 118>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_153', ../Desktop/buildTest/lenetSynthMatlab.c:14791) [815]  (5.78 ns)

 <State 119>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('b_pool2ActivationMap_1', ../Desktop/buildTest/lenetSynthMatlab.c:14791) [816]  (0 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14791) of variable 'tmp_153', ../Desktop/buildTest/lenetSynthMatlab.c:14791 on array 'b_pool2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:51 [817]  (3.26 ns)

 <State 120>: 0ns
The critical path consists of the following:

 <State 121>: 0ns
The critical path consists of the following:

 <State 122>: 0ns
The critical path consists of the following:

 <State 123>: 2.15ns
The critical path consists of the following:
	'load' operation ('y', ../Desktop/buildTest/sum.c:147->../Desktop/buildTest/lenetSynthMatlab.c:14800) on array 'fv16', ../Desktop/buildTest/lenetSynthMatlab.c:54 [826]  (2.15 ns)

 <State 124>: 2.15ns
The critical path consists of the following:
	'load' operation ('y', ../Desktop/buildTest/sum.c:147->../Desktop/buildTest/lenetSynthMatlab.c:14800) on array 'fv16', ../Desktop/buildTest/lenetSynthMatlab.c:54 [826]  (2.15 ns)

 <State 125>: 3.93ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800) [830]  (0 ns)
	'add' operation ('k', ../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800) [833]  (1.78 ns)
	'getelementptr' operation ('fv16_addr_1', ../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800) [837]  (0 ns)
	'load' operation ('fv16_load', ../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800) on array 'fv16', ../Desktop/buildTest/lenetSynthMatlab.c:54 [838]  (2.15 ns)

 <State 126>: 2.15ns
The critical path consists of the following:
	'load' operation ('fv16_load', ../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800) on array 'fv16', ../Desktop/buildTest/lenetSynthMatlab.c:54 [838]  (2.15 ns)

 <State 127>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800) [839]  (8.26 ns)

 <State 128>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800) [839]  (8.26 ns)

 <State 129>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800) [839]  (8.26 ns)

 <State 130>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800) [839]  (8.26 ns)

 <State 131>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800) [839]  (8.26 ns)

 <State 132>: 3.26ns
The critical path consists of the following:
	'load' operation ('biasFC1_load', ../Desktop/buildTest/lenetSynthMatlab.c:14800) on array 'biasFC1' [844]  (3.26 ns)

 <State 133>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_54', ../Desktop/buildTest/lenetSynthMatlab.c:14800) [845]  (8.26 ns)

 <State 134>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_54', ../Desktop/buildTest/lenetSynthMatlab.c:14800) [845]  (8.26 ns)

 <State 135>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_54', ../Desktop/buildTest/lenetSynthMatlab.c:14800) [845]  (8.26 ns)

 <State 136>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_54', ../Desktop/buildTest/lenetSynthMatlab.c:14800) [845]  (8.26 ns)

 <State 137>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_54', ../Desktop/buildTest/lenetSynthMatlab.c:14800) [845]  (8.26 ns)

 <State 138>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('fc1ActivationMap_add', ../Desktop/buildTest/lenetSynthMatlab.c:14800) [846]  (0 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14800) of variable 'tmp_54', ../Desktop/buildTest/lenetSynthMatlab.c:14800 on array 'fc1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:53 [847]  (3.26 ns)

 <State 139>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../Desktop/buildTest/lenetSynthMatlab.c:14805) [852]  (0 ns)
	'getelementptr' operation ('fc1ActivationMap_add_1', ../Desktop/buildTest/lenetSynthMatlab.c:14806) [859]  (0 ns)
	'load' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14806) on array 'fc1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:53 [860]  (3.26 ns)

 <State 140>: 3.26ns
The critical path consists of the following:
	'load' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14806) on array 'fc1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:53 [860]  (3.26 ns)

 <State 141>: 7.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_105', ../Desktop/buildTest/lenetSynthMatlab.c:14807) [867]  (6.37 ns)
	'and' operation ('tmp_110', ../Desktop/buildTest/lenetSynthMatlab.c:14807) [868]  (0 ns)
	'select' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14807) [869]  (0.978 ns)

 <State 142>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('relu3ActivationMap_a', ../Desktop/buildTest/lenetSynthMatlab.c:14811) [870]  (0 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14811) of variable 'rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14807 on array 'relu3ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:55 [871]  (3.26 ns)

 <State 143>: 2.14ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../Desktop/buildTest/lenetSynthMatlab.c:14818) [876]  (0 ns)
	'sub' operation ('tmp_92', ../Desktop/buildTest/lenetSynthMatlab.c:14821) [887]  (2.14 ns)

 <State 144>: 5.4ns
The critical path consists of the following:
	'phi' operation ('colOutIdx') with incoming values : ('colOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14820) [891]  (0 ns)
	'add' operation ('tmp_115', ../Desktop/buildTest/lenetSynthMatlab.c:14821) [901]  (2.14 ns)
	'getelementptr' operation ('weightsFC2_addr', ../Desktop/buildTest/lenetSynthMatlab.c:14821) [904]  (0 ns)
	'load' operation ('weightsFC2_load', ../Desktop/buildTest/lenetSynthMatlab.c:14821) on array 'weightsFC2' [905]  (3.26 ns)

 <State 145>: 3.26ns
The critical path consists of the following:
	'load' operation ('relu3ActivationMap_l', ../Desktop/buildTest/lenetSynthMatlab.c:14821) on array 'relu3ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:55 [900]  (3.26 ns)

 <State 146>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_118', ../Desktop/buildTest/lenetSynthMatlab.c:14821) [906]  (5.78 ns)

 <State 147>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_118', ../Desktop/buildTest/lenetSynthMatlab.c:14821) [906]  (5.78 ns)

 <State 148>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_118', ../Desktop/buildTest/lenetSynthMatlab.c:14821) [906]  (5.78 ns)

 <State 149>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_118', ../Desktop/buildTest/lenetSynthMatlab.c:14821) [906]  (5.78 ns)

 <State 150>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_123', ../Desktop/buildTest/lenetSynthMatlab.c:14821) [907]  (8.26 ns)

 <State 151>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_123', ../Desktop/buildTest/lenetSynthMatlab.c:14821) [907]  (8.26 ns)

 <State 152>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_123', ../Desktop/buildTest/lenetSynthMatlab.c:14821) [907]  (8.26 ns)

 <State 153>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_123', ../Desktop/buildTest/lenetSynthMatlab.c:14821) [907]  (8.26 ns)

 <State 154>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_123', ../Desktop/buildTest/lenetSynthMatlab.c:14821) [907]  (8.26 ns)

 <State 155>: 3.26ns
The critical path consists of the following:
	'load' operation ('biasFC2_load', ../Desktop/buildTest/lenetSynthMatlab.c:14825) on array 'biasFC2' [911]  (3.26 ns)

 <State 156>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_112', ../Desktop/buildTest/lenetSynthMatlab.c:14825) [912]  (8.26 ns)

 <State 157>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_112', ../Desktop/buildTest/lenetSynthMatlab.c:14825) [912]  (8.26 ns)

 <State 158>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_112', ../Desktop/buildTest/lenetSynthMatlab.c:14825) [912]  (8.26 ns)

 <State 159>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_112', ../Desktop/buildTest/lenetSynthMatlab.c:14825) [912]  (8.26 ns)

 <State 160>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_112', ../Desktop/buildTest/lenetSynthMatlab.c:14825) [912]  (8.26 ns)

 <State 161>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('d_relu3ActivationMap_1', ../Desktop/buildTest/lenetSynthMatlab.c:14825) [913]  (0 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14825) of variable 'tmp_112', ../Desktop/buildTest/lenetSynthMatlab.c:14825 on array 'd_relu3ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:58 [914]  (3.26 ns)

 <State 162>: 2.12ns
The critical path consists of the following:
	'phi' operation ('phi_mul8') with incoming values : ('next_mul9') [920]  (0 ns)
	'add' operation ('next_mul9') [921]  (2.12 ns)

 <State 163>: 5.38ns
The critical path consists of the following:
	'phi' operation ('colOutIdx') with incoming values : ('colOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14830) [931]  (0 ns)
	'add' operation ('tmp_126', ../Desktop/buildTest/lenetSynthMatlab.c:14831) [941]  (2.12 ns)
	'getelementptr' operation ('weightsFC3_addr', ../Desktop/buildTest/lenetSynthMatlab.c:14831) [943]  (0 ns)
	'load' operation ('weightsFC3_load', ../Desktop/buildTest/lenetSynthMatlab.c:14831) on array 'weightsFC3' [944]  (3.26 ns)

 <State 164>: 3.26ns
The critical path consists of the following:
	'load' operation ('d_relu3ActivationMap_3', ../Desktop/buildTest/lenetSynthMatlab.c:14831) on array 'd_relu3ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:58 [940]  (3.26 ns)

 <State 165>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_128', ../Desktop/buildTest/lenetSynthMatlab.c:14831) [945]  (5.78 ns)

 <State 166>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_128', ../Desktop/buildTest/lenetSynthMatlab.c:14831) [945]  (5.78 ns)

 <State 167>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_128', ../Desktop/buildTest/lenetSynthMatlab.c:14831) [945]  (5.78 ns)

 <State 168>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_128', ../Desktop/buildTest/lenetSynthMatlab.c:14831) [945]  (5.78 ns)

 <State 169>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_130', ../Desktop/buildTest/lenetSynthMatlab.c:14831) [946]  (8.26 ns)

 <State 170>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_130', ../Desktop/buildTest/lenetSynthMatlab.c:14831) [946]  (8.26 ns)

 <State 171>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_130', ../Desktop/buildTest/lenetSynthMatlab.c:14831) [946]  (8.26 ns)

 <State 172>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_130', ../Desktop/buildTest/lenetSynthMatlab.c:14831) [946]  (8.26 ns)

 <State 173>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_130', ../Desktop/buildTest/lenetSynthMatlab.c:14831) [946]  (8.26 ns)

 <State 174>: 3.26ns
The critical path consists of the following:
	'load' operation ('biasFC3_load', ../Desktop/buildTest/lenetSynthMatlab.c:14835) on array 'biasFC3' [950]  (3.26 ns)

 <State 175>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_124', ../Desktop/buildTest/lenetSynthMatlab.c:14835) [951]  (8.26 ns)

 <State 176>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_124', ../Desktop/buildTest/lenetSynthMatlab.c:14835) [951]  (8.26 ns)

 <State 177>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_124', ../Desktop/buildTest/lenetSynthMatlab.c:14835) [951]  (8.26 ns)

 <State 178>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_124', ../Desktop/buildTest/lenetSynthMatlab.c:14835) [951]  (8.26 ns)

 <State 179>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_124', ../Desktop/buildTest/lenetSynthMatlab.c:14835) [951]  (8.26 ns)

 <State 180>: 2.15ns
The critical path consists of the following:
	'getelementptr' operation ('netScores_addr', ../Desktop/buildTest/lenetSynthMatlab.c:14835) [952]  (0 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14835) of variable 'tmp_124', ../Desktop/buildTest/lenetSynthMatlab.c:14835 on array 'netScores' [953]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
