vhdtdtfi -lib work E:/projects/prj_fpga_xilinx/prj_VE-XC6SLX9/xc6_prj/projects/spartan6_first/ipcore_dir/clk_wiz_v3_6.v -lang verilog -prj spartan6_first -o clk_wiz_v3_6.spl -module clk_wiz_v3_6 -template D:/dev/xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 clk_wiz_v3_6.spl E:/projects/prj_fpga_xilinx/prj_VE-XC6SLX9/xc6_prj/projects/spartan6_first/clk_wiz_v3_6.sym 
