Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Feb 15 00:04:51 2025
| Host         : DEKTOP-MOV670 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file simple_io_timing_summary_routed.rpt -pb simple_io_timing_summary_routed.pb -rpx simple_io_timing_summary_routed.rpx -warn_on_violation
| Design       : simple_io
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       33          
HPDR-1     Warning           Port pin direction inconsistency                                  10          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (2)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk3_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk4_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk5_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: ddr_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mic_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2)
------------------------------
 There are 2 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.768        0.000                      0                    2        0.108        0.000                      0                    2        2.633        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 40.686}     81.373          12.289          
  clk_out2_clk_wiz_0    {40.686 81.373}    81.373          12.289          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 40.686}     81.373          12.289          
  clk_out2_clk_wiz_0_1  {40.686 81.373}    81.373          12.289          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         79.768        0.000                      0                    1        0.429        0.000                      0                    1       40.186        0.000                       0                     3  
  clk_out2_clk_wiz_0         80.128        0.000                      0                    1        0.280        0.000                      0                    1       40.186        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       79.778        0.000                      0                    1        0.429        0.000                      0                    1       40.186        0.000                       0                     3  
  clk_out2_clk_wiz_0_1       80.138        0.000                      0                    1        0.280        0.000                      0                    1       40.186        0.000                       0                     3  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         79.768        0.000                      0                    1        0.258        0.000                      0                    1  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         80.128        0.000                      0                    1        0.108        0.000                      0                    1  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       79.768        0.000                      0                    1        0.258        0.000                      0                    1  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       80.128        0.000                      0                    1        0.108        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out2_clk_wiz_0                          
(none)                clk_out2_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       79.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.768ns  (required time - arrival time)
  Source:                 ddr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            ddr_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clk_out1_clk_wiz_0 rise@81.373ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.642ns (42.519%)  route 0.868ns (57.481%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 79.300 - 81.373 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.557    -2.462    clock
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.944 f  ddr_clk_reg/Q
                         net (fo=28, routed)          0.868    -1.076    ddr_clk
    SLICE_X10Y95         LUT1 (Prop_lut1_I0_O)        0.124    -0.952 r  ddr_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.952    p_0_in
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.373    81.373 r  
    W5                                                0.000    81.373 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    81.373    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.761 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.192 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.768    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    77.859 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.441    79.300    clock
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/C
                         clock pessimism             -0.389    78.911    
                         clock uncertainty           -0.171    78.739    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.077    78.816    ddr_clk_reg
  -------------------------------------------------------------------
                         required time                         78.816    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                 79.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 ddr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            ddr_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.074%)  route 0.340ns (61.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.564    -0.565    clock
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  ddr_clk_reg/Q
                         net (fo=28, routed)          0.340    -0.061    ddr_clk
    SLICE_X10Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.016 r  ddr_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.016    p_0_in
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.833    -0.335    clock
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/C
                         clock pessimism             -0.230    -0.565    
    SLICE_X10Y95         FDRE (Hold_fdre_C_D)         0.120    -0.445    ddr_clk_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.429    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.686 }
Period(ns):         81.373
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.373      79.217     BUFGCTRL_X0Y1   clock_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.373      80.124     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         81.373      80.373     SLICE_X10Y95    ddr_clk_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.373      78.627     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X10Y95    ddr_clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X10Y95    ddr_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X10Y95    ddr_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X10Y95    ddr_clk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       80.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.128ns  (required time - arrival time)
  Source:                 ext_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@40.686ns fall@81.373ns period=81.373ns})
  Destination:            ext_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@40.686ns fall@81.373ns period=81.373ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clk_out2_clk_wiz_0 rise@122.059ns - clk_out2_clk_wiz_0 rise@40.686ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.641%)  route 0.522ns (47.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 120.224 - 122.059 ) 
    Source Clock Delay      (SCD):    -2.214ns = ( 38.473 - 40.686 ) 
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.686    40.686 r  
    W5                                                0.000    40.686 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.686    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    42.145 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    43.398    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    34.916 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    36.571    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    36.667 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.805    38.473    clock2
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456    38.929 f  ext_clk_reg/Q
                         net (fo=2, routed)           0.522    39.451    JB_IBUF[4]
    SLICE_X0Y137         LUT1 (Prop_lut1_I0_O)        0.124    39.575 r  ext_clk_reg_i_1/O
                         net (fo=1, routed)           0.000    39.575    ext_clk_reg_i_1_n_0
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    122.059   122.059 r  
    W5                                                0.000   122.059 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.059    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   123.447 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.628    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750   116.878 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576   118.454    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   118.545 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.679   120.224    clock2
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/C
                         clock pessimism             -0.379   119.845    
                         clock uncertainty           -0.171   119.674    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)        0.029   119.703    ext_clk_reg
  -------------------------------------------------------------------
                         required time                        119.703    
                         arrival time                         -39.575    
  -------------------------------------------------------------------
                         slack                                 80.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ext_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@40.686ns fall@81.373ns period=81.373ns})
  Destination:            ext_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@40.686ns fall@81.373ns period=81.373ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@40.686ns - clk_out2_clk_wiz_0 rise@40.686ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns = ( 40.464 - 40.686 ) 
    Source Clock Delay      (SCD):    -0.457ns = ( 40.229 - 40.686 ) 
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.686    40.686 r  
    W5                                                0.000    40.686 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.686    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.913 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.353    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    39.030 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    39.531    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    39.557 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.672    40.229    clock2
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141    40.370 f  ext_clk_reg/Q
                         net (fo=2, routed)           0.185    40.555    JB_IBUF[4]
    SLICE_X0Y137         LUT1 (Prop_lut1_I0_O)        0.045    40.600 r  ext_clk_reg_i_1/O
                         net (fo=1, routed)           0.000    40.600    ext_clk_reg_i_1_n_0
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.686    40.686 r  
    W5                                                0.000    40.686 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.686    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    41.100 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.581    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    38.943 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    39.489    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.518 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.946    40.464    clock2
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/C
                         clock pessimism             -0.235    40.229    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.091    40.320    ext_clk_reg
  -------------------------------------------------------------------
                         required time                        -40.320    
                         arrival time                          40.600    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 40.686 81.373 }
Period(ns):         81.373
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.373      79.217     BUFGCTRL_X0Y2   clock_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         81.373      80.124     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         81.373      80.373     SLICE_X0Y137    ext_clk_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       81.373      78.627     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X0Y137    ext_clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X0Y137    ext_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X0Y137    ext_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X0Y137    ext_clk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0   clock_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       79.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.778ns  (required time - arrival time)
  Source:                 ddr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            ddr_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clk_out1_clk_wiz_0_1 rise@81.373ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.642ns (42.519%)  route 0.868ns (57.481%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 79.300 - 81.373 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.557    -2.462    clock
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.944 f  ddr_clk_reg/Q
                         net (fo=28, routed)          0.868    -1.076    ddr_clk
    SLICE_X10Y95         LUT1 (Prop_lut1_I0_O)        0.124    -0.952 r  ddr_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.952    p_0_in
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.373    81.373 r  
    W5                                                0.000    81.373 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    81.373    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.761 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.192 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.768    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    77.859 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.441    79.300    clock
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/C
                         clock pessimism             -0.389    78.911    
                         clock uncertainty           -0.161    78.749    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.077    78.826    ddr_clk_reg
  -------------------------------------------------------------------
                         required time                         78.826    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                 79.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 ddr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            ddr_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.074%)  route 0.340ns (61.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.564    -0.565    clock
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  ddr_clk_reg/Q
                         net (fo=28, routed)          0.340    -0.061    ddr_clk
    SLICE_X10Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.016 r  ddr_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.016    p_0_in
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.833    -0.335    clock
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/C
                         clock pessimism             -0.230    -0.565    
    SLICE_X10Y95         FDRE (Hold_fdre_C_D)         0.120    -0.445    ddr_clk_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.429    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 40.686 }
Period(ns):         81.373
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.373      79.217     BUFGCTRL_X0Y1   clock_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.373      80.124     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         81.373      80.373     SLICE_X10Y95    ddr_clk_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.373      78.627     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X10Y95    ddr_clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X10Y95    ddr_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X10Y95    ddr_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X10Y95    ddr_clk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       80.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.138ns  (required time - arrival time)
  Source:                 ext_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@40.686ns fall@81.373ns period=81.373ns})
  Destination:            ext_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@40.686ns fall@81.373ns period=81.373ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clk_out2_clk_wiz_0_1 rise@122.059ns - clk_out2_clk_wiz_0_1 rise@40.686ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.641%)  route 0.522ns (47.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 120.224 - 122.059 ) 
    Source Clock Delay      (SCD):    -2.214ns = ( 38.473 - 40.686 ) 
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.686    40.686 r  
    W5                                                0.000    40.686 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.686    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    42.145 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    43.398    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    34.916 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    36.571    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    36.667 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.805    38.473    clock2
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456    38.929 f  ext_clk_reg/Q
                         net (fo=2, routed)           0.522    39.451    JB_IBUF[4]
    SLICE_X0Y137         LUT1 (Prop_lut1_I0_O)        0.124    39.575 r  ext_clk_reg_i_1/O
                         net (fo=1, routed)           0.000    39.575    ext_clk_reg_i_1_n_0
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    122.059   122.059 r  
    W5                                                0.000   122.059 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.059    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   123.447 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.628    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750   116.878 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576   118.454    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   118.545 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.679   120.224    clock2
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/C
                         clock pessimism             -0.379   119.845    
                         clock uncertainty           -0.161   119.684    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)        0.029   119.713    ext_clk_reg
  -------------------------------------------------------------------
                         required time                        119.713    
                         arrival time                         -39.575    
  -------------------------------------------------------------------
                         slack                                 80.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ext_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@40.686ns fall@81.373ns period=81.373ns})
  Destination:            ext_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@40.686ns fall@81.373ns period=81.373ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@40.686ns - clk_out2_clk_wiz_0_1 rise@40.686ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns = ( 40.464 - 40.686 ) 
    Source Clock Delay      (SCD):    -0.457ns = ( 40.229 - 40.686 ) 
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.686    40.686 r  
    W5                                                0.000    40.686 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.686    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.913 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.353    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    39.030 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    39.531    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    39.557 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.672    40.229    clock2
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141    40.370 f  ext_clk_reg/Q
                         net (fo=2, routed)           0.185    40.555    JB_IBUF[4]
    SLICE_X0Y137         LUT1 (Prop_lut1_I0_O)        0.045    40.600 r  ext_clk_reg_i_1/O
                         net (fo=1, routed)           0.000    40.600    ext_clk_reg_i_1_n_0
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.686    40.686 r  
    W5                                                0.000    40.686 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.686    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    41.100 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.581    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    38.943 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    39.489    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.518 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.946    40.464    clock2
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/C
                         clock pessimism             -0.235    40.229    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.091    40.320    ext_clk_reg
  -------------------------------------------------------------------
                         required time                        -40.320    
                         arrival time                          40.600    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 40.686 81.373 }
Period(ns):         81.373
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.373      79.217     BUFGCTRL_X0Y2   clock_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         81.373      80.124     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         81.373      80.373     SLICE_X0Y137    ext_clk_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       81.373      78.627     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X0Y137    ext_clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X0Y137    ext_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X0Y137    ext_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X0Y137    ext_clk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0   clock_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       79.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.768ns  (required time - arrival time)
  Source:                 ddr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            ddr_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clk_out1_clk_wiz_0 rise@81.373ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.642ns (42.519%)  route 0.868ns (57.481%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 79.300 - 81.373 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.557    -2.462    clock
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.944 f  ddr_clk_reg/Q
                         net (fo=28, routed)          0.868    -1.076    ddr_clk
    SLICE_X10Y95         LUT1 (Prop_lut1_I0_O)        0.124    -0.952 r  ddr_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.952    p_0_in
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.373    81.373 r  
    W5                                                0.000    81.373 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    81.373    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.761 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.192 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.768    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    77.859 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.441    79.300    clock
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/C
                         clock pessimism             -0.389    78.911    
                         clock uncertainty           -0.171    78.739    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.077    78.816    ddr_clk_reg
  -------------------------------------------------------------------
                         required time                         78.816    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                 79.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ddr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            ddr_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.074%)  route 0.340ns (61.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.564    -0.565    clock
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  ddr_clk_reg/Q
                         net (fo=28, routed)          0.340    -0.061    ddr_clk
    SLICE_X10Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.016 r  ddr_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.016    p_0_in
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.833    -0.335    clock
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/C
                         clock pessimism             -0.230    -0.565    
                         clock uncertainty            0.171    -0.394    
    SLICE_X10Y95         FDRE (Hold_fdre_C_D)         0.120    -0.274    ddr_clk_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.258    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       80.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.128ns  (required time - arrival time)
  Source:                 ext_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@40.686ns fall@81.373ns period=81.373ns})
  Destination:            ext_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@40.686ns fall@81.373ns period=81.373ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clk_out2_clk_wiz_0 rise@122.059ns - clk_out2_clk_wiz_0_1 rise@40.686ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.641%)  route 0.522ns (47.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 120.224 - 122.059 ) 
    Source Clock Delay      (SCD):    -2.214ns = ( 38.473 - 40.686 ) 
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.686    40.686 r  
    W5                                                0.000    40.686 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.686    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    42.145 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    43.398    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    34.916 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    36.571    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    36.667 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.805    38.473    clock2
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456    38.929 f  ext_clk_reg/Q
                         net (fo=2, routed)           0.522    39.451    JB_IBUF[4]
    SLICE_X0Y137         LUT1 (Prop_lut1_I0_O)        0.124    39.575 r  ext_clk_reg_i_1/O
                         net (fo=1, routed)           0.000    39.575    ext_clk_reg_i_1_n_0
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    122.059   122.059 r  
    W5                                                0.000   122.059 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.059    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   123.447 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.628    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750   116.878 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576   118.454    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   118.545 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.679   120.224    clock2
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/C
                         clock pessimism             -0.379   119.845    
                         clock uncertainty           -0.171   119.674    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)        0.029   119.703    ext_clk_reg
  -------------------------------------------------------------------
                         required time                        119.703    
                         arrival time                         -39.575    
  -------------------------------------------------------------------
                         slack                                 80.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ext_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@40.686ns fall@81.373ns period=81.373ns})
  Destination:            ext_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@40.686ns fall@81.373ns period=81.373ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@40.686ns - clk_out2_clk_wiz_0_1 rise@40.686ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns = ( 40.464 - 40.686 ) 
    Source Clock Delay      (SCD):    -0.457ns = ( 40.229 - 40.686 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.686    40.686 r  
    W5                                                0.000    40.686 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.686    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.913 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.353    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    39.030 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    39.531    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    39.557 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.672    40.229    clock2
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141    40.370 f  ext_clk_reg/Q
                         net (fo=2, routed)           0.185    40.555    JB_IBUF[4]
    SLICE_X0Y137         LUT1 (Prop_lut1_I0_O)        0.045    40.600 r  ext_clk_reg_i_1/O
                         net (fo=1, routed)           0.000    40.600    ext_clk_reg_i_1_n_0
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.686    40.686 r  
    W5                                                0.000    40.686 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.686    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    41.100 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.581    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    38.943 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    39.489    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.518 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.946    40.464    clock2
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/C
                         clock pessimism             -0.235    40.229    
                         clock uncertainty            0.171    40.401    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.091    40.492    ext_clk_reg
  -------------------------------------------------------------------
                         required time                        -40.492    
                         arrival time                          40.600    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       79.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.768ns  (required time - arrival time)
  Source:                 ddr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            ddr_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clk_out1_clk_wiz_0_1 rise@81.373ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.642ns (42.519%)  route 0.868ns (57.481%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 79.300 - 81.373 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.557    -2.462    clock
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.944 f  ddr_clk_reg/Q
                         net (fo=28, routed)          0.868    -1.076    ddr_clk
    SLICE_X10Y95         LUT1 (Prop_lut1_I0_O)        0.124    -0.952 r  ddr_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.952    p_0_in
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.373    81.373 r  
    W5                                                0.000    81.373 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    81.373    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.761 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.192 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.768    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    77.859 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.441    79.300    clock
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/C
                         clock pessimism             -0.389    78.911    
                         clock uncertainty           -0.171    78.739    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.077    78.816    ddr_clk_reg
  -------------------------------------------------------------------
                         required time                         78.816    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                 79.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ddr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            ddr_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.074%)  route 0.340ns (61.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.564    -0.565    clock
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  ddr_clk_reg/Q
                         net (fo=28, routed)          0.340    -0.061    ddr_clk
    SLICE_X10Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.016 r  ddr_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.016    p_0_in
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.833    -0.335    clock
    SLICE_X10Y95         FDRE                                         r  ddr_clk_reg/C
                         clock pessimism             -0.230    -0.565    
                         clock uncertainty            0.171    -0.394    
    SLICE_X10Y95         FDRE (Hold_fdre_C_D)         0.120    -0.274    ddr_clk_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.258    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       80.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.128ns  (required time - arrival time)
  Source:                 ext_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@40.686ns fall@81.373ns period=81.373ns})
  Destination:            ext_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@40.686ns fall@81.373ns period=81.373ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clk_out2_clk_wiz_0_1 rise@122.059ns - clk_out2_clk_wiz_0 rise@40.686ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.641%)  route 0.522ns (47.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 120.224 - 122.059 ) 
    Source Clock Delay      (SCD):    -2.214ns = ( 38.473 - 40.686 ) 
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.686    40.686 r  
    W5                                                0.000    40.686 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.686    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    42.145 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    43.398    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    34.916 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    36.571    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    36.667 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.805    38.473    clock2
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456    38.929 f  ext_clk_reg/Q
                         net (fo=2, routed)           0.522    39.451    JB_IBUF[4]
    SLICE_X0Y137         LUT1 (Prop_lut1_I0_O)        0.124    39.575 r  ext_clk_reg_i_1/O
                         net (fo=1, routed)           0.000    39.575    ext_clk_reg_i_1_n_0
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    122.059   122.059 r  
    W5                                                0.000   122.059 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.059    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   123.447 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.628    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750   116.878 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576   118.454    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   118.545 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.679   120.224    clock2
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/C
                         clock pessimism             -0.379   119.845    
                         clock uncertainty           -0.171   119.674    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)        0.029   119.703    ext_clk_reg
  -------------------------------------------------------------------
                         required time                        119.703    
                         arrival time                         -39.575    
  -------------------------------------------------------------------
                         slack                                 80.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ext_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@40.686ns fall@81.373ns period=81.373ns})
  Destination:            ext_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@40.686ns fall@81.373ns period=81.373ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@40.686ns - clk_out2_clk_wiz_0 rise@40.686ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns = ( 40.464 - 40.686 ) 
    Source Clock Delay      (SCD):    -0.457ns = ( 40.229 - 40.686 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.686    40.686 r  
    W5                                                0.000    40.686 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.686    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.913 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.353    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    39.030 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    39.531    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    39.557 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.672    40.229    clock2
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141    40.370 f  ext_clk_reg/Q
                         net (fo=2, routed)           0.185    40.555    JB_IBUF[4]
    SLICE_X0Y137         LUT1 (Prop_lut1_I0_O)        0.045    40.600 r  ext_clk_reg_i_1/O
                         net (fo=1, routed)           0.000    40.600    ext_clk_reg_i_1_n_0
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.686    40.686 r  
    W5                                                0.000    40.686 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.686    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    41.100 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.581    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    38.943 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    39.489    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.518 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.946    40.464    clock2
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/C
                         clock pessimism             -0.235    40.229    
                         clock uncertainty            0.171    40.401    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.091    40.492    ext_clk_reg
  -------------------------------------------------------------------
                         required time                        -40.492    
                         arrival time                          40.600    
  -------------------------------------------------------------------
                         slack                                  0.108    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA[1]
                            (input port)
  Destination:            JB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.236ns  (logic 4.969ns (48.545%)  route 5.267ns (51.455%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[1]
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA_IBUF[1]_inst/O
                         net (fo=2, routed)           5.267     6.728    JB_IBUF[5]
    A17                  OBUF (Prop_obuf_I_O)         3.508    10.236 r  JB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.236    JB[5]
    A17                                                               r  JB[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JC[0]
                            (input port)
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.949ns  (logic 5.007ns (50.322%)  route 4.943ns (49.678%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  JC[0] (INOUT)
                         net (fo=0)                   0.000     0.000    JC[0]
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  JC_IBUF[0]_inst/O
                         net (fo=1, routed)           4.943     6.425    JB_IBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.525     9.949 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.949    JB[2]
    B15                                                               r  JB[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JC[4]
                            (input port)
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.924ns  (logic 5.416ns (54.576%)  route 4.508ns (45.424%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  JC[4] (INOUT)
                         net (fo=0)                   0.000     0.000    JC[4]
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  JC_IBUF[4]_inst/O
                         net (fo=1, routed)           4.508     5.984    JB_IBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.940     9.924 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.924    JB[3]
    B16                                                               r  JB[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            JB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.912ns  (logic 4.942ns (49.860%)  route 4.970ns (50.140%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  JA_IBUF[0]_inst/O
                         net (fo=1, routed)           4.970     6.420    JB_IBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         3.492     9.912 r  JB_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.912    JB[7]
    C16                                                               r  JB[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JC[1]
                            (input port)
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.715ns  (logic 4.973ns (51.187%)  route 4.742ns (48.813%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  JC[1] (INOUT)
                         net (fo=0)                   0.000     0.000    JC[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  JC_IBUF[1]_inst/O
                         net (fo=1, routed)           4.742     6.195    JB_IBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520     9.715 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.715    JB[0]
    A14                                                               r  JB[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JC[5]
                            (input port)
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.570ns  (logic 4.976ns (51.993%)  route 4.594ns (48.007%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  JC[5] (INOUT)
                         net (fo=0)                   0.000     0.000    JC[5]
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  JC_IBUF[5]_inst/O
                         net (fo=1, routed)           4.594     6.059    JB_IBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.512     9.570 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.570    JB[1]
    A16                                                               r  JB[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JC[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.898ns  (logic 4.407ns (49.529%)  route 4.491ns (50.471%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE                         0.000     0.000 r  mic_clk_reg/C
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mic_clk_reg/Q
                         net (fo=5, routed)           4.491     4.947    JC_IBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         3.951     8.898 r  JC_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.898    JC[3]
    P18                                                               r  JC[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.731ns  (logic 3.946ns (51.038%)  route 3.785ns (48.962%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE                         0.000     0.000 r  mic_clk_reg/C
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mic_clk_reg/Q
                         net (fo=5, routed)           3.785     4.241    JC_IBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         3.490     7.731 r  JA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.731    JA[3]
    G2                                                                r  JA[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            JB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.325ns  (logic 4.387ns (59.889%)  route 2.938ns (40.111%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1                     0.000     0.000 r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.882 r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           2.938     3.820    JB_IBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         3.505     7.325 r  JB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.325    JB[6]
    C15                                                               r  JB[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vauxp14
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.211ns  (logic 3.959ns (54.909%)  route 3.251ns (45.091%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE                         0.000     0.000 r  mic_clk_reg/C
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mic_clk_reg/Q
                         net (fo=5, routed)           3.251     3.707    JC_IBUF[3]
    L3                   OBUF (Prop_obuf_I_O)         3.503     7.211 r  vauxp14_OBUF_inst/O
                         net (fo=0)                   0.000     7.211    vauxp14
    L3                                                                r  vauxp14 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addra_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.668%)  route 0.161ns (53.332%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE                         0.000     0.000 r  addra_reg[10]/C
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  addra_reg[10]/Q
                         net (fo=2, routed)           0.161     0.302    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB18_X0Y38         RAMB18E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE                         0.000     0.000 r  clk1_reg/C
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clk1_reg/Q
                         net (fo=2, routed)           0.168     0.309    clk1
    SLICE_X63Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clk1_i_1/O
                         net (fo=1, routed)           0.000     0.354    clk1_i_1_n_0
    SLICE_X63Y82         FDRE                                         r  clk1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lr_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            lr_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE                         0.000     0.000 r  lr_clk_reg/C
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  lr_clk_reg/Q
                         net (fo=2, routed)           0.168     0.309    vauxp7_OBUF
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  lr_clk_i_1/O
                         net (fo=1, routed)           0.000     0.354    lr_clk_i_1_n_0
    SLICE_X65Y81         FDRE                                         r  lr_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mic_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE                         0.000     0.000 r  mic_clk_reg/C
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mic_clk_reg/Q
                         net (fo=5, routed)           0.168     0.309    JC_IBUF[3]
    SLICE_X11Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  mic_clk_reg_i_1/O
                         net (fo=1, routed)           0.000     0.354    mic_clk_reg_i_1_n_0
    SLICE_X11Y95         FDRE                                         r  mic_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk5_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk5_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE                         0.000     0.000 r  clk5_reg/C
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clk5_reg/Q
                         net (fo=2, routed)           0.168     0.309    clk5
    SLICE_X65Y80         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clk5_i_1/O
                         net (fo=1, routed)           0.000     0.354    clk5_i_1_n_0
    SLICE_X65Y80         FDRE                                         r  clk5_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addra_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.141ns (39.440%)  route 0.217ns (60.560%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  addra_reg[7]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  addra_reg[7]/Q
                         net (fo=2, routed)           0.217     0.358    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X0Y38         RAMB18E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addra_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.141ns (39.067%)  route 0.220ns (60.933%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE                         0.000     0.000 r  addra_reg[11]/C
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  addra_reg[11]/Q
                         net (fo=2, routed)           0.220     0.361    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    RAMB18_X0Y38         RAMB18E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addra_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.141ns (38.789%)  route 0.223ns (61.211%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE                         0.000     0.000 r  addra_reg[9]/C
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  addra_reg[9]/Q
                         net (fo=2, routed)           0.223     0.364    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X0Y38         RAMB18E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addra_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.141ns (38.789%)  route 0.223ns (61.211%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE                         0.000     0.000 r  addra_reg[1]/C
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  addra_reg[1]/Q
                         net (fo=2, routed)           0.223     0.364    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y38         RAMB18E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addra_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addra_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE                         0.000     0.000 r  addra_reg[11]/C
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  addra_reg[11]/Q
                         net (fo=2, routed)           0.120     0.261    addra_reg[11]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  addra_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    addra_reg[8]_i_1_n_4
    SLICE_X9Y96          FDRE                                         r  addra_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@40.686ns fall@81.373ns period=81.373ns})
  Destination:            JB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.503ns  (logic 3.959ns (71.940%)  route 1.544ns (28.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.686    40.686 r  
    W5                                                0.000    40.686 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.686    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    42.145 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    43.398    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    34.916 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    36.571    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    36.667 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.805    38.473    clock2
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456    38.929 r  ext_clk_reg/Q
                         net (fo=2, routed)           1.544    40.473    JB_IBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         3.503    43.976 r  JB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    43.976    JB[4]
    A15                                                               r  JB[4] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@40.686ns fall@81.373ns period=81.373ns})
  Destination:            JB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.642ns  (logic 1.345ns (81.903%)  route 0.297ns (18.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.686    40.686 r  
    W5                                                0.000    40.686 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.686    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.913 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.353    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    39.030 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    39.531    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    39.557 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.672    40.229    clock2
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141    40.370 r  ext_clk_reg/Q
                         net (fo=2, routed)           0.297    40.668    JB_IBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         1.204    41.872 r  JB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.872    JB[4]
    A15                                                               r  JB[4] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@40.686ns fall@81.373ns period=81.373ns})
  Destination:            JB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.503ns  (logic 3.959ns (71.940%)  route 1.544ns (28.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.459ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.686    40.686 r  
    W5                                                0.000    40.686 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.686    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    42.145 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    43.398    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    34.916 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    36.571    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    36.667 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.805    38.473    clock2
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456    38.929 r  ext_clk_reg/Q
                         net (fo=2, routed)           1.544    40.473    JB_IBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         3.503    43.976 r  JB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    43.976    JB[4]
    A15                                                               r  JB[4] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@40.686ns fall@81.373ns period=81.373ns})
  Destination:            JB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.642ns  (logic 1.345ns (81.903%)  route 0.297ns (18.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.459ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.686    40.686 r  
    W5                                                0.000    40.686 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.686    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.913 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.353    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    39.030 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    39.531    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    39.557 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.672    40.229    clock2
    SLICE_X0Y137         FDRE                                         r  ext_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141    40.370 r  ext_clk_reg/Q
                         net (fo=2, routed)           0.297    40.668    JB_IBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         1.204    41.872 r  JB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.872    JB[4]
    A15                                                               r  JB[4] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638    23.257 f  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546    23.803    clock_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.832 f  clock_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.822    24.653    clock_wiz_0/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_wiz_0/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638    23.257 f  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546    23.803    clock_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.832 f  clock_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.822    24.653    clock_wiz_0/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_wiz_0/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





