/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [21:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire [15:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [27:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = celloutsig_1_0z ? celloutsig_1_4z : celloutsig_1_1z;
  assign celloutsig_0_9z = celloutsig_0_3z[0] ? celloutsig_0_3z[1] : celloutsig_0_2z;
  assign celloutsig_1_5z = in_data[98] ? celloutsig_1_2z : celloutsig_1_3z;
  assign celloutsig_1_7z = !(celloutsig_1_0z ? celloutsig_1_3z : celloutsig_1_1z);
  assign celloutsig_0_6z = !(celloutsig_0_4z ? celloutsig_0_1z : celloutsig_0_5z);
  assign celloutsig_1_11z = ~(celloutsig_1_9z[14] | celloutsig_1_5z);
  assign celloutsig_0_14z = ~((celloutsig_0_10z | celloutsig_0_7z[9]) & celloutsig_0_7z[5]);
  assign celloutsig_0_13z = ~(celloutsig_0_11z ^ celloutsig_0_8z);
  assign celloutsig_1_0z = ~(in_data[118] ^ in_data[175]);
  reg [10:0] _11_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _11_ <= 11'h000;
    else _11_ <= { celloutsig_0_7z[2], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_9z };
  assign { _01_[10], _00_, _01_[8:0] } = _11_;
  assign celloutsig_0_0z = in_data[16:7] & in_data[33:24];
  assign celloutsig_1_13z = in_data[152:145] & { celloutsig_1_10z[7:4], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_24z = { in_data[80], celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_2z } & { celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_1_10z = { celloutsig_1_6z[7:1], celloutsig_1_0z, celloutsig_1_4z } / { 1'h1, celloutsig_1_6z[6:0], celloutsig_1_1z };
  assign celloutsig_0_19z = { celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_8z } / { 1'h1, celloutsig_0_5z, in_data[0] };
  assign celloutsig_1_6z = in_data[132:125] / { 1'h1, in_data[99:97], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_18z = { celloutsig_0_0z[7:0], celloutsig_0_1z, celloutsig_0_4z } == { celloutsig_0_7z[10:9], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_1_4z = in_data[167:165] > { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_15z[6:1], celloutsig_1_8z, celloutsig_1_4z } && { in_data[123:119], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_0_8z = { in_data[22:19], celloutsig_0_6z } && { celloutsig_0_0z[7:4], celloutsig_0_4z };
  assign celloutsig_0_2z = { in_data[75:74], celloutsig_0_1z } && in_data[39:37];
  assign celloutsig_0_23z = { celloutsig_0_20z[20:14], celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_8z } && { celloutsig_0_20z[21:3], celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_1_2z = { in_data[121:113], celloutsig_1_0z } && in_data[189:180];
  assign celloutsig_0_1z = ! celloutsig_0_0z[3:0];
  assign celloutsig_0_21z = ! { celloutsig_0_7z[0], celloutsig_0_19z };
  assign celloutsig_0_11z = celloutsig_0_7z[10] & ~(celloutsig_0_5z);
  assign celloutsig_1_3z = celloutsig_1_0z & ~(celloutsig_1_2z);
  assign celloutsig_1_19z = celloutsig_1_14z[2:0] % { 1'h1, celloutsig_1_6z[0], celloutsig_1_8z };
  assign celloutsig_0_16z = { celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_14z } * celloutsig_0_7z[3:1];
  assign celloutsig_0_3z = in_data[47:45] * celloutsig_0_0z[6:4];
  assign celloutsig_1_14z = { celloutsig_1_9z[21:18], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_7z } | celloutsig_1_13z;
  assign celloutsig_1_15z = { celloutsig_1_9z[21:7], celloutsig_1_2z } | { celloutsig_1_9z[16:2], celloutsig_1_11z };
  assign celloutsig_0_15z = | { _01_[8:7], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_10z = | celloutsig_0_0z[5:3];
  assign celloutsig_0_17z = | { celloutsig_0_15z, celloutsig_0_5z, in_data[25:21] };
  assign celloutsig_0_7z = in_data[54:44] >>> { in_data[33], celloutsig_0_0z };
  assign celloutsig_0_20z = { in_data[29:10], celloutsig_0_17z, celloutsig_0_14z } >>> { celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_5z = ~((in_data[68] & in_data[65]) | celloutsig_0_3z[0]);
  assign celloutsig_1_1z = ~((in_data[164] & celloutsig_1_0z) | celloutsig_1_0z);
  always_latch
    if (clkin_data[32]) celloutsig_1_9z = 28'h0000000;
    else if (!clkin_data[64]) celloutsig_1_9z = in_data[165:138];
  assign celloutsig_0_4z = ~((celloutsig_0_2z & celloutsig_0_0z[3]) | (celloutsig_0_2z & celloutsig_0_3z[0]));
  assign _01_[9] = _00_;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
