
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Wed Nov 27 22:13:11 2024
| Design       : TOP
| Device       : PG2L50H
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                           
**********************************************************************************************************
                                                                           Clock   Non-clock              
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources     
----------------------------------------------------------------------------------------------------------
 TOP|CLK_undiv            1000.000     {0 500}        Declared                20          26  {CLK_undiv} 
==========================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               TOP|CLK_undiv                             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                1.000 MHz     453.309 MHz       1000.000          2.206        997.794
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv              997.794       0.000              0             84
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv                0.252       0.000              0             84
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                                     499.800       0.000              0             20
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv              998.758       0.000              0             84
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv                0.150       0.000              0             84
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                                     499.800       0.000              0             20
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : count_fast[12]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[15]/opit_0_inv_AQ_perm/I1
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.039
  Launch Clock Delay      :  3.561
  Clock Pessimism Removal :  0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.471       3.561         _N0              
 CLMA_243_403/CLK                                                          r       count_fast[12]/opit_0_inv_AQ_perm/CLK

 CLMA_243_403/Q3                   tco                   0.213       3.774 r       count_fast[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.593       4.367         count_fast[12]   
 CLMA_243_384/Y2                   td                    0.235       4.602 r       N117_11/gateop_LUT6DL5_perm/L6
                                   net (fanout=2)        0.125       4.727         _N15428          
 CLMA_243_385/Y0                   td                    0.240       4.967 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.438       5.405         N117_inv         
 CLMA_243_409/C1                                                           r       count_fast[15]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                   5.405         Logic Levels: 2  
                                                                                   Logic: 0.688ns(37.310%), Route: 1.156ns(62.690%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.397    1003.039         _N0              
 CLMA_243_409/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.492    1003.531                          
 clock uncertainty                                      -0.050    1003.481                          

 Setup time                                             -0.282    1003.199                          

 Data required time                                               1003.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.199                          
 Data arrival time                                                   5.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.794                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[12]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[16]/opit_0_inv_AQ_perm/I0
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.039
  Launch Clock Delay      :  3.561
  Clock Pessimism Removal :  0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.471       3.561         _N0              
 CLMA_243_403/CLK                                                          r       count_fast[12]/opit_0_inv_AQ_perm/CLK

 CLMA_243_403/Q3                   tco                   0.213       3.774 r       count_fast[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.593       4.367         count_fast[12]   
 CLMA_243_384/Y2                   td                    0.235       4.602 r       N117_11/gateop_LUT6DL5_perm/L6
                                   net (fanout=2)        0.125       4.727         _N15428          
 CLMA_243_385/Y0                   td                    0.240       4.967 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.438       5.405         N117_inv         
 CLMA_243_409/D0                                                           r       count_fast[16]/opit_0_inv_AQ_perm/I0

 Data arrival time                                                   5.405         Logic Levels: 2  
                                                                                   Logic: 0.688ns(37.310%), Route: 1.156ns(62.690%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.397    1003.039         _N0              
 CLMA_243_409/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.492    1003.531                          
 clock uncertainty                                      -0.050    1003.481                          

 Setup time                                             -0.262    1003.219                          

 Data required time                                               1003.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.219                          
 Data arrival time                                                   5.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.814                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[12]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[9]/opit_0_inv_L6QL5Q1_perm/I1
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.042
  Launch Clock Delay      :  3.561
  Clock Pessimism Removal :  0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.471       3.561         _N0              
 CLMA_243_403/CLK                                                          r       count_fast[12]/opit_0_inv_AQ_perm/CLK

 CLMA_243_403/Q3                   tco                   0.213       3.774 r       count_fast[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.593       4.367         count_fast[12]   
 CLMA_243_384/Y2                   td                    0.235       4.602 r       N117_11/gateop_LUT6DL5_perm/L6
                                   net (fanout=2)        0.125       4.727         _N15428          
 CLMA_243_385/Y0                   td                    0.240       4.967 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.284       5.251         N117_inv         
 CLMA_243_390/A1                                                           r       count_fast[9]/opit_0_inv_L6QL5Q1_perm/I1

 Data arrival time                                                   5.251         Logic Levels: 2  
                                                                                   Logic: 0.688ns(40.710%), Route: 1.002ns(59.290%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.400    1003.042         _N0              
 CLMA_243_390/CLK                                                          r       count_fast[9]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.492    1003.534                          
 clock uncertainty                                      -0.050    1003.484                          

 Setup time                                             -0.280    1003.204                          

 Data required time                                               1003.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.204                          
 Data arrival time                                                   5.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.953                          
====================================================================================================

====================================================================================================

Startpoint  : genblk1.clk_counter[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : genblk1.clk_counter[17]/opit_0_inv_AQ_perm/CIN
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.586
  Launch Clock Delay      :  3.067
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766       0.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557       2.384         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=17)       0.425       3.067         _N1              
 CLMA_285_301/CLK                                                          r       genblk1.clk_counter[16]/opit_0_inv_AQ_perm/CLK

 CLMA_285_301/Q3                   tco                   0.166       3.233 f       genblk1.clk_counter[16]/opit_0_inv_AQ_perm/Q
                                   net (fanout=1)        0.092       3.325         genblk1.clk_counter [16]
 CLMA_285_301/COUT                 td                    0.197       3.522 f       genblk1.clk_counter[16]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.522         _N329            
 CLMA_285_307/CIN                                                          f       genblk1.clk_counter[17]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   3.522         Logic Levels: 1  
                                                                                   Logic: 0.363ns(79.780%), Route: 0.092ns(20.220%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.496       3.586         _N0              
 CLMA_285_307/CLK                                                          r       genblk1.clk_counter[20]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.310       3.276                          
 clock uncertainty                                       0.000       3.276                          

 Hold time                                              -0.006       3.270                          

 Data required time                                                  3.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.270                          
 Data arrival time                                                   3.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[2]/opit_0_inv_AQ_perm/I3
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.563
  Launch Clock Delay      :  3.042
  Clock Pessimism Removal :  -0.521

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766       0.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557       2.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.400       3.042         _N0              
 CLMA_243_391/CLK                                                          r       count_fast[4]/opit_0_inv_AQ_perm/CLK

 CLMA_243_391/Q0                   tco                   0.166       3.208 f       count_fast[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.092       3.300         count_fast[1]    
 CLMA_243_391/B3                                                           f       count_fast[2]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   3.300         Logic Levels: 0  
                                                                                   Logic: 0.166ns(64.341%), Route: 0.092ns(35.659%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.473       3.563         _N0              
 CLMA_243_391/CLK                                                          r       count_fast[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.521       3.042                          
 clock uncertainty                                       0.000       3.042                          

 Hold time                                              -0.041       3.001                          

 Data required time                                                  3.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.001                          
 Data arrival time                                                   3.300                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : genblk1.clk_counter[2]/opit_0_inv_AQ_perm/I3
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.585
  Launch Clock Delay      :  3.063
  Clock Pessimism Removal :  -0.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766       0.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557       2.384         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=17)       0.421       3.063         _N1              
 CLMA_285_283/CLK                                                          r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK

 CLMA_285_283/Q0                   tco                   0.166       3.229 f       genblk1.clk_counter[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.092       3.321         genblk1.clk_counter [1]
 CLMA_285_283/B3                                                           f       genblk1.clk_counter[2]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   3.321         Logic Levels: 0  
                                                                                   Logic: 0.166ns(64.341%), Route: 0.092ns(35.659%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=17)       0.495       3.585         _N1              
 CLMA_285_283/CLK                                                          r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.522       3.063                          
 clock uncertainty                                       0.000       3.063                          

 Hold time                                              -0.041       3.022                          

 Data required time                                                  3.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.022                          
 Data arrival time                                                   3.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[9] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.474       3.564         _N0              
 CLMA_243_385/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMA_243_385/CR0                  tco                   0.261       3.825 r       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.609       4.434         enable[6]        
 CLMA_243_354/Y1                   td                    0.240       4.674 r       N52_30[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.445       5.119         _N661            
 CLMA_243_367/Y0                   td                    0.188       5.307 r       N52_31[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.282       5.589         _N665            
 CLMA_243_373/Y2                   td                    0.188       5.777 r       N52_33[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.283       6.060         _N673            
 CLMA_243_379/Y1                   td                    0.240       6.300 r       N52_35[3]/LUT6_inst_perm/L6
                                   net (fanout=7)        1.263       7.563         N52[3]           
 CLMA_285_493/CR0                  td                    0.346       7.909 r       N108[10]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.581       8.490         nt_SevenSegCatHL[9]
 IOLHR_292_516/DO_P                td                    1.231       9.721 r       SevenSegCatHL_obuf[9]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.721         SevenSegCatHL_obuf[9]/ntO
 IOBD_300_516/PAD                  td                    2.425      12.146 r       SevenSegCatHL_obuf[9]/opit_0/O
                                   net (fanout=1)        0.057      12.203         SevenSegCatHL[9] 
 A4                                                                        r       SevenSegCatHL[9] (port)

 Data arrival time                                                  12.203         Logic Levels: 7  
                                                                                   Logic: 5.119ns(59.255%), Route: 3.520ns(40.745%)
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[8] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.474       3.564         _N0              
 CLMA_243_385/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMA_243_385/CR0                  tco                   0.261       3.825 r       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.609       4.434         enable[6]        
 CLMA_243_354/Y1                   td                    0.240       4.674 r       N52_30[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.445       5.119         _N661            
 CLMA_243_367/Y0                   td                    0.188       5.307 r       N52_31[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.282       5.589         _N665            
 CLMA_243_373/Y2                   td                    0.188       5.777 r       N52_33[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.283       6.060         _N673            
 CLMA_243_379/Y1                   td                    0.240       6.300 r       N52_35[3]/LUT6_inst_perm/L6
                                   net (fanout=7)        1.015       7.315         N52[3]           
 CLMA_285_445/Y0                   td                    0.240       7.555 r       N108[7]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.796       8.351         nt_SevenSegCatHL[8]
 IOLHR_292_522/DO_P                td                    1.231       9.582 r       SevenSegCatHL_obuf[8]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.582         SevenSegCatHL_obuf[8]/ntO
 IOBS_300_522/PAD                  td                    2.421      12.003 r       SevenSegCatHL_obuf[8]/opit_0/O
                                   net (fanout=1)        0.051      12.054         SevenSegCatHL[8] 
 B4                                                                        r       SevenSegCatHL[8] (port)

 Data arrival time                                                  12.054         Logic Levels: 7  
                                                                                   Logic: 5.009ns(58.999%), Route: 3.481ns(41.001%)
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[10] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.474       3.564         _N0              
 CLMA_243_385/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMA_243_385/CR0                  tco                   0.261       3.825 r       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.609       4.434         enable[6]        
 CLMA_243_354/Y1                   td                    0.240       4.674 r       N52_30[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.445       5.119         _N661            
 CLMA_243_367/Y0                   td                    0.188       5.307 r       N52_31[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.282       5.589         _N665            
 CLMA_243_373/Y2                   td                    0.188       5.777 r       N52_33[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.283       6.060         _N673            
 CLMA_243_379/Y1                   td                    0.240       6.300 r       N52_35[3]/LUT6_inst_perm/L6
                                   net (fanout=7)        1.170       7.470         N52[3]           
 CLMA_285_463/Y0                   td                    0.235       7.705 r       N108[9]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.635       8.340         nt_SevenSegCatHL[10]
 IOLHR_292_510/DO_P                td                    1.231       9.571 r       SevenSegCatHL_obuf[10]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.571         SevenSegCatHL_obuf[10]/ntO
 IOBS_300_510/PAD                  td                    2.421      11.992 r       SevenSegCatHL_obuf[10]/opit_0/O
                                   net (fanout=1)        0.057      12.049         SevenSegCatHL[10]
 A3                                                                        r       SevenSegCatHL[10] (port)

 Data arrival time                                                  12.049         Logic Levels: 7  
                                                                                   Logic: 5.004ns(58.975%), Route: 3.481ns(41.025%)
====================================================================================================

====================================================================================================

Startpoint  : PAUSE_n (port)
Endpoint    : genblk1.clk_counter[0]/opit_0_inv_L6Q_perm/CE
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L3                                                      0.000       0.000 f       PAUSE_n (port)   
                                   net (fanout=1)        0.034       0.034         PAUSE_n          
 IOBS_300_276/DIN                  td                    0.678       0.712 f       PAUSE_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.712         PAUSE_n_ibuf/ntD 
 IOLHR_292_276/DI_TO_CLK           td                    0.095       0.807 f       PAUSE_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.232       1.039         nt_PAUSE_n       
 CLMA_285_282/CE                                                           f       genblk1.clk_counter[0]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   1.039         Logic Levels: 2  
                                                                                   Logic: 0.773ns(74.398%), Route: 0.266ns(25.602%)
====================================================================================================

====================================================================================================

Startpoint  : PAUSE_n (port)
Endpoint    : genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CE
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L3                                                      0.000       0.000 f       PAUSE_n (port)   
                                   net (fanout=1)        0.034       0.034         PAUSE_n          
 IOBS_300_276/DIN                  td                    0.678       0.712 f       PAUSE_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.712         PAUSE_n_ibuf/ntD 
 IOLHR_292_276/DI_TO_CLK           td                    0.095       0.807 f       PAUSE_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.232       1.039         nt_PAUSE_n       
 CLMA_285_283/CE                                                           f       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   1.039         Logic Levels: 2  
                                                                                   Logic: 0.773ns(74.398%), Route: 0.266ns(25.602%)
====================================================================================================

====================================================================================================

Startpoint  : PAUSE_n (port)
Endpoint    : genblk1.clk_counter[8]/opit_0_inv_AQ_perm/CE
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L3                                                      0.000       0.000 f       PAUSE_n (port)   
                                   net (fanout=1)        0.034       0.034         PAUSE_n          
 IOBS_300_276/DIN                  td                    0.678       0.712 f       PAUSE_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.712         PAUSE_n_ibuf/ntD 
 IOLHR_292_276/DI_TO_CLK           td                    0.095       0.807 f       PAUSE_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.232       1.039         nt_PAUSE_n       
 CLMA_285_283/CECO                 td                    0.095       1.134 f       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       1.134         ntR4             
 CLMA_285_289/CECI                                                         f       genblk1.clk_counter[8]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   1.134         Logic Levels: 3  
                                                                                   Logic: 0.868ns(76.543%), Route: 0.266ns(23.457%)
====================================================================================================

{TOP|CLK_undiv} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_243_396/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_243_396/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_243_391/CLK        count_fast[4]/opit_0_inv_AQ_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : count_fast[12]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[15]/opit_0_inv_AQ_perm/I1
Path Group  : TOP|CLK_undiv
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.926
  Launch Clock Delay      :  2.280
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.306       2.280         _N0              
 CLMA_243_403/CLK                                                          r       count_fast[12]/opit_0_inv_AQ_perm/CLK

 CLMA_243_403/Q3                   tco                   0.125       2.405 f       count_fast[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.334       2.739         count_fast[12]   
 CLMA_243_384/Y2                   td                    0.122       2.861 f       N117_11/gateop_LUT6DL5_perm/L6
                                   net (fanout=2)        0.075       2.936         _N15428          
 CLMA_243_385/Y0                   td                    0.125       3.061 f       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.260       3.321         N117_inv         
 CLMA_243_409/C1                                                           f       count_fast[15]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                   3.321         Logic Levels: 2  
                                                                                   Logic: 0.372ns(35.735%), Route: 0.669ns(64.265%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.256    1001.926         _N0              
 CLMA_243_409/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.337    1002.263                          
 clock uncertainty                                      -0.050    1002.213                          

 Setup time                                             -0.134    1002.079                          

 Data required time                                               1002.079                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.079                          
 Data arrival time                                                   3.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.758                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[12]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[16]/opit_0_inv_AQ_perm/I0
Path Group  : TOP|CLK_undiv
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.926
  Launch Clock Delay      :  2.280
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.306       2.280         _N0              
 CLMA_243_403/CLK                                                          r       count_fast[12]/opit_0_inv_AQ_perm/CLK

 CLMA_243_403/Q3                   tco                   0.125       2.405 f       count_fast[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.334       2.739         count_fast[12]   
 CLMA_243_384/Y2                   td                    0.122       2.861 f       N117_11/gateop_LUT6DL5_perm/L6
                                   net (fanout=2)        0.075       2.936         _N15428          
 CLMA_243_385/Y0                   td                    0.125       3.061 f       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.260       3.321         N117_inv         
 CLMA_243_409/D0                                                           f       count_fast[16]/opit_0_inv_AQ_perm/I0

 Data arrival time                                                   3.321         Logic Levels: 2  
                                                                                   Logic: 0.372ns(35.735%), Route: 0.669ns(64.265%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.256    1001.926         _N0              
 CLMA_243_409/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.337    1002.263                          
 clock uncertainty                                      -0.050    1002.213                          

 Setup time                                             -0.134    1002.079                          

 Data required time                                               1002.079                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.079                          
 Data arrival time                                                   3.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.758                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[12]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[9]/opit_0_inv_L6QL5Q1_perm/I1
Path Group  : TOP|CLK_undiv
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.930
  Launch Clock Delay      :  2.280
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.306       2.280         _N0              
 CLMA_243_403/CLK                                                          r       count_fast[12]/opit_0_inv_AQ_perm/CLK

 CLMA_243_403/Q3                   tco                   0.125       2.405 f       count_fast[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.334       2.739         count_fast[12]   
 CLMA_243_384/Y2                   td                    0.122       2.861 f       N117_11/gateop_LUT6DL5_perm/L6
                                   net (fanout=2)        0.075       2.936         _N15428          
 CLMA_243_385/Y0                   td                    0.125       3.061 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.154       3.215         N117_inv         
 CLMA_243_390/A1                                                           r       count_fast[9]/opit_0_inv_L6QL5Q1_perm/I1

 Data arrival time                                                   3.215         Logic Levels: 2  
                                                                                   Logic: 0.372ns(39.786%), Route: 0.563ns(60.214%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.260    1001.930         _N0              
 CLMA_243_390/CLK                                                          r       count_fast[9]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.337    1002.267                          
 clock uncertainty                                      -0.050    1002.217                          

 Setup time                                             -0.139    1002.078                          

 Data required time                                               1002.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.078                          
 Data arrival time                                                   3.215                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.863                          
====================================================================================================

====================================================================================================

Startpoint  : genblk1.clk_counter[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : genblk1.clk_counter[17]/opit_0_inv_AQ_perm/CIN
Path Group  : TOP|CLK_undiv
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.305
  Launch Clock Delay      :  1.954
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445       0.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.475         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=17)       0.284       1.954         _N1              
 CLMA_285_301/CLK                                                          r       genblk1.clk_counter[16]/opit_0_inv_AQ_perm/CLK

 CLMA_285_301/Q3                   tco                   0.103       2.057 r       genblk1.clk_counter[16]/opit_0_inv_AQ_perm/Q
                                   net (fanout=1)        0.056       2.113         genblk1.clk_counter [16]
 CLMA_285_301/COUT                 td                    0.132       2.245 f       genblk1.clk_counter[16]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       2.245         _N329            
 CLMA_285_307/CIN                                                          f       genblk1.clk_counter[17]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   2.245         Logic Levels: 1  
                                                                                   Logic: 0.235ns(80.756%), Route: 0.056ns(19.244%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.331       2.305         _N0              
 CLMA_285_307/CLK                                                          r       genblk1.clk_counter[20]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.203       2.102                          
 clock uncertainty                                       0.000       2.102                          

 Hold time                                              -0.007       2.095                          

 Data required time                                                  2.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.095                          
 Data arrival time                                                   2.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.150                          
====================================================================================================

====================================================================================================

Startpoint  : genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : genblk1.clk_counter[2]/opit_0_inv_AQ_perm/I3
Path Group  : TOP|CLK_undiv
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.303
  Launch Clock Delay      :  1.951
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445       0.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.475         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=17)       0.281       1.951         _N1              
 CLMA_285_283/CLK                                                          r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK

 CLMA_285_283/Q0                   tco                   0.103       2.054 r       genblk1.clk_counter[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.056       2.110         genblk1.clk_counter [1]
 CLMA_285_283/B3                                                           r       genblk1.clk_counter[2]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   2.110         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.780%), Route: 0.056ns(35.220%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=17)       0.329       2.303         _N1              
 CLMA_285_283/CLK                                                          r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.352       1.951                          
 clock uncertainty                                       0.000       1.951                          

 Hold time                                              -0.027       1.924                          

 Data required time                                                  1.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.924                          
 Data arrival time                                                   2.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.186                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[2]/opit_0_inv_AQ_perm/I3
Path Group  : TOP|CLK_undiv
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.282
  Launch Clock Delay      :  1.930
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445       0.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.260       1.930         _N0              
 CLMA_243_391/CLK                                                          r       count_fast[4]/opit_0_inv_AQ_perm/CLK

 CLMA_243_391/Q0                   tco                   0.103       2.033 r       count_fast[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.057       2.090         count_fast[1]    
 CLMA_243_391/B3                                                           r       count_fast[2]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   2.090         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.308       2.282         _N0              
 CLMA_243_391/CLK                                                          r       count_fast[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.352       1.930                          
 clock uncertainty                                       0.000       1.930                          

 Hold time                                              -0.027       1.903                          

 Data required time                                                  1.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.903                          
 Data arrival time                                                   2.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.187                          
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[9] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.309       2.283         _N0              
 CLMA_243_385/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMA_243_385/CR0                  tco                   0.141       2.424 f       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.342       2.766         enable[6]        
 CLMA_243_354/Y1                   td                    0.125       2.891 f       N52_30[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.240       3.131         _N661            
 CLMA_243_367/Y0                   td                    0.100       3.231 f       N52_31[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       3.391         _N665            
 CLMA_243_373/Y2                   td                    0.100       3.491 f       N52_33[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       3.651         _N673            
 CLMA_243_379/Y1                   td                    0.125       3.776 f       N52_35[3]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.771       4.547         N52[3]           
 CLMA_285_493/CR0                  td                    0.185       4.732 r       N108[10]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.316       5.048         nt_SevenSegCatHL[9]
 IOLHR_292_516/DO_P                td                    0.488       5.536 r       SevenSegCatHL_obuf[9]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.536         SevenSegCatHL_obuf[9]/ntO
 IOBD_300_516/PAD                  td                    1.850       7.386 r       SevenSegCatHL_obuf[9]/opit_0/O
                                   net (fanout=1)        0.057       7.443         SevenSegCatHL[9] 
 A4                                                                        r       SevenSegCatHL[9] (port)

 Data arrival time                                                   7.443         Logic Levels: 7  
                                                                                   Logic: 3.114ns(60.349%), Route: 2.046ns(39.651%)
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[8] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.309       2.283         _N0              
 CLMA_243_385/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMA_243_385/CR0                  tco                   0.141       2.424 f       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.342       2.766         enable[6]        
 CLMA_243_354/Y1                   td                    0.125       2.891 f       N52_30[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.240       3.131         _N661            
 CLMA_243_367/Y0                   td                    0.100       3.231 f       N52_31[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       3.391         _N665            
 CLMA_243_373/Y2                   td                    0.100       3.491 f       N52_33[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       3.651         _N673            
 CLMA_243_379/Y1                   td                    0.125       3.776 f       N52_35[3]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.618       4.394         N52[3]           
 CLMA_285_445/Y0                   td                    0.125       4.519 r       N108[7]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.447       4.966         nt_SevenSegCatHL[8]
 IOLHR_292_522/DO_P                td                    0.488       5.454 r       SevenSegCatHL_obuf[8]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.454         SevenSegCatHL_obuf[8]/ntO
 IOBS_300_522/PAD                  td                    1.860       7.314 r       SevenSegCatHL_obuf[8]/opit_0/O
                                   net (fanout=1)        0.051       7.365         SevenSegCatHL[8] 
 B4                                                                        r       SevenSegCatHL[8] (port)

 Data arrival time                                                   7.365         Logic Levels: 7  
                                                                                   Logic: 3.064ns(60.291%), Route: 2.018ns(39.709%)
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[10] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=29)       0.309       2.283         _N0              
 CLMA_243_385/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMA_243_385/CR0                  tco                   0.141       2.424 f       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.342       2.766         enable[6]        
 CLMA_243_354/Y1                   td                    0.125       2.891 f       N52_30[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.240       3.131         _N661            
 CLMA_243_367/Y0                   td                    0.100       3.231 f       N52_31[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       3.391         _N665            
 CLMA_243_373/Y2                   td                    0.100       3.491 f       N52_33[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       3.651         _N673            
 CLMA_243_379/Y1                   td                    0.125       3.776 f       N52_35[3]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.709       4.485         N52[3]           
 CLMA_285_463/Y0                   td                    0.123       4.608 r       N108[9]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.345       4.953         nt_SevenSegCatHL[10]
 IOLHR_292_510/DO_P                td                    0.488       5.441 r       SevenSegCatHL_obuf[10]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.441         SevenSegCatHL_obuf[10]/ntO
 IOBS_300_510/PAD                  td                    1.860       7.301 r       SevenSegCatHL_obuf[10]/opit_0/O
                                   net (fanout=1)        0.057       7.358         SevenSegCatHL[10]
 A3                                                                        r       SevenSegCatHL[10] (port)

 Data arrival time                                                   7.358         Logic Levels: 7  
                                                                                   Logic: 3.062ns(60.335%), Route: 2.013ns(39.665%)
====================================================================================================

====================================================================================================

Startpoint  : PAUSE_n (port)
Endpoint    : genblk1.clk_counter[0]/opit_0_inv_L6Q_perm/CE
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L3                                                      0.000       0.000 f       PAUSE_n (port)   
                                   net (fanout=1)        0.034       0.034         PAUSE_n          
 IOBS_300_276/DIN                  td                    0.440       0.474 f       PAUSE_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.474         PAUSE_n_ibuf/ntD 
 IOLHR_292_276/DI_TO_CLK           td                    0.073       0.547 f       PAUSE_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.158       0.705         nt_PAUSE_n       
 CLMA_285_282/CE                                                           f       genblk1.clk_counter[0]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   0.705         Logic Levels: 2  
                                                                                   Logic: 0.513ns(72.766%), Route: 0.192ns(27.234%)
====================================================================================================

====================================================================================================

Startpoint  : PAUSE_n (port)
Endpoint    : genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CE
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L3                                                      0.000       0.000 f       PAUSE_n (port)   
                                   net (fanout=1)        0.034       0.034         PAUSE_n          
 IOBS_300_276/DIN                  td                    0.440       0.474 f       PAUSE_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.474         PAUSE_n_ibuf/ntD 
 IOLHR_292_276/DI_TO_CLK           td                    0.073       0.547 f       PAUSE_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.158       0.705         nt_PAUSE_n       
 CLMA_285_283/CE                                                           f       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   0.705         Logic Levels: 2  
                                                                                   Logic: 0.513ns(72.766%), Route: 0.192ns(27.234%)
====================================================================================================

====================================================================================================

Startpoint  : PAUSE_n (port)
Endpoint    : genblk1.clk_counter[8]/opit_0_inv_AQ_perm/CE
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L3                                                      0.000       0.000 f       PAUSE_n (port)   
                                   net (fanout=1)        0.034       0.034         PAUSE_n          
 IOBS_300_276/DIN                  td                    0.440       0.474 f       PAUSE_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.474         PAUSE_n_ibuf/ntD 
 IOLHR_292_276/DI_TO_CLK           td                    0.073       0.547 f       PAUSE_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.158       0.705         nt_PAUSE_n       
 CLMA_285_283/CECO                 td                    0.061       0.766 f       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       0.766         ntR4             
 CLMA_285_289/CECI                                                         f       genblk1.clk_counter[8]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   0.766         Logic Levels: 3  
                                                                                   Logic: 0.574ns(74.935%), Route: 0.192ns(25.065%)
====================================================================================================

{TOP|CLK_undiv} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_243_396/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_243_396/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_243_391/CLK        count_fast[4]/opit_0_inv_AQ_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                         
+---------------------------------------------------------------------------------------------------------------------------------+
| Input      | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/place_route/TOP_pnr.adf       
| Output     | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/report_timing/TOP_rtp.adf     
|            | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/report_timing/TOP.rtr         
|            | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/report_timing/rtr.db          
+---------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 821 MB
Total CPU  time to report_timing completion : 0h:0m:8s
Process Total CPU  time to report_timing completion : 0h:0m:8s
Total real time to report_timing completion : 0h:0m:17s
