vhdl work "UAL.vhd"
verilog work "bram32.v"
vhdl work "UCP.vhd"
vhdl work "testUCP.vhd"
verilog work "/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE//verilog/src/glbl.v"
