
*** Running vivado
    with args -log JTAG_TAP_CONTROLLER.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source JTAG_TAP_CONTROLLER.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Oct 11 12:12:52 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source JTAG_TAP_CONTROLLER.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 500.027 ; gain = 200.707
Command: read_checkpoint -auto_incremental -incremental C:/Users/conor/SOC1/project_2/project_2.srcs/utils_1/imports/synth_1/JTAG_TAP_CONTROLLER.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/conor/SOC1/project_2/project_2.srcs/utils_1/imports/synth_1/JTAG_TAP_CONTROLLER.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top JTAG_TAP_CONTROLLER -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18408
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 963.191 ; gain = 452.793
---------------------------------------------------------------------------------
ERROR: [Synth 8-9493] found '0' definitions of operator "&", cannot determine exact overloaded matching definition for "&" [C:/Users/conor/SOC1/project_2/project_2.srcs/sources_1/new/JTAG_TAP.vhd:276]
INFO: [Synth 8-11252] unit 'behavioral' is ignored due to previous errors [C:/Users/conor/SOC1/project_2/project_2.srcs/sources_1/new/JTAG_TAP.vhd:287]
INFO: [Synth 8-10443] VHDL file 'C:/Users/conor/SOC1/project_2/project_2.srcs/sources_1/new/JTAG_TAP.vhd' is ignored due to errors
INFO: [Synth 8-638] synthesizing module 'JTAG_TAP_CONTROLLER' [C:/Users/conor/SOC1/project_2/project_2.srcs/sources_1/new/JTAG_TAP.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'JTAG_TAP_CONTROLLER' (0#1) [C:/Users/conor/SOC1/project_2/project_2.srcs/sources_1/new/JTAG_TAP.vhd:34]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1071.727 ; gain = 561.328
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Fri Oct 11 12:13:22 2024...
