

================================================================
== Vivado HLS Report for 'canny_edge_detection'
================================================================
* Date:           Wed Jan  6 15:36:52 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        EdgeDetection
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    11.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  277003|  277003|  276994|  276994| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------+--------------------------+--------+--------+--------+--------+---------+
        |                             |                          |     Latency     |     Interval    | Pipeline|
        |           Instance          |          Module          |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------------+--------------------------+--------+--------+--------+--------+---------+
        |Sobel_512u_512u_U0           |Sobel_512u_512u_s         |  276993|  276993|  276993|  276993|   none  |
        |GaussianBlur_U0              |GaussianBlur              |  265217|  265217|  265217|  265217|   none  |
        |NonMaxSuppression_U0         |NonMaxSuppression         |  264193|  264193|  264193|  264193|   none  |
        |HystThresholdComp_U0         |HystThresholdComp         |  264193|  264193|  264193|  264193|   none  |
        |AXIS2GrayArray76_U0          |AXIS2GrayArray76          |  265731|  265731|  265731|  265731|   none  |
        |ZeroPadding_U0               |ZeroPadding               |  264193|  264193|  264193|  264193|   none  |
        |GrayArray2AXIS_U0            |GrayArray2AXIS            |  264193|  264193|  264193|  264193|   none  |
        |HystThreshold_U0             |HystThreshold             |  264193|  264193|  264193|  264193|   none  |
        |canny_edge_detection_1_1_U0  |canny_edge_detection_1_1  |       0|       0|       0|       0|   none  |
        +-----------------------------+--------------------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|     8|
|FIFO             |        0|      -|     60|   238|
|Instance         |        6|      5|   4509|  6685|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|     -|
|Register         |        -|      -|      -|     -|
+-----------------+---------+-------+-------+------+
|Total            |        6|      5|   4569|  6931|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |       15|     12|     28|    86|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------+----------------------------------------+---------+-------+------+------+
    |                 Instance                 |                 Module                 | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------------------+----------------------------------------+---------+-------+------+------+
    |AXIS2GrayArray76_U0                       |AXIS2GrayArray76                        |        0|      3|   373|   628|
    |GaussianBlur_U0                           |GaussianBlur                            |        2|      0|   480|   813|
    |GrayArray2AXIS_U0                         |GrayArray2AXIS                          |        0|      0|   115|   408|
    |HystThreshold_U0                          |HystThreshold                           |        0|      0|    59|   267|
    |HystThresholdComp_U0                      |HystThresholdComp                       |        1|      0|   103|   405|
    |NonMaxSuppression_U0                      |NonMaxSuppression                       |        2|      0|   137|   564|
    |Sobel_512u_512u_U0                        |Sobel_512u_512u_s                       |        1|      2|  3131|  3211|
    |ZeroPadding_U0                            |ZeroPadding                             |        0|      0|    51|   282|
    |canny_edge_detection_1_1_U0               |canny_edge_detection_1_1                |        0|      0|     2|    35|
    |canny_edge_detection_CONTROL_BUS_s_axi_U  |canny_edge_detection_CONTROL_BUS_s_axi  |        0|      0|    58|    72|
    +------------------------------------------+----------------------------------------+---------+-------+------+------+
    |Total                                     |                                        |        6|      5|  4509|  6685|
    +------------------------------------------+----------------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------+---------+---+----+------+-----+---------+
    |      Name      | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +----------------+---------+---+----+------+-----+---------+
    |fifo1_U         |        0|  5|  20|     1|    8|        8|
    |fifo2_U         |        0|  5|  20|     1|    8|        8|
    |fifo3_grad_U    |        0|  5|  16|     1|    2|        2|
    |fifo3_value_U   |        0|  5|  20|     1|    8|        8|
    |fifo4_U         |        0|  5|  20|     1|    8|        8|
    |fifo5_U         |        0|  5|  20|     1|    8|        8|
    |fifo6_U         |        0|  5|  20|     1|    8|        8|
    |fifo7_U         |        0|  5|  20|     1|    8|        8|
    |hist_hthr_c1_U  |        0|  5|  20|     2|    8|       16|
    |hist_hthr_c_U   |        0|  5|  21|     6|    8|       48|
    |hist_lthr_c2_U  |        0|  5|  20|     2|    8|       16|
    |hist_lthr_c_U   |        0|  5|  21|     6|    8|       48|
    +----------------+---------+---+----+------+-----+---------+
    |Total           |        0| 60| 238|    24|   90|      186|
    +----------------+---------+---+----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |AXIS2GrayArray76_U0_start_full_n  |    and   |      0|  0|   8|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   8|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+--------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+---------------------------+-----+-----+--------------+----------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_AWADDR   |  in |    5|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_WREADY   | out |    1|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_ARADDR   |  in |    5|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_RVALID   | out |    1|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_RDATA    | out |   32|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_RRESP    | out |    2|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_BVALID   | out |    1|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_BRESP    | out |    2|     s_axi    |      CONTROL_BUS     |    pointer   |
|ap_clk                     |  in |    1| ap_ctrl_none | canny_edge_detection | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_none | canny_edge_detection | return value |
|s_axi_aclk                 |  in |    1| ap_ctrl_none | canny_edge_detection | return value |
|ap_rst_n_s_axi_aclk        |  in |    1| ap_ctrl_none | canny_edge_detection | return value |
|axis_in_TDATA              |  in |   24|     axis     |   axis_in_V_data_V   |    pointer   |
|axis_in_TUSER              |  in |    1|     axis     |   axis_in_V_user_V   |    pointer   |
|axis_in_TLAST              |  in |    1|     axis     |   axis_in_V_last_V   |    pointer   |
|axis_in_TVALID             |  in |    1|     axis     |   axis_in_V_last_V   |    pointer   |
|axis_in_TREADY             | out |    1|     axis     |   axis_in_V_last_V   |    pointer   |
|axis_out_TDATA             | out |   24|     axis     |   axis_out_V_data_V  |    pointer   |
|axis_out_TUSER             | out |    1|     axis     |   axis_out_V_user_V  |    pointer   |
|axis_out_TLAST             | out |    1|     axis     |   axis_out_V_last_V  |    pointer   |
|axis_out_TVALID            | out |    1|     axis     |   axis_out_V_last_V  |    pointer   |
|axis_out_TREADY            |  in |    1|     axis     |   axis_out_V_last_V  |    pointer   |
+---------------------------+-----+-----+--------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%hist_lthr_c2 = alloca i8, align 1" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:40]   --->   Operation 19 'alloca' 'hist_lthr_c2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%hist_hthr_c1 = alloca i8, align 1" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:40]   --->   Operation 20 'alloca' 'hist_hthr_c1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%hist_lthr_c = alloca i8, align 1" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:40]   --->   Operation 21 'alloca' 'hist_lthr_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%hist_hthr_c = alloca i8, align 1" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:40]   --->   Operation 22 'alloca' 'hist_hthr_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 23 [1/1] (3.90ns)   --->   "call void @canny_edge_detection.1.1(i8* %hist_hthr, i8* %hist_lthr, i8* %hist_hthr_c1, i8* %hist_lthr_c2)" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:40]   --->   Operation 23 'call' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.00ns)   --->   "call fastcc void @AXIS2GrayArray76(i24* %axis_in_V_data_V, i1* %axis_in_V_user_V, i1* %axis_in_V_last_V, i8* nocapture %hist_hthr_c1, i8* nocapture %hist_lthr_c2, i8* %hist_hthr_c, i8* %hist_lthr_c)" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:40]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (0.00ns)   --->   "call fastcc void @AXIS2GrayArray76(i24* %axis_in_V_data_V, i1* %axis_in_V_user_V, i1* %axis_in_V_last_V, i8* nocapture %hist_hthr_c1, i8* nocapture %hist_lthr_c2, i8* %hist_hthr_c, i8* %hist_lthr_c)" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:40]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [2/2] (0.00ns)   --->   "call fastcc void @GaussianBlur()" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:62]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 27 [1/2] (0.00ns)   --->   "call fastcc void @GaussianBlur()" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:62]   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @"Sobel<512u, 512u>"()" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:65]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 29 [1/2] (0.00ns)   --->   "call fastcc void @"Sobel<512u, 512u>"()" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:65]   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 30 [2/2] (0.00ns)   --->   "call fastcc void @NonMaxSuppression()" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:68]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @NonMaxSuppression()" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:68]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @ZeroPadding()" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:72]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @ZeroPadding()" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:72]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 34 [2/2] (0.00ns)   --->   "call fastcc void @HystThreshold(i8* %hist_hthr_c, i8* %hist_lthr_c)" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:40]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @HystThreshold(i8* %hist_hthr_c, i8* %hist_lthr_c)" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:40]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 36 [2/2] (0.00ns)   --->   "call fastcc void @HystThresholdComp()" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:78]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @HystThresholdComp()" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:78]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @GrayArray2AXIS(i24* %axis_out_V_data_V, i1* %axis_out_V_user_V, i1* %axis_out_V_last_V)" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:81]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @GrayArray2AXIS(i24* %axis_out_V_data_V, i1* %axis_out_V_user_V, i1* %axis_out_V_last_V)" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:81]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @fifo1177_str, i32 1, [1 x i8]* @p_str178, [1 x i8]* @p_str178, i32 1, i32 262144, i8* @fifo1, i8* @fifo1)"   --->   Operation 40 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str179, i32 0, i32 0, [1 x i8]* @p_str180, [1 x i8]* @p_str181, [1 x i8]* @p_str182, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str183, [1 x i8]* @p_str184)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 42 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @fifo2168_str, i32 1, [1 x i8]* @p_str169, [1 x i8]* @p_str169, i32 1, i32 262144, i8* @fifo2, i8* @fifo2)"   --->   Operation 42 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str170, i32 0, i32 0, [1 x i8]* @p_str171, [1 x i8]* @p_str172, [1 x i8]* @p_str173, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str174, [1 x i8]* @p_str175)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 44 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @fifo3_OC_grad159_str, i32 1, [1 x i8]* @p_str160, [1 x i8]* @p_str160, i32 1, i32 262144, i2* @fifo3_grad, i2* @fifo3_grad)"   --->   Operation 44 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* @fifo3_grad, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str166)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 46 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @fifo3_OC_value150_st, i32 1, [1 x i8]* @p_str151, [1 x i8]* @p_str151, i32 1, i32 262144, i8* @fifo3_value, i8* @fifo3_value)"   --->   Operation 46 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo3_value, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str152, i32 0, i32 0, [1 x i8]* @p_str153, [1 x i8]* @p_str154, [1 x i8]* @p_str155, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str156, [1 x i8]* @p_str157)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 48 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @fifo4141_str, i32 1, [1 x i8]* @p_str142, [1 x i8]* @p_str142, i32 1, i32 262144, i8* @fifo4, i8* @fifo4)"   --->   Operation 48 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str143, i32 0, i32 0, [1 x i8]* @p_str144, [1 x i8]* @p_str145, [1 x i8]* @p_str146, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str147, [1 x i8]* @p_str148)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 50 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @fifo5132_str, i32 1, [1 x i8]* @p_str133, [1 x i8]* @p_str133, i32 1, i32 262144, i8* @fifo5, i8* @fifo5)"   --->   Operation 50 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str134, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str136, [1 x i8]* @p_str137, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str138, [1 x i8]* @p_str139)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 52 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @fifo6123_str, i32 1, [1 x i8]* @p_str124, [1 x i8]* @p_str124, i32 1, i32 262144, i8* @fifo6, i8* @fifo6)"   --->   Operation 52 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str125, i32 0, i32 0, [1 x i8]* @p_str126, [1 x i8]* @p_str127, [1 x i8]* @p_str128, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str129, [1 x i8]* @p_str130)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 54 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @fifo7114_str, i32 1, [1 x i8]* @p_str115, [1 x i8]* @p_str115, i32 1, i32 262144, i8* @fifo7, i8* @fifo7)"   --->   Operation 54 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 0, [1 x i8]* @p_str117, [1 x i8]* @p_str118, [1 x i8]* @p_str119, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str120, [1 x i8]* @p_str121)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str2) nounwind" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:48]   --->   Operation 56 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %axis_in_V_data_V), !map !147"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %axis_in_V_user_V), !map !153"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %axis_in_V_last_V), !map !157"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %axis_out_V_data_V), !map !161"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %axis_out_V_user_V), !map !165"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %axis_out_V_last_V), !map !169"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %hist_hthr), !map !173"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %hist_lthr), !map !177"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @canny_edge_detection_1) nounwind"   --->   Operation 65 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_in_V_data_V, i1* %axis_in_V_user_V, i1* %axis_in_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:42]   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_out_V_data_V, i1* %axis_out_V_user_V, i1* %axis_out_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:43]   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %hist_hthr, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [12 x i8]* @p_str4, [1 x i8]* @p_str2, [11 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:44]   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %hist_lthr, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [12 x i8]* @p_str4, [1 x i8]* @p_str2, [11 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:45]   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:46]   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 71 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @hist_hthr_c_str, i32 1, [1 x i8]* @p_str88, [1 x i8]* @p_str88, i32 6, i32 0, i8* %hist_hthr_c, i8* %hist_hthr_c)" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:40]   --->   Operation 71 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %hist_hthr_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str89, i32 0, i32 0, [1 x i8]* @p_str90, [1 x i8]* @p_str91, [1 x i8]* @p_str92, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str93, [1 x i8]* @p_str94)" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:40]   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 73 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @hist_lthr_c_str, i32 1, [1 x i8]* @p_str95, [1 x i8]* @p_str95, i32 6, i32 0, i8* %hist_lthr_c, i8* %hist_lthr_c)" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:40]   --->   Operation 73 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %hist_lthr_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str96, i32 0, i32 0, [1 x i8]* @p_str97, [1 x i8]* @p_str98, [1 x i8]* @p_str99, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str100, [1 x i8]* @p_str101)" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:40]   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 75 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @hist_hthr_c1_str, i32 1, [1 x i8]* @p_str27, [1 x i8]* @p_str27, i32 2, i32 0, i8* %hist_hthr_c1, i8* %hist_hthr_c1)" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:40]   --->   Operation 75 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %hist_hthr_c1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str30, [1 x i8]* @p_str31, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str32, [1 x i8]* @p_str33)" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:40]   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 77 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @hist_lthr_c2_str, i32 1, [1 x i8]* @p_str34, [1 x i8]* @p_str34, i32 2, i32 0, i8* %hist_lthr_c2, i8* %hist_lthr_c2)" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:40]   --->   Operation 77 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %hist_lthr_c2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str35, i32 0, i32 0, [1 x i8]* @p_str36, [1 x i8]* @p_str37, [1 x i8]* @p_str38, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str39, [1 x i8]* @p_str40)" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:40]   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 79 [1/1] (0.00ns)   --->   "ret void" [HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:82]   --->   Operation 79 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ axis_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axis_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axis_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axis_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axis_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axis_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ hist_hthr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hist_lthr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
Port [ fifo2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
Port [ fifo3_value]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
Port [ fifo3_grad]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
Port [ fifo4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
Port [ fifo5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
Port [ fifo6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
Port [ fifo7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
hist_lthr_c2 (alloca              ) [ 0111111111111111111]
hist_hthr_c1 (alloca              ) [ 0111111111111111111]
hist_lthr_c  (alloca              ) [ 0011111111111111111]
hist_hthr_c  (alloca              ) [ 0011111111111111111]
StgValue_23  (call                ) [ 0000000000000000000]
StgValue_25  (call                ) [ 0000000000000000000]
StgValue_27  (call                ) [ 0000000000000000000]
StgValue_29  (call                ) [ 0000000000000000000]
StgValue_31  (call                ) [ 0000000000000000000]
StgValue_33  (call                ) [ 0000000000000000000]
StgValue_35  (call                ) [ 0000000000000000000]
StgValue_37  (call                ) [ 0000000000000000000]
StgValue_39  (call                ) [ 0000000000000000000]
empty        (specchannel         ) [ 0000000000000000000]
StgValue_41  (specinterface       ) [ 0000000000000000000]
empty_21     (specchannel         ) [ 0000000000000000000]
StgValue_43  (specinterface       ) [ 0000000000000000000]
empty_22     (specchannel         ) [ 0000000000000000000]
StgValue_45  (specinterface       ) [ 0000000000000000000]
empty_23     (specchannel         ) [ 0000000000000000000]
StgValue_47  (specinterface       ) [ 0000000000000000000]
empty_24     (specchannel         ) [ 0000000000000000000]
StgValue_49  (specinterface       ) [ 0000000000000000000]
empty_25     (specchannel         ) [ 0000000000000000000]
StgValue_51  (specinterface       ) [ 0000000000000000000]
empty_26     (specchannel         ) [ 0000000000000000000]
StgValue_53  (specinterface       ) [ 0000000000000000000]
empty_27     (specchannel         ) [ 0000000000000000000]
StgValue_55  (specinterface       ) [ 0000000000000000000]
StgValue_56  (specdataflowpipeline) [ 0000000000000000000]
StgValue_57  (specbitsmap         ) [ 0000000000000000000]
StgValue_58  (specbitsmap         ) [ 0000000000000000000]
StgValue_59  (specbitsmap         ) [ 0000000000000000000]
StgValue_60  (specbitsmap         ) [ 0000000000000000000]
StgValue_61  (specbitsmap         ) [ 0000000000000000000]
StgValue_62  (specbitsmap         ) [ 0000000000000000000]
StgValue_63  (specbitsmap         ) [ 0000000000000000000]
StgValue_64  (specbitsmap         ) [ 0000000000000000000]
StgValue_65  (spectopmodule       ) [ 0000000000000000000]
StgValue_66  (specinterface       ) [ 0000000000000000000]
StgValue_67  (specinterface       ) [ 0000000000000000000]
StgValue_68  (specinterface       ) [ 0000000000000000000]
StgValue_69  (specinterface       ) [ 0000000000000000000]
StgValue_70  (specinterface       ) [ 0000000000000000000]
empty_28     (specchannel         ) [ 0000000000000000000]
StgValue_72  (specinterface       ) [ 0000000000000000000]
empty_29     (specchannel         ) [ 0000000000000000000]
StgValue_74  (specinterface       ) [ 0000000000000000000]
empty_30     (specchannel         ) [ 0000000000000000000]
StgValue_76  (specinterface       ) [ 0000000000000000000]
empty_31     (specchannel         ) [ 0000000000000000000]
StgValue_78  (specinterface       ) [ 0000000000000000000]
StgValue_79  (ret                 ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="axis_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="axis_in_V_user_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="axis_in_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="axis_out_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="axis_out_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="axis_out_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="hist_hthr">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist_hthr"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="hist_lthr">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist_lthr"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fifo1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fifo2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fifo3_value">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo3_value"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fifo3_grad">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo3_grad"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fifo4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="fifo5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="fifo6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="fifo7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="canny_edge_detection.1.1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIS2GrayArray76"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GaussianBlur"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sobel<512u, 512u>"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NonMaxSuppression"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZeroPadding"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HystThreshold"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HystThresholdComp"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GrayArray2AXIS"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo1177_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str178"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str179"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str180"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str181"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str182"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str183"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str184"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo2168_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str169"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str170"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str171"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str172"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str173"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str174"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str175"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo3_OC_grad159_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str160"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str161"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str162"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str163"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str164"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str165"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str166"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo3_OC_value150_st"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str151"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str152"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str153"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str154"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str155"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str156"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str157"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo4141_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str142"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str143"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str146"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str147"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str148"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo5132_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str133"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str138"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str139"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo6123_str"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str124"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str128"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo7114_str"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str115"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="canny_edge_detection_1"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist_hthr_c_str"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str88"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str89"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str90"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str91"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str92"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str93"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str94"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist_lthr_c_str"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str95"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str96"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str97"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str98"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str99"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str100"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str101"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist_hthr_c1_str"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist_lthr_c2_str"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="286" class="1004" name="hist_lthr_c2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hist_lthr_c2/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="hist_hthr_c1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hist_hthr_c1/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="hist_lthr_c_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hist_lthr_c/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="hist_hthr_c_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hist_hthr_c/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_Sobel_512u_512u_s_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="0" index="2" bw="8" slack="0"/>
<pin id="306" dir="0" index="3" bw="2" slack="0"/>
<pin id="307" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_28/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_GaussianBlur_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="0" index="2" bw="8" slack="0"/>
<pin id="316" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_26/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_NonMaxSuppression_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="0" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="0" index="2" bw="2" slack="0"/>
<pin id="324" dir="0" index="3" bw="8" slack="0"/>
<pin id="325" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_30/8 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_HystThresholdComp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="0" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="0" index="2" bw="8" slack="0"/>
<pin id="334" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_36/14 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_AXIS2GrayArray76_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="0" slack="0"/>
<pin id="340" dir="0" index="1" bw="24" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="0" index="3" bw="1" slack="0"/>
<pin id="343" dir="0" index="4" bw="8" slack="1"/>
<pin id="344" dir="0" index="5" bw="8" slack="1"/>
<pin id="345" dir="0" index="6" bw="8" slack="1"/>
<pin id="346" dir="0" index="7" bw="8" slack="1"/>
<pin id="347" dir="0" index="8" bw="8" slack="0"/>
<pin id="348" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_24/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_ZeroPadding_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="0" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="0"/>
<pin id="357" dir="0" index="2" bw="8" slack="0"/>
<pin id="358" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_32/10 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_GrayArray2AXIS_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="0" slack="0"/>
<pin id="364" dir="0" index="1" bw="24" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="0" index="3" bw="1" slack="0"/>
<pin id="367" dir="0" index="4" bw="8" slack="0"/>
<pin id="368" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_38/16 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_HystThreshold_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="0" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="11"/>
<pin id="377" dir="0" index="2" bw="8" slack="11"/>
<pin id="378" dir="0" index="3" bw="8" slack="0"/>
<pin id="379" dir="0" index="4" bw="8" slack="0"/>
<pin id="380" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_34/12 "/>
</bind>
</comp>

<comp id="384" class="1004" name="StgValue_23_canny_edge_detection_1_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="0" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="0" index="2" bw="8" slack="0"/>
<pin id="388" dir="0" index="3" bw="8" slack="0"/>
<pin id="389" dir="0" index="4" bw="8" slack="0"/>
<pin id="390" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_23/1 "/>
</bind>
</comp>

<comp id="394" class="1005" name="hist_lthr_c2_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hist_lthr_c2 "/>
</bind>
</comp>

<comp id="400" class="1005" name="hist_hthr_c1_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hist_hthr_c1 "/>
</bind>
</comp>

<comp id="406" class="1005" name="hist_lthr_c_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="1"/>
<pin id="408" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="hist_lthr_c "/>
</bind>
</comp>

<comp id="412" class="1005" name="hist_hthr_c_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="1"/>
<pin id="414" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="hist_hthr_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="289"><net_src comp="32" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="32" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="32" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="40" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="18" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="20" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="22" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="317"><net_src comp="38" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="16" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="18" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="326"><net_src comp="42" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="20" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="22" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="24" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="335"><net_src comp="48" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="28" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="30" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="349"><net_src comp="36" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="350"><net_src comp="0" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="351"><net_src comp="2" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="352"><net_src comp="4" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="353"><net_src comp="16" pin="0"/><net_sink comp="338" pin=8"/></net>

<net id="359"><net_src comp="44" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="24" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="26" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="369"><net_src comp="50" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="6" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="8" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="372"><net_src comp="10" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="373"><net_src comp="30" pin="0"/><net_sink comp="362" pin=4"/></net>

<net id="381"><net_src comp="46" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="26" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="383"><net_src comp="28" pin="0"/><net_sink comp="374" pin=4"/></net>

<net id="391"><net_src comp="34" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="12" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="14" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="397"><net_src comp="286" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="384" pin=4"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="338" pin=5"/></net>

<net id="403"><net_src comp="290" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="384" pin=3"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="338" pin=4"/></net>

<net id="409"><net_src comp="294" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="338" pin=7"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="415"><net_src comp="298" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="338" pin=6"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="374" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: axis_out_V_data_V | {16 17 }
	Port: axis_out_V_user_V | {16 17 }
	Port: axis_out_V_last_V | {16 17 }
	Port: fifo1 | {2 3 }
	Port: fifo2 | {4 5 }
	Port: fifo3_value | {6 7 }
	Port: fifo3_grad | {6 7 }
	Port: fifo4 | {8 9 }
	Port: fifo5 | {10 11 }
	Port: fifo6 | {12 13 }
	Port: fifo7 | {14 15 }
 - Input state : 
	Port: canny_edge_detection : axis_in_V_data_V | {2 3 }
	Port: canny_edge_detection : axis_in_V_user_V | {2 3 }
	Port: canny_edge_detection : axis_in_V_last_V | {2 3 }
	Port: canny_edge_detection : hist_hthr | {1 }
	Port: canny_edge_detection : hist_lthr | {1 }
	Port: canny_edge_detection : fifo1 | {4 5 }
	Port: canny_edge_detection : fifo2 | {6 7 }
	Port: canny_edge_detection : fifo3_value | {8 9 }
	Port: canny_edge_detection : fifo3_grad | {8 9 }
	Port: canny_edge_detection : fifo4 | {10 11 }
	Port: canny_edge_detection : fifo5 | {12 13 }
	Port: canny_edge_detection : fifo6 | {14 15 }
	Port: canny_edge_detection : fifo7 | {16 17 }
  - Chain level:
	State 1
		StgValue_23 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|
|          |         grp_Sobel_512u_512u_s_fu_302        |    1    |    2    |  9.984  |   2113  |   2806  |
|          |           grp_GaussianBlur_fu_312           |    2    |    0    |  1.664  |   432   |   626   |
|          |         grp_NonMaxSuppression_fu_320        |    2    |    0    |  3.328  |   136   |   427   |
|          |         grp_HystThresholdComp_fu_330        |    1    |    0    |  1.664  |   104   |   275   |
|   call   |         grp_AXIS2GrayArray76_fu_338         |    0    |    3    |  3.328  |   252   |    94   |
|          |            grp_ZeroPadding_fu_354           |    0    |    0    |    0    |    53   |   144   |
|          |          grp_GrayArray2AXIS_fu_362          |    0    |    0    |  1.664  |    77   |   111   |
|          |           grp_HystThreshold_fu_374          |    0    |    0    |    0    |    60   |   102   |
|          | StgValue_23_canny_edge_detection_1_1_fu_384 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                             |    6    |    5    |  21.632 |   3227  |   4585  |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|hist_hthr_c1_reg_400|    8   |
| hist_hthr_c_reg_412|    8   |
|hist_lthr_c2_reg_394|    8   |
| hist_lthr_c_reg_406|    8   |
+--------------------+--------+
|        Total       |   32   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    6   |    5   |   21   |  3227  |  4585  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |    5   |   21   |  3259  |  4585  |
+-----------+--------+--------+--------+--------+--------+
