/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [2:0] _02_;
  wire [10:0] _03_;
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [10:0] celloutsig_0_35z;
  wire [35:0] celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  reg [13:0] celloutsig_0_5z;
  wire [16:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(celloutsig_0_1z & celloutsig_0_7z[2]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[5] & in_data[46]);
  assign celloutsig_0_15z = ~(celloutsig_0_13z & celloutsig_0_11z[2]);
  assign celloutsig_0_16z = ~(celloutsig_0_10z & celloutsig_0_4z);
  assign celloutsig_0_33z = ~(in_data[33] & celloutsig_0_3z);
  assign celloutsig_1_16z = !(celloutsig_1_0z ? in_data[137] : celloutsig_1_9z);
  assign celloutsig_0_23z = !(celloutsig_0_22z ? celloutsig_0_21z : celloutsig_0_2z);
  assign celloutsig_0_25z = !(celloutsig_0_17z ? celloutsig_0_16z : celloutsig_0_3z);
  assign celloutsig_0_30z = !(celloutsig_0_6z[15] ? celloutsig_0_22z : celloutsig_0_18z);
  assign celloutsig_0_39z = ~celloutsig_0_27z;
  assign celloutsig_1_18z = ~_01_;
  assign celloutsig_0_12z = ~celloutsig_0_5z[8];
  assign celloutsig_0_4z = celloutsig_0_2z ^ in_data[54];
  assign celloutsig_0_54z = celloutsig_0_31z ^ celloutsig_0_51z;
  assign celloutsig_0_17z = in_data[11] ^ celloutsig_0_3z;
  assign celloutsig_0_19z = celloutsig_0_9z[0] ^ celloutsig_0_17z;
  assign celloutsig_0_2z = celloutsig_0_1z ^ in_data[54];
  assign celloutsig_0_31z = celloutsig_0_20z[8] ^ celloutsig_0_8z;
  assign celloutsig_0_0z = in_data[44:34] + in_data[52:42];
  assign celloutsig_0_35z = { celloutsig_0_33z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_32z, celloutsig_0_19z } + { celloutsig_0_18z, celloutsig_0_20z };
  assign celloutsig_0_36z = { in_data[61:52], celloutsig_0_21z, celloutsig_0_35z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_20z } + { celloutsig_0_20z[6:1], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_34z, celloutsig_0_11z };
  assign celloutsig_1_1z = in_data[126:112] + { in_data[163:150], celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[120:114], celloutsig_1_0z } + { celloutsig_1_1z[9:4], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_11z = celloutsig_0_9z[11:4] + { celloutsig_0_6z[6:1], celloutsig_0_4z, celloutsig_0_2z };
  always_ff @(negedge clkin_data[128], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 3'h0;
    else _02_ <= celloutsig_0_6z[16:14];
  reg [10:0] _29_;
  always_ff @(posedge clkin_data[160], posedge clkin_data[96])
    if (clkin_data[96]) _29_ <= 11'h000;
    else _29_ <= { in_data[160:151], celloutsig_1_0z };
  assign { _03_[10:7], _00_, _03_[5:3], _01_, _03_[1:0] } = _29_;
  assign celloutsig_0_47z = celloutsig_0_35z[6:3] <= { celloutsig_0_7z[2:0], celloutsig_0_29z };
  assign celloutsig_0_51z = { celloutsig_0_24z[5:1], celloutsig_0_39z, celloutsig_0_13z, celloutsig_0_41z, celloutsig_0_28z, celloutsig_0_9z, celloutsig_0_45z, celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_47z, celloutsig_0_16z } <= { in_data[78:74], celloutsig_0_30z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_41z, celloutsig_0_12z, celloutsig_0_13z, _02_, celloutsig_0_2z, celloutsig_0_31z, celloutsig_0_9z };
  assign celloutsig_0_21z = { celloutsig_0_11z[7:3], celloutsig_0_2z } <= celloutsig_0_9z[5:0];
  assign celloutsig_0_45z = { celloutsig_0_7z[3:0], celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_39z } < { celloutsig_0_7z, celloutsig_0_19z };
  assign celloutsig_1_0z = in_data[119:113] < in_data[164:158];
  assign celloutsig_1_17z = { _03_[10:8], celloutsig_1_16z } < in_data[163:160];
  assign celloutsig_0_10z = { celloutsig_0_5z[11:7], celloutsig_0_7z } < { celloutsig_0_6z[9:0], celloutsig_0_4z };
  assign celloutsig_0_27z = { celloutsig_0_24z[3:2], celloutsig_0_3z } < { in_data[60:59], celloutsig_0_19z };
  assign celloutsig_0_28z = { celloutsig_0_9z[11:10], celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_21z } < { celloutsig_0_7z[1:0], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_41z = { celloutsig_0_36z[25:22], celloutsig_0_24z } != { celloutsig_0_36z[33:25], celloutsig_0_29z };
  assign celloutsig_1_2z = { celloutsig_1_1z[11:1], celloutsig_1_0z, celloutsig_1_0z } != celloutsig_1_1z[12:0];
  assign celloutsig_1_10z = { celloutsig_1_1z[8:6], celloutsig_1_4z } != { celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_18z = in_data[60:49] != { celloutsig_0_0z[10:1], celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_0_29z = { celloutsig_0_20z[9:7], celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_19z } != { celloutsig_0_6z[12:7], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_17z };
  assign celloutsig_0_3z = | in_data[61:56];
  assign celloutsig_0_55z = | in_data[35:28];
  assign celloutsig_1_9z = | { _01_, _00_, celloutsig_1_4z, _03_[10:7], _03_[5:3], _03_[1:0], in_data[165] };
  assign celloutsig_0_34z = ~^ { celloutsig_0_5z[13:3], celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_30z, celloutsig_0_15z, celloutsig_0_29z };
  assign celloutsig_0_13z = ~^ celloutsig_0_5z[11:0];
  assign celloutsig_0_14z = ~^ celloutsig_0_11z[2:0];
  assign celloutsig_0_22z = ~^ { celloutsig_0_6z[13:0], celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_6z = { in_data[10:6], celloutsig_0_2z, celloutsig_0_0z } >>> { celloutsig_0_5z[2:0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_19z = { celloutsig_1_4z[4:0], celloutsig_1_17z, celloutsig_1_10z } >>> { _03_[7], _00_, _03_[5:3], _01_, celloutsig_1_18z };
  assign celloutsig_0_9z = { celloutsig_0_6z[5:4], celloutsig_0_0z } >>> { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_32z = celloutsig_0_5z[13:7] - { celloutsig_0_20z[5:0], celloutsig_0_23z };
  assign celloutsig_0_7z = { in_data[12:8], celloutsig_0_1z } ~^ { celloutsig_0_0z[8:4], celloutsig_0_4z };
  assign celloutsig_0_24z = { celloutsig_0_20z[8:4], celloutsig_0_18z } ~^ { celloutsig_0_5z[5:2], celloutsig_0_17z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_5z = 14'h0000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_5z = in_data[42:29];
  always_latch
    if (!clkin_data[64]) celloutsig_0_20z = 10'h000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_20z = { celloutsig_0_0z[10:9], celloutsig_0_11z };
  assign { _03_[6], _03_[2] } = { _00_, _01_ };
  assign { out_data[128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
