{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717292023943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717292023943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  2 02:33:43 2024 " "Processing started: Sun Jun  2 02:33:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717292023943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292023943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off airfryer -c airfryer " "Command: quartus_map --read_settings_files=on --write_settings_files=off airfryer -c airfryer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292023943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717292024269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717292024269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temp_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_control-behavioral " "Found design unit 1: temp_control-behavioral" {  } { { "temp_control.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/temp_control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292031571 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_control " "Found entity 1: temp_control" {  } { { "temp_control.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/temp_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292031571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292031571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file time_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time_control-behavioral " "Found design unit 1: time_control-behavioral" {  } { { "time_control.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/time_control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292031572 ""} { "Info" "ISGN_ENTITY_NAME" "1 time_control " "Found entity 1: time_control" {  } { { "time_control.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/time_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292031572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292031572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine-Behavioral " "Found design unit 1: state_machine-Behavioral" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292031574 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292031574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292031574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "airfryer_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file airfryer_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 airfryer_controller-Behavioral " "Found design unit 1: airfryer_controller-Behavioral" {  } { { "airfryer_controller.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292031575 ""} { "Info" "ISGN_ENTITY_NAME" "1 airfryer_controller " "Found entity 1: airfryer_controller" {  } { { "airfryer_controller.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292031575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292031575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "airfryerprograms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file airfryerprograms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AirFryerPrograms-Behavioral " "Found design unit 1: AirFryerPrograms-Behavioral" {  } { { "AirFryerPrograms.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/AirFryerPrograms.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292031577 ""} { "Info" "ISGN_ENTITY_NAME" "1 AirFryerPrograms " "Found entity 1: AirFryerPrograms" {  } { { "AirFryerPrograms.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/AirFryerPrograms.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292031577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292031577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-Behavioral " "Found design unit 1: Debouncer-Behavioral" {  } { { "Debouncer.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/Debouncer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292031578 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/Debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292031578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292031578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intto7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file intto7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IntTo7SegDecoder-Behavioral " "Found design unit 1: IntTo7SegDecoder-Behavioral" {  } { { "IntTo7SegDecoder.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/IntTo7SegDecoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292031579 ""} { "Info" "ISGN_ENTITY_NAME" "1 IntTo7SegDecoder " "Found entity 1: IntTo7SegDecoder" {  } { { "IntTo7SegDecoder.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/IntTo7SegDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292031579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292031579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_prog.vhd 2 1 " "Found 2 design units, including 1 entities, in source file user_prog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 User_prog-behavioral " "Found design unit 1: User_prog-behavioral" {  } { { "User_prog.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/User_prog.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292031580 ""} { "Info" "ISGN_ENTITY_NAME" "1 User_prog " "Found entity 1: User_prog" {  } { { "User_prog.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/User_prog.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717292031580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292031580 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "airfryer_controller " "Elaborating entity \"airfryer_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717292031676 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Food_in airfryer_controller.vhd(22) " "Verilog HDL or VHDL warning at airfryer_controller.vhd(22): object \"Food_in\" assigned a value but never read" {  } { { "airfryer_controller.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717292031678 "|airfryer_controller"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[3..1\] airfryer_controller.vhd(10) " "Using initial value X (don't care) for net \"LEDG\[3..1\]\" at airfryer_controller.vhd(10)" {  } { { "airfryer_controller.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292031681 "|airfryer_controller"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[3\] airfryer_controller.vhd(11) " "Using initial value X (don't care) for net \"LEDR\[3\]\" at airfryer_controller.vhd(11)" {  } { { "airfryer_controller.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292031681 "|airfryer_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AirFryerPrograms AirFryerPrograms:AirFryerPrograms A:behavioral " "Elaborating entity \"AirFryerPrograms\" using architecture \"A:behavioral\" for hierarchy \"AirFryerPrograms:AirFryerPrograms\"" {  } { { "airfryer_controller.vhd" "AirFryerPrograms" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717292031689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "temp_control temp_control:temperature_control A:behavioral " "Elaborating entity \"temp_control\" using architecture \"A:behavioral\" for hierarchy \"temp_control:temperature_control\"" {  } { { "airfryer_controller.vhd" "temperature_control" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717292031691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "time_control time_control:time_control A:behavioral " "Elaborating entity \"time_control\" using architecture \"A:behavioral\" for hierarchy \"time_control:time_control\"" {  } { { "airfryer_controller.vhd" "time_control" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 64 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717292031695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "User_prog User_prog:USER_Prog A:behavioral " "Elaborating entity \"User_prog\" using architecture \"A:behavioral\" for hierarchy \"User_prog:USER_Prog\"" {  } { { "airfryer_controller.vhd" "USER_Prog" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717292031706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "state_machine state_machine:state_machine A:behavioral " "Elaborating entity \"state_machine\" using architecture \"A:behavioral\" for hierarchy \"state_machine:state_machine\"" {  } { { "airfryer_controller.vhd" "state_machine" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717292031708 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPEN_OVEN state_machine.vhd(70) " "VHDL Process Statement warning at state_machine.vhd(70): signal \"OPEN_OVEN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717292031709 "|airfryer_controller|state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPEN_OVEN state_machine.vhd(75) " "VHDL Process Statement warning at state_machine.vhd(75): signal \"OPEN_OVEN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717292031709 "|airfryer_controller|state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cookFinished state_machine.vhd(75) " "VHDL Process Statement warning at state_machine.vhd(75): signal \"cookFinished\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717292031709 "|airfryer_controller|state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preheatFinished state_machine.vhd(75) " "VHDL Process Statement warning at state_machine.vhd(75): signal \"preheatFinished\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717292031709 "|airfryer_controller|state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CURRENT_TEMP_COOK state_machine.vhd(77) " "VHDL Process Statement warning at state_machine.vhd(77): signal \"CURRENT_TEMP_COOK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717292031709 "|airfryer_controller|state_machine:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cookFinished state_machine.vhd(38) " "VHDL Process Statement warning at state_machine.vhd(38): inferring latch(es) for signal or variable \"cookFinished\", which holds its previous value in one or more paths through the process" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717292031710 "|airfryer_controller|state_machine:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "preheatFinished state_machine.vhd(38) " "VHDL Process Statement warning at state_machine.vhd(38): inferring latch(es) for signal or variable \"preheatFinished\", which holds its previous value in one or more paths through the process" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717292031710 "|airfryer_controller|state_machine:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preheatFinished state_machine.vhd(38) " "Inferred latch for \"preheatFinished\" at state_machine.vhd(38)" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292031710 "|airfryer_controller|state_machine:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cookFinished state_machine.vhd(38) " "Inferred latch for \"cookFinished\" at state_machine.vhd(38)" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292031710 "|airfryer_controller|state_machine:state_machine"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "preheatFinished state_machine.vhd(28) " "Can't resolve multiple constant drivers for net \"preheatFinished\" at state_machine.vhd(28)" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 28 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292031711 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "state_machine.vhd(38) " "Constant driver at state_machine.vhd(38)" {  } { { "state_machine.vhd" "" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/state_machine.vhd" 38 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292031711 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "state_machine:state_machine " "Can't elaborate user hierarchy \"state_machine:state_machine\"" {  } { { "airfryer_controller.vhd" "state_machine" { Text "C:/Users/andre/Documents/semestre2/LSD/PRATICA/Proj_final4/Proj_final/airfryer_controller.vhd" 93 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717292031712 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717292031853 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun  2 02:33:51 2024 " "Processing ended: Sun Jun  2 02:33:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717292031853 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717292031853 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717292031853 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292031853 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717292032484 ""}
