// Seed: 2272597943
module module_0 ();
  logic   id_1;
  integer id_2;
  ;
  assign module_1.id_25 = 0;
  logic id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output wand id_2,
    input supply0 id_3,
    input wire id_4,
    input wire id_5,
    input tri id_6
    , id_27,
    input supply0 id_7,
    input supply0 id_8,
    input wire id_9,
    input tri0 id_10,
    output wor id_11,
    input uwire id_12,
    input wire id_13,
    input uwire id_14,
    output uwire id_15,
    input tri1 id_16,
    input wor id_17,
    input supply0 id_18,
    input wand id_19,
    input tri id_20,
    input supply1 id_21,
    input uwire id_22,
    input wor id_23,
    output wor id_24
    , id_28,
    output wand id_25
);
  assign id_28 = -1'h0;
  parameter id_29 = 1;
  logic id_30;
  and primCall (
      id_0,
      id_1,
      id_10,
      id_12,
      id_13,
      id_14,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_27,
      id_28,
      id_29,
      id_3,
      id_30,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9
  );
  module_0 modCall_1 ();
endmodule
