TimeQuest Timing Analyzer report for ts7300_top
Thu Mar  6 12:52:44 2014
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clkgencore|altpll_component|pll|clk[1]'
 12. Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 13. Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 14. Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 15. Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 16. Slow Model Setup: 'bd_oe_pad'
 17. Slow Model Setup: 'start_cycle_pad'
 18. Slow Model Hold: 'clkgencore|altpll_component|pll|clk[1]'
 19. Slow Model Hold: 'start_cycle_pad'
 20. Slow Model Hold: 'bd_oe_pad'
 21. Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 22. Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 23. Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 24. Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 25. Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 26. Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 27. Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 28. Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 29. Slow Model Recovery: 'ep93xx_end_q'
 30. Slow Model Recovery: 'start_cycle_pad'
 31. Slow Model Recovery: 'bd_oe_pad'
 32. Slow Model Recovery: 'clkgencore|altpll_component|pll|clk[1]'
 33. Slow Model Removal: 'bd_oe_pad'
 34. Slow Model Removal: 'start_cycle_pad'
 35. Slow Model Removal: 'clkgencore|altpll_component|pll|clk[1]'
 36. Slow Model Removal: 'ep93xx_end_q'
 37. Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 38. Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 39. Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 40. Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 41. Slow Model Minimum Pulse Width: 'start_cycle_pad'
 42. Slow Model Minimum Pulse Width: 'bd_oe_pad'
 43. Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 44. Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 45. Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 46. Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 47. Slow Model Minimum Pulse Width: 'ep93xx_end_q'
 48. Slow Model Minimum Pulse Width: 'clkgencore|altpll_component|pll|clk[1]'
 49. Slow Model Minimum Pulse Width: 'clk_25mhz_pad'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Output Enable Times
 55. Minimum Output Enable Times
 56. Output Disable Times
 57. Minimum Output Disable Times
 58. Fast Model Setup Summary
 59. Fast Model Hold Summary
 60. Fast Model Recovery Summary
 61. Fast Model Removal Summary
 62. Fast Model Minimum Pulse Width Summary
 63. Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 64. Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 65. Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 66. Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 67. Fast Model Setup: 'clkgencore|altpll_component|pll|clk[1]'
 68. Fast Model Setup: 'bd_oe_pad'
 69. Fast Model Setup: 'start_cycle_pad'
 70. Fast Model Hold: 'clkgencore|altpll_component|pll|clk[1]'
 71. Fast Model Hold: 'start_cycle_pad'
 72. Fast Model Hold: 'bd_oe_pad'
 73. Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 74. Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 75. Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 76. Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 77. Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 78. Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 79. Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 80. Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 81. Fast Model Recovery: 'ep93xx_end_q'
 82. Fast Model Recovery: 'start_cycle_pad'
 83. Fast Model Recovery: 'bd_oe_pad'
 84. Fast Model Recovery: 'clkgencore|altpll_component|pll|clk[1]'
 85. Fast Model Removal: 'bd_oe_pad'
 86. Fast Model Removal: 'start_cycle_pad'
 87. Fast Model Removal: 'clkgencore|altpll_component|pll|clk[1]'
 88. Fast Model Removal: 'ep93xx_end_q'
 89. Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 90. Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 91. Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 92. Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 93. Fast Model Minimum Pulse Width: 'start_cycle_pad'
 94. Fast Model Minimum Pulse Width: 'bd_oe_pad'
 95. Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 96. Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 97. Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 98. Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 99. Fast Model Minimum Pulse Width: 'ep93xx_end_q'
100. Fast Model Minimum Pulse Width: 'clkgencore|altpll_component|pll|clk[1]'
101. Fast Model Minimum Pulse Width: 'clk_25mhz_pad'
102. Setup Times
103. Hold Times
104. Clock to Output Times
105. Minimum Clock to Output Times
106. Output Enable Times
107. Minimum Output Enable Times
108. Output Disable Times
109. Minimum Output Disable Times
110. Multicorner Timing Analysis Summary
111. Setup Times
112. Hold Times
113. Clock to Output Times
114. Minimum Clock to Output Times
115. Setup Transfers
116. Hold Transfers
117. Recovery Transfers
118. Removal Transfers
119. Report TCCS
120. Report RSKM
121. Unconstrained Paths
122. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; ts7300_top                                                      ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C8Q208C8                                                     ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------+-------------------------------------------------+
; Clock Name                                  ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master        ; Source                                   ; Targets                                         ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------+-------------------------------------------------+
; bd_oe_pad                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { bd_oe_pad }                                   ;
; clk_25mhz_pad                               ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { clk_25mhz_pad }                               ;
; clkgencore|altpll_component|pll|clk[1]      ; Generated ; 13.333 ; 75.0 MHz   ; 0.000 ; 6.666  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; clk_25mhz_pad ; clkgencore|altpll_component|pll|inclk[0] ; { clkgencore|altpll_component|pll|clk[1] }      ;
; ep93xx_end_q                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { ep93xx_end_q }                                ;
; start_cycle_pad                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { start_cycle_pad }                             ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { ts7300_usercore:usercore|pwm:PWM_1|slow_clk } ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { ts7300_usercore:usercore|pwm:PWM_2|slow_clk } ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { ts7300_usercore:usercore|pwm:PWM_3|slow_clk } ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { ts7300_usercore:usercore|pwm:PWM_4|slow_clk } ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                     ;
+-------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                  ; Note                                                          ;
+-------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
; 133.44 MHz  ; 133.44 MHz      ; clkgencore|altpll_component|pll|clk[1]      ;                                                               ;
; 247.4 MHz   ; 247.4 MHz       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;                                                               ;
; 286.12 MHz  ; 286.12 MHz      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;                                                               ;
; 297.09 MHz  ; 297.09 MHz      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;                                                               ;
; 300.39 MHz  ; 300.39 MHz      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;                                                               ;
; 496.03 MHz  ; 340.02 MHz      ; bd_oe_pad                                   ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1307.19 MHz ; 340.02 MHz      ; start_cycle_pad                             ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow Model Setup Summary                                             ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clkgencore|altpll_component|pll|clk[1]      ; -6.583 ; -926.908      ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -5.336 ; -31.968       ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -5.289 ; -34.801       ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -5.241 ; -31.857       ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -4.778 ; -25.866       ;
; bd_oe_pad                                   ; -0.816 ; -1.324        ;
; start_cycle_pad                             ; 0.235  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow Model Hold Summary                                              ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clkgencore|altpll_component|pll|clk[1]      ; -3.588 ; -16.339       ;
; start_cycle_pad                             ; 0.095  ; 0.000         ;
; bd_oe_pad                                   ; 0.499  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.499  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.499  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.499  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.499  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow Model Recovery Summary                                          ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -3.758 ; -3.758        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -3.725 ; -3.725        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -3.424 ; -3.424        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -2.405 ; -2.405        ;
; ep93xx_end_q                                ; -1.453 ; -1.453        ;
; start_cycle_pad                             ; 1.331  ; 0.000         ;
; bd_oe_pad                                   ; 1.363  ; 0.000         ;
; clkgencore|altpll_component|pll|clk[1]      ; 8.775  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow Model Removal Summary                                           ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; bd_oe_pad                                   ; -1.129 ; -2.258        ;
; start_cycle_pad                             ; -1.097 ; -1.097        ;
; clkgencore|altpll_component|pll|clk[1]      ; 1.361  ; 0.000         ;
; ep93xx_end_q                                ; 1.687  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 2.140  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.159  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.460  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.493  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; start_cycle_pad                             ; -1.941 ; -39.041       ;
; bd_oe_pad                                   ; -1.941 ; -4.909        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -0.742 ; -13.356       ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -0.742 ; -13.356       ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -0.742 ; -13.356       ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -0.742 ; -13.356       ;
; ep93xx_end_q                                ; -0.742 ; -1.484        ;
; clkgencore|altpll_component|pll|clk[1]      ; 5.424  ; 0.000         ;
; clk_25mhz_pad                               ; 20.000 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                              ;
+--------+--------------------+---------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                               ; Launch Clock    ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+---------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+
; -6.583 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.978      ; 7.602      ;
; -6.582 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.978      ; 7.601      ;
; -6.580 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.978      ; 7.599      ;
; -6.546 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.566      ;
; -6.545 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.565      ;
; -6.543 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.563      ;
; -6.530 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.991      ; 7.562      ;
; -6.521 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.541      ;
; -6.520 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.540      ;
; -6.518 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.538      ;
; -6.501 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.521      ;
; -6.500 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.520      ;
; -6.498 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.518      ;
; -6.493 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.526      ;
; -6.492 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.512      ;
; -6.491 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.511      ;
; -6.489 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.509      ;
; -6.478 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.991      ; 7.510      ;
; -6.477 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[13] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.991      ; 7.509      ;
; -6.477 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.991      ; 7.509      ;
; -6.476 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.503      ;
; -6.476 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.503      ;
; -6.475 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.502      ;
; -6.468 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.501      ;
; -6.463 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.978      ; 7.482      ;
; -6.462 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.978      ; 7.481      ;
; -6.460 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.969      ; 7.470      ;
; -6.460 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.978      ; 7.479      ;
; -6.448 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.481      ;
; -6.441 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.474      ;
; -6.440 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[13] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.473      ;
; -6.440 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.473      ;
; -6.439 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.467      ;
; -6.439 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.467      ;
; -6.439 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.472      ;
; -6.438 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.466      ;
; -6.423 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.970      ; 7.434      ;
; -6.416 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.449      ;
; -6.415 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[13] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.448      ;
; -6.415 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.448      ;
; -6.414 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.442      ;
; -6.414 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.442      ;
; -6.413 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.441      ;
; -6.410 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.991      ; 7.442      ;
; -6.398 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.970      ; 7.409      ;
; -6.396 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.429      ;
; -6.395 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[13] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.428      ;
; -6.395 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.428      ;
; -6.394 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.422      ;
; -6.394 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.422      ;
; -6.393 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.421      ;
; -6.387 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.420      ;
; -6.386 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[13] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.419      ;
; -6.386 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.419      ;
; -6.385 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.413      ;
; -6.385 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.413      ;
; -6.384 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.412      ;
; -6.378 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.970      ; 7.389      ;
; -6.369 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.970      ; 7.380      ;
; -6.358 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.991      ; 7.390      ;
; -6.357 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[13] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.991      ; 7.389      ;
; -6.357 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.991      ; 7.389      ;
; -6.356 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.383      ;
; -6.356 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.383      ;
; -6.355 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.382      ;
; -6.340 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.969      ; 7.350      ;
; -6.326 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.978      ; 7.345      ;
; -6.325 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.978      ; 7.344      ;
; -6.324 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.969      ; 7.334      ;
; -6.323 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.978      ; 7.342      ;
; -6.312 ; ep93xx_address[23] ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.981      ; 7.334      ;
; -6.307 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.327      ;
; -6.306 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.326      ;
; -6.304 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.324      ;
; -6.287 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.970      ; 7.298      ;
; -6.273 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.991      ; 7.305      ;
; -6.262 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.970      ; 7.273      ;
; -6.254 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.287      ;
; -6.242 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.970      ; 7.253      ;
; -6.233 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.970      ; 7.244      ;
; -6.221 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.991      ; 7.253      ;
; -6.220 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[13] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.991      ; 7.252      ;
; -6.220 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.991      ; 7.252      ;
; -6.219 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.246      ;
; -6.219 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.246      ;
; -6.218 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.245      ;
; -6.214 ; ep93xx_address[21] ; ts7300_usercore:usercore|dummyreg[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.234      ;
; -6.213 ; ep93xx_address[21] ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.233      ;
; -6.211 ; ep93xx_address[21] ; ts7300_usercore:usercore|dummyreg[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.979      ; 7.231      ;
; -6.204 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.969      ; 7.214      ;
; -6.203 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.969      ; 7.213      ;
; -6.202 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.235      ;
; -6.201 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[13] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.234      ;
; -6.201 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.234      ;
; -6.200 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.228      ;
; -6.200 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.228      ;
; -6.199 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.227      ;
; -6.184 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.970      ; 7.195      ;
; -6.161 ; ep93xx_address[21] ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.194      ;
; -6.158 ; ep93xx_address[23] ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.972      ; 7.171      ;
+--------+--------------------+---------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -5.336 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.479     ; 3.898      ;
; -4.995 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.472     ; 3.564      ;
; -4.954 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.481     ; 3.514      ;
; -4.728 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.472     ; 3.297      ;
; -4.640 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.479     ; 3.202      ;
; -4.404 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.481     ; 2.964      ;
; -4.182 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.481     ; 2.742      ;
; -3.736 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.479     ; 2.298      ;
; -3.329 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.472     ; 1.898      ;
; -3.329 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.472     ; 1.898      ;
; -3.329 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.472     ; 1.898      ;
; -3.329 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.472     ; 1.898      ;
; -3.329 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.472     ; 1.898      ;
; -3.329 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.472     ; 1.898      ;
; -3.329 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.472     ; 1.898      ;
; -3.329 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.472     ; 1.898      ;
; -3.319 ; ts7300_usercore:usercore|PWM_enable_C                ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.479     ; 1.881      ;
; -2.495 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 3.535      ;
; -2.419 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 3.459      ;
; -2.272 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 3.312      ;
; -2.217 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 3.257      ;
; -2.041 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 3.081      ;
; -1.966 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 3.006      ;
; -1.835 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.875      ;
; -1.700 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.740      ;
; -1.614 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.654      ;
; -1.528 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.568      ;
; -1.442 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.482      ;
; -1.356 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.396      ;
; -1.341 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.381      ;
; -1.332 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.372      ;
; -1.270 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.310      ;
; -1.264 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.304      ;
; -1.255 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.295      ;
; -1.179 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.219      ;
; -1.178 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.218      ;
; -1.169 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.209      ;
; -1.139 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.179      ;
; -1.093 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.133      ;
; -1.092 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.132      ;
; -1.083 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.123      ;
; -1.053 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.093      ;
; -1.008 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.048      ;
; -1.007 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.047      ;
; -1.006 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.046      ;
; -0.997 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.037      ;
; -0.967 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.007      ;
; -0.967 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.007      ;
; -0.922 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.962      ;
; -0.921 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.961      ;
; -0.920 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.960      ;
; -0.911 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.951      ;
; -0.793 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.833      ;
; -0.736 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.776      ;
; -0.487 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.527      ;
; -0.487 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.527      ;
; -0.443 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.483      ;
; -0.442 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.482      ;
; -0.441 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.481      ;
; -0.433 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.473      ;
; 0.235  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.805      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -5.289 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.472     ; 3.858      ;
; -5.243 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.472     ; 3.812      ;
; -5.087 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.472     ; 3.656      ;
; -4.915 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.472     ; 3.484      ;
; -4.780 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.472     ; 3.349      ;
; -4.744 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.472     ; 3.313      ;
; -4.603 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.472     ; 3.172      ;
; -4.125 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.472     ; 2.694      ;
; -3.689 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.492     ; 2.238      ;
; -3.689 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.492     ; 2.238      ;
; -3.689 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.492     ; 2.238      ;
; -3.689 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.492     ; 2.238      ;
; -3.689 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.492     ; 2.238      ;
; -3.689 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.492     ; 2.238      ;
; -3.689 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.492     ; 2.238      ;
; -3.689 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.492     ; 2.238      ;
; -3.325 ; ts7300_usercore:usercore|PWM_enable_A                ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.484     ; 1.882      ;
; -3.042 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.009      ; 4.091      ;
; -2.561 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.009      ; 3.610      ;
; -2.480 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.009      ; 3.529      ;
; -2.403 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.009      ; 3.452      ;
; -2.371 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.009      ; 3.420      ;
; -2.230 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.009      ; 3.279      ;
; -2.198 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.009      ; 3.247      ;
; -1.630 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.670      ;
; -1.544 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.584      ;
; -1.458 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.498      ;
; -1.372 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.412      ;
; -1.341 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.381      ;
; -1.286 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.326      ;
; -1.259 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.299      ;
; -1.255 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.295      ;
; -1.245 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.009      ; 2.294      ;
; -1.200 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.240      ;
; -1.184 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.224      ;
; -1.173 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.213      ;
; -1.169 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.209      ;
; -1.152 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.192      ;
; -1.098 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.138      ;
; -1.087 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.127      ;
; -1.083 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.123      ;
; -1.066 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.106      ;
; -1.013 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.053      ;
; -1.012 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.052      ;
; -1.001 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.041      ;
; -0.997 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.037      ;
; -0.981 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.021      ;
; -0.980 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.020      ;
; -0.927 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.967      ;
; -0.926 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.966      ;
; -0.915 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.955      ;
; -0.911 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.951      ;
; -0.723 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.763      ;
; -0.501 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.541      ;
; -0.500 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.540      ;
; -0.448 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.488      ;
; -0.447 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.487      ;
; -0.436 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.476      ;
; -0.433 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.473      ;
; -0.029 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.069      ;
; 0.235  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.805      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -5.241 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.483     ; 3.799      ;
; -5.010 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.474     ; 3.577      ;
; -4.944 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.483     ; 3.502      ;
; -4.867 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.483     ; 3.425      ;
; -4.762 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.474     ; 3.329      ;
; -4.684 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.481     ; 3.244      ;
; -4.646 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.481     ; 3.206      ;
; -3.327 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.472     ; 1.896      ;
; -3.327 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.472     ; 1.896      ;
; -3.327 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.472     ; 1.896      ;
; -3.327 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.472     ; 1.896      ;
; -3.327 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.472     ; 1.896      ;
; -3.327 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.472     ; 1.896      ;
; -3.327 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.472     ; 1.896      ;
; -3.327 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.472     ; 1.896      ;
; -3.075 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.481     ; 1.635      ;
; -2.801 ; ts7300_usercore:usercore|PWM_enable_D                ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.481     ; 1.361      ;
; -2.329 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.002     ; 3.367      ;
; -2.285 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.002     ; 3.323      ;
; -2.248 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.002     ; 3.286      ;
; -2.189 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.002     ; 3.227      ;
; -2.058 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.002     ; 3.096      ;
; -1.970 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.002     ; 3.008      ;
; -1.800 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.002     ; 2.838      ;
; -1.724 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.764      ;
; -1.638 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.678      ;
; -1.552 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.592      ;
; -1.466 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.506      ;
; -1.462 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.502      ;
; -1.380 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.420      ;
; -1.376 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.416      ;
; -1.334 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.002     ; 2.372      ;
; -1.315 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.355      ;
; -1.294 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.334      ;
; -1.290 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.330      ;
; -1.229 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.269      ;
; -1.204 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.244      ;
; -1.179 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.219      ;
; -1.143 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.183      ;
; -1.143 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.183      ;
; -1.118 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.158      ;
; -1.093 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.133      ;
; -1.057 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.097      ;
; -1.057 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.097      ;
; -1.032 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.072      ;
; -1.008 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.048      ;
; -1.007 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.047      ;
; -0.972 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.012      ;
; -0.971 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.011      ;
; -0.971 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.011      ;
; -0.922 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.962      ;
; -0.921 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.961      ;
; -0.703 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.743      ;
; -0.492 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.532      ;
; -0.491 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.531      ;
; -0.491 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.531      ;
; -0.444 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.484      ;
; -0.443 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.483      ;
; -0.442 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.482      ;
; -0.007 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.047      ;
; 0.235  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.805      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -4.778 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.788     ; 4.031      ;
; -4.652 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.788     ; 3.905      ;
; -4.500 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.786     ; 3.755      ;
; -4.178 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.788     ; 3.431      ;
; -3.990 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.786     ; 3.245      ;
; -3.927 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.779     ; 3.189      ;
; -3.411 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.779     ; 2.673      ;
; -3.112 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.786     ; 2.367      ;
; -2.636 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.781     ; 1.896      ;
; -2.636 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.781     ; 1.896      ;
; -2.636 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.781     ; 1.896      ;
; -2.636 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.781     ; 1.896      ;
; -2.636 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.781     ; 1.896      ;
; -2.636 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.781     ; 1.896      ;
; -2.636 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.781     ; 1.896      ;
; -2.636 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.781     ; 1.896      ;
; -2.366 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.002      ; 3.408      ;
; -2.342 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.002      ; 3.384      ;
; -2.263 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.002      ; 3.305      ;
; -2.220 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.002      ; 3.262      ;
; -2.171 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.002      ; 3.213      ;
; -2.122 ; ts7300_usercore:usercore|PWM_enable_B                ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.779     ; 1.384      ;
; -2.029 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.002      ; 3.071      ;
; -1.829 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.002      ; 2.871      ;
; -1.396 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.436      ;
; -1.346 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.386      ;
; -1.315 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.002      ; 2.357      ;
; -1.310 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.350      ;
; -1.260 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.300      ;
; -1.255 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.295      ;
; -1.224 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.264      ;
; -1.175 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.215      ;
; -1.174 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.214      ;
; -1.169 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.209      ;
; -1.144 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.184      ;
; -1.138 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.178      ;
; -1.089 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.129      ;
; -1.088 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.128      ;
; -1.083 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.123      ;
; -1.058 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.098      ;
; -1.052 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.092      ;
; -1.003 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.043      ;
; -1.003 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.043      ;
; -1.002 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.042      ;
; -0.997 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.037      ;
; -0.972 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.012      ;
; -0.972 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.012      ;
; -0.966 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.006      ;
; -0.917 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.957      ;
; -0.917 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.957      ;
; -0.916 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.956      ;
; -0.911 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.951      ;
; -0.492 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.532      ;
; -0.492 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.532      ;
; -0.489 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.529      ;
; -0.438 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.478      ;
; -0.438 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.478      ;
; -0.438 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.478      ;
; -0.432 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.472      ;
; -0.019 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.059      ;
; 0.235  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.805      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'bd_oe_pad'                                                                                         ;
+--------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node       ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; -0.816 ; start_cycle_posedge ; bd_oe_negedge ; start_cycle_pad ; bd_oe_pad   ; 0.500        ; 0.001      ; 1.357      ;
; -0.508 ; bd_oe_negedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 0.500        ; 0.000      ; 1.048      ;
; 0.235  ; bd_oe_posedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 1.000        ; 0.000      ; 0.805      ;
; 0.235  ; bd_oe_negedge       ; bd_oe_negedge ; bd_oe_pad       ; bd_oe_pad   ; 1.000        ; 0.000      ; 0.805      ;
+--------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'start_cycle_pad'                                                                                            ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; 0.235 ; start_cycle_posedge ; start_cycle_posedge ; start_cycle_pad ; start_cycle_pad ; 1.000        ; 0.000      ; 0.805      ;
; 0.639 ; start_cycle_negedge ; start_cycle_posedge ; ep93xx_end_q    ; start_cycle_pad ; 1.000        ; 1.745      ; 2.146      ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                                    ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+
; -3.588 ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.783      ; 0.805      ;
; -3.588 ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.783      ; 0.805      ;
; -3.588 ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.783      ; 0.805      ;
; -3.588 ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.783      ; 0.805      ;
; -3.588 ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.783      ; 0.805      ;
; -3.588 ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.783      ; 0.805      ;
; -3.581 ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.776      ; 0.805      ;
; -3.581 ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.776      ; 0.805      ;
; -1.994 ; start_cycle_negedge                              ; start_cycle_negedge_q                            ; ep93xx_end_q                                ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.734      ; 1.046      ;
; 0.091  ; start_cycle_posedge                              ; start_cycle_posedge_q                            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.971      ; 1.368      ;
; 0.099  ; bd_oe_negedge                                    ; bd_oe_negedge_q                                  ; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.970      ; 1.375      ;
; 0.108  ; ep93xx_address[1]                                ; epwbm_done                                       ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.971      ; 1.385      ;
; 0.112  ; ep93xx_address[1]                                ; epwbm_done32                                     ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.971      ; 1.389      ;
; 0.499  ; ep93xx_end                                       ; ep93xx_end                                       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; ts7300_usercore:usercore|PWM_enable_D            ; ts7300_usercore:usercore|PWM_enable_D            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; ts7300_usercore:usercore|PWM_enable_B            ; ts7300_usercore:usercore|PWM_enable_B            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; ts7300_usercore:usercore|PWM_enable_C            ; ts7300_usercore:usercore|PWM_enable_C            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; ts7300_usercore:usercore|PWM_enable_A            ; ts7300_usercore:usercore|PWM_enable_A            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; epwbm_done32                                     ; epwbm_done32                                     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; epwbm_done                                       ; epwbm_done                                       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; epwbm_stb_o                                      ; epwbm_stb_o                                      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; ts7300_usercore:usercore|PWM_not_reset           ; ts7300_usercore:usercore|PWM_not_reset           ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.661  ; bd_oe_posedge                                    ; ep93xx_end                                       ; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.970      ; 1.937      ;
; 0.716  ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[1]             ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 1.482      ; 2.504      ;
; 0.741  ; ts7300_usercore:usercore|dummyreg[8]             ; ep93xx_dat_latch[8]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.047      ;
; 0.753  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[15] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[15] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.059      ;
; 0.770  ; ep93xx_end                                       ; epwbm_stb_o                                      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.076      ;
; 0.907  ; epwbm_dat_o[6]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[6]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.213      ;
; 0.913  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[9]   ; ep93xx_dat_latch[9]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.219      ;
; 0.959  ; epwbm_dat_o[2]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[2]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.266      ;
; 1.045  ; epwbm_dat_o[3]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[3]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.352      ;
; 1.051  ; epwbm_dat_o[11]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[11]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.358      ;
; 1.052  ; ts7300_usercore:usercore|dummyreg[15]            ; ep93xx_dat_latch[15]                             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.357      ;
; 1.056  ; epwbm_dat_o[4]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[4]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.363      ;
; 1.056  ; ts7300_usercore:usercore|dio2_enable[11]         ; ts7300_usercore:usercore|dummyreg[11]            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.362      ;
; 1.064  ; ts7300_usercore:usercore|dio2_enable[0]          ; ts7300_usercore:usercore|dummyreg[0]             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.370      ;
; 1.067  ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[2]             ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 1.484      ; 2.857      ;
; 1.075  ; epwbm_we_o                                       ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[6]   ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.970      ; 2.351      ;
; 1.080  ; ep93xx_end                                       ; bd_oe_negedge_q                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.386      ;
; 1.080  ; ep93xx_address1_q                                ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[6]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.386      ;
; 1.083  ; ep93xx_end                                       ; start_cycle_posedge_q                            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.389      ;
; 1.119  ; ep93xx_end                                       ; epwbm_done32                                     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.425      ;
; 1.166  ; ts7300_usercore:usercore|dummyreg[4]             ; ep93xx_dat_latch[4]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.472      ;
; 1.167  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.473      ;
; 1.175  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.481      ;
; 1.176  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.482      ;
; 1.177  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[7]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[7]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[11] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[11] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[13] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[13] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.195  ; ts7300_usercore:usercore|dio2_enable[9]          ; ts7300_usercore:usercore|dummyreg[9]             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.501      ;
; 1.225  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[8]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[8]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[10] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[10] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.531      ;
; 1.226  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[6]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[6]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[12] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[12] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.532      ;
; 1.239  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[8]   ; ep93xx_dat_latch[8]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.546      ;
; 1.384  ; ep93xx_end                                       ; ep93xx_end_q                                     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 1.708      ;
; 1.387  ; ts7300_usercore:usercore|dummyreg[10]            ; ep93xx_dat_latch[10]                             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.691      ;
; 1.446  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[7]   ; ts7300_usercore:usercore|DUTY_CYCLEA[7]          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.786      ;
; 1.448  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[3]   ; ts7300_usercore:usercore|DUTY_CYCLEB[3]          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.794      ;
; 1.450  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[4]   ; ts7300_usercore:usercore|vga_enable[4]           ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.791      ;
; 1.451  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[3]   ; ts7300_usercore:usercore|vga_enable[3]           ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.792      ;
; 1.459  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[3]   ; ts7300_usercore:usercore|dio2_enable[3]          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 1.801      ;
; 1.461  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[5]   ; ts7300_usercore:usercore|DUTY_CYCLEB[5]          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.807      ;
; 1.471  ; epwbm_dat_o[0]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[0]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.778      ;
; 1.473  ; epwbm_dat_o[5]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[5]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.761      ;
; 1.476  ; epwbm_dat_o[9]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[9]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.783      ;
; 1.478  ; epwbm_dat_o[7]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[7]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.785      ;
; 1.482  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[11]  ; ts7300_usercore:usercore|vga_enable[11]          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.823      ;
; 1.484  ; ts7300_usercore:usercore|dio2_enable[13]         ; ts7300_usercore:usercore|dummyreg[13]            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.790      ;
; 1.488  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[2]   ; ep93xx_dat_latch[2]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.795      ;
; 1.491  ; ts7300_usercore:usercore|DUTY_CYCLEC[14]         ; ts7300_usercore:usercore|dummyreg[14]            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.796      ;
; 1.492  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[3]   ; ep93xx_dat_latch[3]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.799      ;
; 1.495  ; ts7300_usercore:usercore|DUTY_CYCLED[5]          ; ts7300_usercore:usercore|dummyreg[5]             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.800      ;
; 1.502  ; ts7300_usercore:usercore|dio2_enable[14]         ; ts7300_usercore:usercore|dummyreg[14]            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.808      ;
; 1.512  ; ts7300_usercore:usercore|dummyreg[7]             ; ep93xx_dat_latch[7]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.040     ; 1.778      ;
; 1.518  ; ts7300_usercore:usercore|dummyreg[9]             ; ep93xx_dat_latch[9]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.036     ; 1.788      ;
; 1.522  ; ep93xx_address[3]                                ; ts7300_usercore:usercore|PWM_enable_A            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.972      ; 2.800      ;
; 1.527  ; epwbm_dat_o[1]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[1]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 1.815      ;
; 1.530  ; epwbm_dat_o[15]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[15]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.837      ;
; 1.533  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[1]   ; ep93xx_dat_latch[1]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.840      ;
; 1.536  ; ts7300_usercore:usercore|DUTY_CYCLEB[15]         ; ts7300_usercore:usercore|dummyreg[15]            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.842      ;
; 1.541  ; ts7300_usercore:usercore|dio2_enable[12]         ; ts7300_usercore:usercore|dummyreg[12]            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.847      ;
; 1.545  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[13]  ; ep93xx_dat_latch[13]                             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.852      ;
; 1.555  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[0]   ; ep93xx_dat_latch[0]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.862      ;
; 1.578  ; epwbm_dat_o[10]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[10]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.885      ;
; 1.584  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[5]   ; ep93xx_dat_latch[5]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.891      ;
; 1.585  ; ep93xx_address[3]                                ; ts7300_usercore:usercore|dummyreg[31]            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.971      ; 2.862      ;
; 1.613  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[10]  ; ts7300_usercore:usercore|vga_enable[10]          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.954      ;
; 1.614  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[12]  ; ts7300_usercore:usercore|vga_enable[12]          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.955      ;
; 1.615  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[12]  ; ts7300_usercore:usercore|dio2_enable[12]         ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.041      ; 1.962      ;
; 1.615  ; epwbm_done32                                     ; epwbm_done                                       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.921      ;
; 1.620  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[5]   ; ts7300_usercore:usercore|dio2_reg[5]             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.961      ;
; 1.620  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[5]   ; ts7300_usercore:usercore|vga_enable[5]           ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.961      ;
; 1.622  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[8]   ; ts7300_usercore:usercore|dio2_enable[8]          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.041      ; 1.969      ;
; 1.625  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[4]   ; ts7300_usercore:usercore|dio2_enable[4]          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.041      ; 1.972      ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'start_cycle_pad'                                                                                             ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; 0.095 ; start_cycle_negedge ; start_cycle_posedge ; ep93xx_end_q    ; start_cycle_pad ; 0.000        ; 1.745      ; 2.146      ;
; 0.499 ; start_cycle_posedge ; start_cycle_posedge ; start_cycle_pad ; start_cycle_pad ; 0.000        ; 0.000      ; 0.805      ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'bd_oe_pad'                                                                                         ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node       ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; 0.499 ; bd_oe_posedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bd_oe_negedge       ; bd_oe_negedge ; bd_oe_pad       ; bd_oe_pad   ; 0.000        ; 0.000      ; 0.805      ;
; 1.242 ; bd_oe_negedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; -0.500       ; 0.000      ; 1.048      ;
; 1.550 ; start_cycle_posedge ; bd_oe_negedge ; start_cycle_pad ; bd_oe_pad   ; -0.500       ; 0.001      ; 1.357      ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.499 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.763 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.069      ;
; 1.167 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.473      ;
; 1.170 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.476      ;
; 1.181 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.487      ;
; 1.182 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.488      ;
; 1.234 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.540      ;
; 1.235 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.541      ;
; 1.457 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.763      ;
; 1.645 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.951      ;
; 1.649 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.955      ;
; 1.660 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.966      ;
; 1.661 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.967      ;
; 1.714 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.020      ;
; 1.715 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.021      ;
; 1.731 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.037      ;
; 1.735 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.041      ;
; 1.746 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.052      ;
; 1.747 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.053      ;
; 1.800 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.106      ;
; 1.817 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.123      ;
; 1.821 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.127      ;
; 1.832 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.138      ;
; 1.886 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.192      ;
; 1.903 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.209      ;
; 1.907 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.213      ;
; 1.918 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.224      ;
; 1.934 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.240      ;
; 1.979 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.009      ; 2.294      ;
; 1.989 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.295      ;
; 1.993 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.299      ;
; 2.020 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.326      ;
; 2.075 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.381      ;
; 2.106 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.412      ;
; 2.192 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.498      ;
; 2.278 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.584      ;
; 2.364 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.670      ;
; 2.932 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.009      ; 3.247      ;
; 2.964 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.009      ; 3.279      ;
; 3.060 ; ts7300_usercore:usercore|PWM_enable_A                ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.484     ; 1.882      ;
; 3.105 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.009      ; 3.420      ;
; 3.137 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.009      ; 3.452      ;
; 3.214 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.009      ; 3.529      ;
; 3.295 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.009      ; 3.610      ;
; 3.424 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.492     ; 2.238      ;
; 3.424 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.492     ; 2.238      ;
; 3.424 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.492     ; 2.238      ;
; 3.424 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.492     ; 2.238      ;
; 3.424 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.492     ; 2.238      ;
; 3.424 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.492     ; 2.238      ;
; 3.424 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.492     ; 2.238      ;
; 3.424 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.492     ; 2.238      ;
; 3.776 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.009      ; 4.091      ;
; 3.860 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.472     ; 2.694      ;
; 4.338 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.472     ; 3.172      ;
; 4.479 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.472     ; 3.313      ;
; 4.515 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.472     ; 3.349      ;
; 4.650 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.472     ; 3.484      ;
; 4.822 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.472     ; 3.656      ;
; 4.978 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.472     ; 3.812      ;
; 5.024 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.472     ; 3.858      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.499 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.753 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.059      ;
; 1.166 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.472      ;
; 1.172 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.478      ;
; 1.223 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.529      ;
; 1.226 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.532      ;
; 1.645 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.951      ;
; 1.650 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.956      ;
; 1.651 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.957      ;
; 1.651 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.957      ;
; 1.700 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.006      ;
; 1.706 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.012      ;
; 1.731 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.037      ;
; 1.736 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.042      ;
; 1.737 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.043      ;
; 1.737 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.043      ;
; 1.786 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.092      ;
; 1.792 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.098      ;
; 1.817 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.123      ;
; 1.822 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.128      ;
; 1.823 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.129      ;
; 1.857 ; ts7300_usercore:usercore|PWM_enable_B                ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.779     ; 1.384      ;
; 1.872 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.178      ;
; 1.878 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.184      ;
; 1.903 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.209      ;
; 1.908 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.214      ;
; 1.909 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.215      ;
; 1.958 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.264      ;
; 1.989 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.295      ;
; 1.994 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.300      ;
; 2.044 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.350      ;
; 2.049 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.002      ; 2.357      ;
; 2.080 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.386      ;
; 2.130 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.436      ;
; 2.371 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.781     ; 1.896      ;
; 2.371 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.781     ; 1.896      ;
; 2.371 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.781     ; 1.896      ;
; 2.371 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.781     ; 1.896      ;
; 2.371 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.781     ; 1.896      ;
; 2.371 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.781     ; 1.896      ;
; 2.371 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.781     ; 1.896      ;
; 2.371 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.781     ; 1.896      ;
; 2.563 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.002      ; 2.871      ;
; 2.763 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.002      ; 3.071      ;
; 2.847 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.786     ; 2.367      ;
; 2.905 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.002      ; 3.213      ;
; 2.954 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.002      ; 3.262      ;
; 2.997 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.002      ; 3.305      ;
; 3.076 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.002      ; 3.384      ;
; 3.100 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.002      ; 3.408      ;
; 3.146 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.779     ; 2.673      ;
; 3.662 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.779     ; 3.189      ;
; 3.725 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.786     ; 3.245      ;
; 3.913 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.788     ; 3.431      ;
; 4.235 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.786     ; 3.755      ;
; 4.387 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.788     ; 3.905      ;
; 4.513 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.788     ; 4.031      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.499 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.805      ;
; 1.167 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.473      ;
; 1.175 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.483      ;
; 1.221 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.527      ;
; 1.470 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.776      ;
; 1.527 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.833      ;
; 1.645 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.951      ;
; 1.654 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.960      ;
; 1.655 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.962      ;
; 1.701 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.007      ;
; 1.701 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.007      ;
; 1.731 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.037      ;
; 1.740 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.046      ;
; 1.741 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.047      ;
; 1.742 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.048      ;
; 1.787 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.093      ;
; 1.817 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.123      ;
; 1.826 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.132      ;
; 1.827 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.133      ;
; 1.873 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.179      ;
; 1.903 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.209      ;
; 1.912 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.218      ;
; 1.913 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.219      ;
; 1.989 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.295      ;
; 1.998 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.304      ;
; 2.004 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.310      ;
; 2.066 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.372      ;
; 2.075 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.381      ;
; 2.090 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.396      ;
; 2.176 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.482      ;
; 2.262 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.568      ;
; 2.348 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.654      ;
; 2.434 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.740      ;
; 2.569 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.875      ;
; 2.700 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 3.006      ;
; 2.775 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 3.081      ;
; 2.951 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 3.257      ;
; 3.006 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 3.312      ;
; 3.054 ; ts7300_usercore:usercore|PWM_enable_C                ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.479     ; 1.881      ;
; 3.064 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.472     ; 1.898      ;
; 3.064 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.472     ; 1.898      ;
; 3.064 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.472     ; 1.898      ;
; 3.064 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.472     ; 1.898      ;
; 3.064 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.472     ; 1.898      ;
; 3.064 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.472     ; 1.898      ;
; 3.064 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.472     ; 1.898      ;
; 3.064 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.472     ; 1.898      ;
; 3.153 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 3.459      ;
; 3.229 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 3.535      ;
; 3.471 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.479     ; 2.298      ;
; 3.917 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.481     ; 2.742      ;
; 4.139 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.481     ; 2.964      ;
; 4.375 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.479     ; 3.202      ;
; 4.463 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.472     ; 3.297      ;
; 4.689 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.481     ; 3.514      ;
; 4.730 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.472     ; 3.564      ;
; 5.071 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.479     ; 3.898      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.499 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.741 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.047      ;
; 1.176 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.483      ;
; 1.178 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.484      ;
; 1.225 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.532      ;
; 1.437 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.743      ;
; 1.655 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.962      ;
; 1.705 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.011      ;
; 1.705 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.011      ;
; 1.706 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.012      ;
; 1.741 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.047      ;
; 1.742 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.048      ;
; 1.766 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.072      ;
; 1.791 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.097      ;
; 1.791 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.097      ;
; 1.827 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.133      ;
; 1.852 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.158      ;
; 1.877 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.183      ;
; 1.877 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.183      ;
; 1.913 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.219      ;
; 1.938 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.244      ;
; 1.963 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.269      ;
; 2.024 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.330      ;
; 2.028 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.334      ;
; 2.049 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.355      ;
; 2.068 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.002     ; 2.372      ;
; 2.110 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.416      ;
; 2.114 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.420      ;
; 2.196 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.502      ;
; 2.200 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.506      ;
; 2.286 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.592      ;
; 2.372 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.678      ;
; 2.458 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.764      ;
; 2.534 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.002     ; 2.838      ;
; 2.536 ; ts7300_usercore:usercore|PWM_enable_D                ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.481     ; 1.361      ;
; 2.704 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.002     ; 3.008      ;
; 2.792 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.002     ; 3.096      ;
; 2.810 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.481     ; 1.635      ;
; 2.923 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.002     ; 3.227      ;
; 2.982 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.002     ; 3.286      ;
; 3.019 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.002     ; 3.323      ;
; 3.062 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.472     ; 1.896      ;
; 3.062 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.472     ; 1.896      ;
; 3.062 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.472     ; 1.896      ;
; 3.062 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.472     ; 1.896      ;
; 3.062 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.472     ; 1.896      ;
; 3.062 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.472     ; 1.896      ;
; 3.062 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.472     ; 1.896      ;
; 3.062 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.472     ; 1.896      ;
; 3.063 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.002     ; 3.367      ;
; 4.381 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.481     ; 3.206      ;
; 4.419 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.481     ; 3.244      ;
; 4.497 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.474     ; 3.329      ;
; 4.602 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.483     ; 3.425      ;
; 4.679 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.483     ; 3.502      ;
; 4.745 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.474     ; 3.577      ;
; 4.976 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.483     ; 3.799      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.758 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.474     ; 2.325      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.725 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.472     ; 2.294      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.424 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.483     ; 1.982      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -2.405 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.779     ; 1.667      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ep93xx_end_q'                                                                                      ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node             ; Launch Clock    ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; -1.453 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 0.500        ; 1.059      ; 3.052      ;
; -0.953 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 1.000        ; 1.059      ; 3.052      ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'start_cycle_pad'                                                                               ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node    ; To Node             ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; 1.331 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 0.500        ; 2.804      ; 2.317      ;
; 1.831 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 1.000        ; 2.804      ; 2.317      ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'bd_oe_pad'                                                                           ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; 1.363 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 0.500        ; 2.805      ; 2.286      ;
; 1.363 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 0.500        ; 2.805      ; 2.286      ;
; 1.863 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 1.000        ; 2.805      ; 2.286      ;
; 1.863 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 1.000        ; 2.805      ; 2.286      ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                     ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                              ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 8.775  ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.007     ; 4.591      ;
; 8.775  ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.007     ; 4.591      ;
; 8.775  ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.007     ; 4.591      ;
; 9.155  ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.014     ; 4.204      ;
; 9.855  ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.011     ; 3.507      ;
; 9.855  ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.011     ; 3.507      ;
; 9.855  ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.011     ; 3.507      ;
; 9.855  ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.011     ; 3.507      ;
; 9.855  ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.011     ; 3.507      ;
; 9.855  ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.011     ; 3.507      ;
; 9.855  ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.011     ; 3.507      ;
; 9.855  ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.011     ; 3.507      ;
; 11.055 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.007      ; 2.325      ;
; 11.055 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.007      ; 2.325      ;
; 11.055 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.007      ; 2.325      ;
; 11.088 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.009      ; 2.294      ;
; 11.088 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.009      ; 2.294      ;
; 11.088 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.009      ; 2.294      ;
; 11.706 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 1.667      ;
; 11.706 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 1.667      ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'bd_oe_pad'                                                                             ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; -1.129 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 0.000        ; 2.805      ; 2.286      ;
; -1.129 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 0.000        ; 2.805      ; 2.286      ;
; -0.629 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; -0.500       ; 2.805      ; 2.286      ;
; -0.629 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; -0.500       ; 2.805      ; 2.286      ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'start_cycle_pad'                                                                                 ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node             ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; -1.097 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 0.000        ; 2.804      ; 2.317      ;
; -0.597 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; -0.500       ; 2.804      ; 2.317      ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                              ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 1.361 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.667      ;
; 1.361 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.667      ;
; 1.979 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.294      ;
; 1.979 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.294      ;
; 1.979 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.294      ;
; 2.012 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 2.325      ;
; 2.012 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 2.325      ;
; 2.012 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 2.325      ;
; 3.212 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.507      ;
; 3.212 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.507      ;
; 3.212 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.507      ;
; 3.212 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.507      ;
; 3.212 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.507      ;
; 3.212 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.507      ;
; 3.212 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.507      ;
; 3.212 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.507      ;
; 3.912 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 4.204      ;
; 4.292 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 4.591      ;
; 4.292 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 4.591      ;
; 4.292 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 4.591      ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ep93xx_end_q'                                                                                      ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; Slack ; From Node       ; To Node             ; Launch Clock    ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; 1.687 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 0.000        ; 1.059      ; 3.052      ;
; 2.187 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; -0.500       ; 1.059      ; 3.052      ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.140 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.779     ; 1.667      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.159 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.483     ; 1.982      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.460 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.472     ; 2.294      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.493 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.474     ; 2.325      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'start_cycle_pad'                                                                  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; start_cycle_pad ; Rise       ; start_cycle_pad         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[10]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[10]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[11]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[11]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[12]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[12]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[13]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[13]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[14]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[14]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[15]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[15]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[16]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[16]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[17]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[17]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[18]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[18]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[19]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[19]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[1]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[1]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[20]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[20]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[21]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[21]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[22]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[22]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[23]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[23]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[2]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[2]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[3]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[3]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[4]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[4]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[5]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[5]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[6]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[6]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[7]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[7]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[8]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[8]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[9]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[9]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; epwbm_we_o              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; epwbm_we_o              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; start_cycle_posedge     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; start_cycle_posedge     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[10]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[10]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[11]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[11]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[12]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[12]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[13]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[13]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[14]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[14]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[15]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[15]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[16]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[16]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[17]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[17]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[18]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[18]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[19]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[19]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[1]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[1]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[20]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[20]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[21]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[21]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[22]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[22]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[23]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[23]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[2]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[2]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[3]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[3]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[4]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[4]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[5]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[5]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[6]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[6]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[7]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[7]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[8]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[8]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[9]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[9]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; epwbm_we_o|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; epwbm_we_o|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; start_cycle_pad|combout ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'bd_oe_pad'                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; bd_oe_pad ; Rise       ; bd_oe_pad                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bd_oe_pad ; Fall       ; bd_oe_negedge              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bd_oe_pad ; Fall       ; bd_oe_negedge              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_posedge              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_posedge              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_negedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_negedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_posedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_posedge|clk          ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ep93xx_end_q'                                                                  ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ep93xx_end_q ; Rise       ; start_cycle_negedge     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; start_cycle_negedge     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ep93xx_end_q ; Rise       ; ep93xx_end_q|regout     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; ep93xx_end_q|regout     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ep93xx_end_q ; Rise       ; start_cycle_negedge|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; start_cycle_negedge|clk ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clkgencore|altpll_component|pll|clk[1]'                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; bd_oe_negedge_q                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_address1_q                        ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[0]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[10]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[11]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[12]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[13]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[14]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[15]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[1]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[2]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[3]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[4]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[5]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[6]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[7]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[8]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[9]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_end                               ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_end_q                             ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[0]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[10]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[11]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[12]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[13]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[14]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[15]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[1]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[2]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[3]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[4]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[5]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[6]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[7]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[8]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[9]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_done                               ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_done32                             ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_stb_o                              ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; isa_add1_pad_q                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; start_cycle_negedge_q                    ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; start_cycle_posedge_q                    ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[0]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[10] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[11] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[12] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[13] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[14] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[15] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[1]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[2]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[3]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[4]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[5]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[6]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[7]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[8]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[9]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[0]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[10] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[11] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[12] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[13] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[14] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[15] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[1]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[2]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[3]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[4]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[5]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[6]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[7]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[8]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[9]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[0]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[10] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[11] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[12] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[13] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[14] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[15] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[1]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[2]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[3]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[4]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[5]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[6]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[7]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[8]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[9]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[0]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[10] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[11] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[12] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[13] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[14] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[15] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[1]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[2]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[3]  ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_25mhz_pad'                                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|inclk[0] ;
; 37.059 ; 40.000       ; 2.941          ; Port Rate        ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad                            ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; 0.854  ; 0.854  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; 0.033  ; 0.033  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; 0.155  ; 0.155  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; 0.292  ; 0.292  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; 0.224  ; 0.224  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; 0.036  ; 0.036  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; 0.737  ; 0.737  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; 0.219  ; 0.219  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; 0.854  ; 0.854  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; blue_pad[*]       ; clk_25mhz_pad   ; 6.725  ; 6.725  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 5.862  ; 5.862  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 6.725  ; 6.725  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 6.369  ; 6.369  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 5.734  ; 5.734  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[4]      ; clk_25mhz_pad   ; 5.641  ; 5.641  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 7.022  ; 7.022  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 5.555  ; 5.555  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 5.741  ; 5.741  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 6.414  ; 6.414  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 7.022  ; 7.022  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 6.759  ; 6.759  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 6.638  ; 6.638  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 6.718  ; 6.718  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 5.604  ; 5.604  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 6.718  ; 6.718  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 6.715  ; 6.715  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 6.707  ; 6.707  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 6.039  ; 6.039  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 6.099  ; 6.099  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 6.621  ; 6.621  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 5.849  ; 5.849  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; 0.340  ; 0.340  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; 0.250  ; 0.250  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; 0.340  ; 0.340  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; -0.006 ; -0.006 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; 0.218  ; 0.218  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; -0.206 ; -0.206 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; -0.210 ; -0.210 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; -0.489 ; -0.489 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; -0.250 ; -0.250 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 6.537  ; 6.537  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 5.862  ; 5.862  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 6.058  ; 6.058  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 6.537  ; 6.537  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 5.672  ; 5.672  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 6.464  ; 6.464  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; 4.785  ; 4.785  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 6.424  ; 6.424  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; 4.978  ; 4.978  ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; 0.325  ; 0.325  ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; 4.796  ; 4.796  ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; 4.774  ; 4.774  ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; 4.978  ; 4.978  ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; 2.880  ; 2.880  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 1.003  ; 1.003  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 1.133  ; 1.133  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 1.579  ; 1.579  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 1.406  ; 1.406  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 1.006  ; 1.006  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 1.708  ; 1.708  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 1.191  ; 1.191  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 2.880  ; 2.880  ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 1.628  ; 1.628  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 1.628  ; 1.628  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 1.309  ; 1.309  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 1.362  ; 1.362  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 1.504  ; 1.504  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 0.736  ; 0.736  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 1.626  ; 1.626  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 1.132  ; 1.132  ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; 5.926  ; 5.926  ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; 4.651  ; 4.651  ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; 5.479  ; 5.479  ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; 5.339  ; 5.339  ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; 5.101  ; 5.101  ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; 0.233  ; 0.233  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; 0.233  ; 0.233  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; 0.111  ; 0.111  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; -0.026 ; -0.026 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; 0.042  ; 0.042  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; 0.230  ; 0.230  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; -0.471 ; -0.471 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; 0.047  ; 0.047  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; -0.588 ; -0.588 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; blue_pad[*]       ; clk_25mhz_pad   ; -5.375 ; -5.375 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; -5.596 ; -5.596 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; -6.459 ; -6.459 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; -6.103 ; -6.103 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; -5.468 ; -5.468 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[4]      ; clk_25mhz_pad   ; -5.375 ; -5.375 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; -5.289 ; -5.289 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; -5.289 ; -5.289 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; -5.475 ; -5.475 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; -6.148 ; -6.148 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; -6.756 ; -6.756 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; -6.493 ; -6.493 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; -6.372 ; -6.372 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; -5.338 ; -5.338 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; -5.338 ; -5.338 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; -6.452 ; -6.452 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; -6.449 ; -6.449 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; -6.441 ; -6.441 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; -5.773 ; -5.773 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; -5.833 ; -5.833 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; -6.355 ; -6.355 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; -5.583 ; -5.583 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; 0.755  ; 0.755  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; 0.016  ; 0.016  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; -0.074 ; -0.074 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; 0.272  ; 0.272  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; 0.048  ; 0.048  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; 0.472  ; 0.472  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; 0.476  ; 0.476  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; 0.755  ; 0.755  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; 0.516  ; 0.516  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; -5.406 ; -5.406 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; -5.596 ; -5.596 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; -5.792 ; -5.792 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; -6.271 ; -6.271 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; -5.406 ; -5.406 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; -6.198 ; -6.198 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; -4.519 ; -4.519 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; -6.158 ; -6.158 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; -0.059 ; -0.059 ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; -0.059 ; -0.059 ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; -4.530 ; -4.530 ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; -4.508 ; -4.508 ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; -4.712 ; -4.712 ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; -0.737 ; -0.737 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; -0.737 ; -0.737 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; -0.867 ; -0.867 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; -1.313 ; -1.313 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; -1.140 ; -1.140 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; -0.740 ; -0.740 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; -1.442 ; -1.442 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; -0.925 ; -0.925 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; -2.614 ; -2.614 ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; -0.470 ; -0.470 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; -1.362 ; -1.362 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; -1.043 ; -1.043 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; -1.096 ; -1.096 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; -1.238 ; -1.238 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; -0.470 ; -0.470 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; -1.360 ; -1.360 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; -0.866 ; -0.866 ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; -5.660 ; -5.660 ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; -4.385 ; -4.385 ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; -5.213 ; -5.213 ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; -5.073 ; -5.073 ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; -4.835 ; -4.835 ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                        ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 11.703 ; 11.703 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 11.134 ; 11.134 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 10.367 ; 10.367 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 11.598 ; 11.598 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 11.116 ; 11.116 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 11.274 ; 11.274 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 11.427 ; 11.427 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 11.703 ; 11.703 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 11.402 ; 11.402 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 9.635  ; 9.635  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 9.362  ; 9.362  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 9.586  ; 9.586  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 9.635  ; 9.635  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 9.360  ; 9.360  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 9.378  ; 9.378  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 7.016  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 10.255 ; 10.255 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[3]   ; clk_25mhz_pad                               ; 9.785  ; 9.785  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[4]   ; clk_25mhz_pad                               ; 9.171  ; 9.171  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 9.913  ; 9.913  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 9.881  ; 9.881  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 9.932  ; 9.932  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 10.255 ; 10.255 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 10.362 ; 10.362 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 8.970  ; 8.970  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 9.547  ; 9.547  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 9.912  ; 9.912  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 9.516  ; 9.516  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 10.362 ; 10.362 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 9.563  ; 9.563  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 10.223 ; 10.223 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 10.273 ; 10.273 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 10.574 ; 10.574 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 10.574 ; 10.574 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 10.032 ; 10.032 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 9.527  ; 9.527  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 10.394 ; 10.394 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 9.827  ; 9.827  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 9.584  ; 9.584  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 9.966  ; 9.966  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 9.185  ; 9.185  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 9.599  ; 9.599  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 9.561  ; 9.561  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 9.599  ; 9.599  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 9.571  ; 9.571  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 9.284  ; 9.284  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 9.527  ; 9.527  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 11.708 ; 11.708 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 9.900  ; 9.900  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 9.380  ; 9.380  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 8.861  ; 8.861  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 9.554  ; 9.554  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 9.900  ; 9.900  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 9.363  ; 9.363  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 8.526  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 9.513  ; 9.513  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;        ; 7.016  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;        ; 8.526  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.601  ; 8.601  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  green_pad[4]     ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.601  ; 8.601  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 8.793  ; 8.793  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 8.793  ; 8.793  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 7.721  ; 7.721  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 7.721  ; 7.721  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 7.748  ; 7.748  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 7.748  ; 7.748  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 10.367 ; 10.367 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 11.134 ; 11.134 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 10.367 ; 10.367 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 11.598 ; 11.598 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 11.116 ; 11.116 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 11.274 ; 11.274 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 11.427 ; 11.427 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 11.703 ; 11.703 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 11.402 ; 11.402 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 9.360  ; 9.360  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 9.362  ; 9.362  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 9.586  ; 9.586  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 9.635  ; 9.635  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 9.360  ; 9.360  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 9.378  ; 9.378  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 7.016  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 9.171  ; 9.171  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[3]   ; clk_25mhz_pad                               ; 9.785  ; 9.785  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[4]   ; clk_25mhz_pad                               ; 9.171  ; 9.171  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 9.913  ; 9.913  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 9.881  ; 9.881  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 9.932  ; 9.932  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 10.255 ; 10.255 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 8.970  ; 8.970  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 8.970  ; 8.970  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 9.547  ; 9.547  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 9.912  ; 9.912  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 9.516  ; 9.516  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 10.362 ; 10.362 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 9.563  ; 9.563  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 10.223 ; 10.223 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 10.273 ; 10.273 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 9.185  ; 9.185  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 10.574 ; 10.574 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 10.032 ; 10.032 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 9.527  ; 9.527  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 10.394 ; 10.394 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 9.827  ; 9.827  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 9.584  ; 9.584  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 9.966  ; 9.966  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 9.185  ; 9.185  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 9.284  ; 9.284  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 9.561  ; 9.561  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 9.599  ; 9.599  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 9.571  ; 9.571  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 9.284  ; 9.284  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 9.527  ; 9.527  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 11.708 ; 11.708 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 8.861  ; 8.861  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 9.380  ; 9.380  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 8.861  ; 8.861  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 9.554  ; 9.554  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 9.900  ; 9.900  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 9.363  ; 9.363  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 8.526  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 9.513  ; 9.513  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;        ; 7.016  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;        ; 8.526  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.601  ; 8.601  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  green_pad[4]     ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.601  ; 8.601  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 8.793  ; 8.793  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 8.793  ; 8.793  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 7.721  ; 7.721  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 7.721  ; 7.721  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 7.748  ; 7.748  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 7.748  ; 7.748  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                       ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 7.680  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.680  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 9.263  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 8.049  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 8.049  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 8.043  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 8.043  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 8.064  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 8.054  ;      ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 8.049  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 9.639  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 8.049  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.186  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 9.263  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.362  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 9.262  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.850  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.352  ;      ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 7.680  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.680  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 9.263  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 8.049  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 8.049  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 8.043  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 8.043  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 8.064  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 8.054  ;      ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 8.049  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 9.639  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 8.049  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.186  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 9.263  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.362  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 9.262  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.850  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.352  ;      ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 8.935  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 9.348  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 9.609  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 9.567  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 8.935  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 9.553  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 9.553  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 9.881  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 9.893  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 9.805  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 10.564 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 10.640 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 8.799  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 8.799  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 9.522  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 9.465  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 9.999  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 9.777  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 9.787  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 9.477  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 10.272 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 9.299  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 9.556  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 9.563  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 9.580  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 9.299  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 9.320  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 8.898  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 8.898  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 9.593  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 9.362  ;      ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 10.768 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 10.768 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 12.351 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 11.137 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 11.137 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 11.131 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 11.131 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 11.152 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 11.142 ;      ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 11.137 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 12.727 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 11.137 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 11.274 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 12.351 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 12.450 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 12.350 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 11.938 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 12.440 ;      ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                               ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 7.680  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.680  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 9.263  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 8.049  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 8.049  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 8.043  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 8.043  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 8.064  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 8.054  ;      ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 8.049  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 9.639  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 8.049  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.186  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 9.263  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.362  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 9.262  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.850  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.352  ;      ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 7.680  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.680  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 9.263  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 8.049  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 8.049  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 8.043  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 8.043  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 8.064  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 8.054  ;      ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 8.049  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 9.639  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 8.049  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.186  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 9.263  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.362  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 9.262  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.850  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.352  ;      ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 8.935  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 9.348  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 9.609  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 9.567  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 8.935  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 9.553  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 9.553  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 9.881  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 9.893  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 9.805  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 10.564 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 10.640 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 8.799  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 8.799  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 9.522  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 9.465  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 9.999  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 9.777  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 9.787  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 9.477  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 10.272 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 9.299  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 9.556  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 9.563  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 9.580  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 9.299  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 9.320  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 8.898  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 8.898  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 9.593  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 9.362  ;      ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 9.651  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 9.651  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 11.234 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 10.020 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 10.020 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 10.014 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 10.014 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 10.035 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 10.025 ;      ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 10.020 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 11.610 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 10.020 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 10.157 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 11.234 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 11.333 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 11.233 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 10.821 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 11.323 ;      ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 7.680     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.680     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 9.263     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 8.049     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 8.049     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 8.043     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 8.043     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 8.064     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 8.054     ;           ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 8.049     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 9.639     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 8.049     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.186     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 9.263     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.362     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 9.262     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.850     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.352     ;           ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 7.680     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.680     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 9.263     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 8.049     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 8.049     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 8.043     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 8.043     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 8.064     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 8.054     ;           ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 8.049     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 9.639     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 8.049     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.186     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 9.263     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.362     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 9.262     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.850     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.352     ;           ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 8.935     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 9.348     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 9.609     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 9.567     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 8.935     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 9.553     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 9.553     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 9.881     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 9.893     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 9.805     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 10.564    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 10.640    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 8.799     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 8.799     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 9.522     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 9.465     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 9.999     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 9.777     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 9.787     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 9.477     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 10.272    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 9.299     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 9.556     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 9.563     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 9.580     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 9.299     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 9.320     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 8.898     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 8.898     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 9.593     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 9.362     ;           ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 10.768    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 10.768    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 12.351    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 11.137    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 11.137    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 11.131    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 11.131    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 11.152    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 11.142    ;           ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 11.137    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 12.727    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 11.137    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 11.274    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 12.351    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 12.450    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 12.350    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 11.938    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 12.440    ;           ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 7.680     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.680     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 9.263     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 8.049     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 8.049     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 8.043     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 8.043     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 8.064     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 8.054     ;           ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 8.049     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 9.639     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 8.049     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.186     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 9.263     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.362     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 9.262     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.850     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.352     ;           ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 7.680     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.680     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 9.263     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 8.049     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 8.049     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 8.043     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 8.043     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 8.064     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 8.054     ;           ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 8.049     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 9.639     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 8.049     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.186     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 9.263     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.362     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 9.262     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.850     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.352     ;           ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 8.935     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 9.348     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 9.609     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 9.567     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 8.935     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 9.553     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 9.553     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 9.881     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 9.893     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 9.805     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 10.564    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 10.640    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 8.799     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 8.799     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 9.522     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 9.465     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 9.999     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 9.777     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 9.787     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 9.477     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 10.272    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 9.299     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 9.556     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 9.563     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 9.580     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 9.299     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 9.320     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 8.898     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 8.898     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 9.593     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 9.362     ;           ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 9.651     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 9.651     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 11.234    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 10.020    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 10.020    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 10.014    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 10.014    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 10.035    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 10.025    ;           ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 10.020    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 11.610    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 10.020    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 10.157    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 11.234    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 11.333    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 11.233    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 10.821    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 11.323    ;           ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+


+----------------------------------------------------------------------+
; Fast Model Setup Summary                                             ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -2.150 ; -15.070       ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -2.121 ; -15.945       ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -2.114 ; -15.042       ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -1.964 ; -13.292       ;
; clkgencore|altpll_component|pll|clk[1]      ; -1.877 ; -267.557      ;
; bd_oe_pad                                   ; 0.057  ; 0.000         ;
; start_cycle_pad                             ; 0.665  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Hold Summary                                              ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clkgencore|altpll_component|pll|clk[1]      ; -1.950 ; -10.318       ;
; start_cycle_pad                             ; -0.438 ; -0.438        ;
; bd_oe_pad                                   ; 0.215  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.215  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.215  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.215  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.215  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Recovery Summary                                          ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -1.786 ; -1.786        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -1.766 ; -1.766        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -1.697 ; -1.697        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -1.396 ; -1.396        ;
; ep93xx_end_q                                ; -0.336 ; -0.336        ;
; start_cycle_pad                             ; 1.198  ; 0.000         ;
; bd_oe_pad                                   ; 1.213  ; 0.000         ;
; clkgencore|altpll_component|pll|clk[1]      ; 11.714 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Removal Summary                                           ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; bd_oe_pad                                   ; -0.833 ; -1.666        ;
; start_cycle_pad                             ; -0.818 ; -0.818        ;
; clkgencore|altpll_component|pll|clk[1]      ; 0.595  ; 0.000         ;
; ep93xx_end_q                                ; 0.716  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.277  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.578  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.647  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.667  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; start_cycle_pad                             ; -1.380 ; -26.380       ;
; bd_oe_pad                                   ; -1.380 ; -3.380        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -0.500 ; -9.000        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -0.500 ; -9.000        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -0.500 ; -9.000        ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -0.500 ; -9.000        ;
; ep93xx_end_q                                ; -0.500 ; -1.000        ;
; clkgencore|altpll_component|pll|clk[1]      ; 5.666  ; 0.000         ;
; clk_25mhz_pad                               ; 20.000 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -2.150 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.888     ; 1.295      ;
; -2.024 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.882     ; 1.175      ;
; -1.989 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.891     ; 1.131      ;
; -1.912 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.882     ; 1.063      ;
; -1.868 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.888     ; 1.013      ;
; -1.850 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.891     ; 0.992      ;
; -1.753 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.891     ; 0.895      ;
; -1.615 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.883     ; 0.765      ;
; -1.615 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.883     ; 0.765      ;
; -1.615 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.883     ; 0.765      ;
; -1.615 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.883     ; 0.765      ;
; -1.615 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.883     ; 0.765      ;
; -1.615 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.883     ; 0.765      ;
; -1.615 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.883     ; 0.765      ;
; -1.615 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.883     ; 0.765      ;
; -1.608 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.888     ; 0.753      ;
; -1.483 ; ts7300_usercore:usercore|PWM_enable_C                ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.888     ; 0.628      ;
; -0.133 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.001      ; 1.166      ;
; -0.112 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.001      ; 1.145      ;
; -0.055 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.001      ; 1.088      ;
; 0.005  ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.001      ; 1.028      ;
; 0.033  ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.001      ; 1.000      ;
; 0.062  ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.001      ; 0.971      ;
; 0.110  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.922      ;
; 0.124  ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.001      ; 0.909      ;
; 0.145  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.887      ;
; 0.180  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.852      ;
; 0.212  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.820      ;
; 0.215  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.817      ;
; 0.243  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.789      ;
; 0.247  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.785      ;
; 0.250  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.782      ;
; 0.258  ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.001      ; 0.775      ;
; 0.277  ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.755      ;
; 0.278  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.754      ;
; 0.282  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.750      ;
; 0.285  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.747      ;
; 0.301  ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.731      ;
; 0.312  ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.720      ;
; 0.313  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.719      ;
; 0.317  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.715      ;
; 0.336  ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.696      ;
; 0.346  ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.686      ;
; 0.347  ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.685      ;
; 0.348  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.684      ;
; 0.352  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.680      ;
; 0.371  ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.661      ;
; 0.371  ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.661      ;
; 0.381  ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.651      ;
; 0.382  ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.650      ;
; 0.383  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.649      ;
; 0.387  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.645      ;
; 0.425  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.607      ;
; 0.440  ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.592      ;
; 0.511  ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.521      ;
; 0.511  ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.521      ;
; 0.519  ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.513      ;
; 0.520  ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.512      ;
; 0.521  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.511      ;
; 0.522  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.510      ;
; 0.665  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -2.121 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.886     ; 1.268      ;
; -2.081 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.886     ; 1.228      ;
; -2.039 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.886     ; 1.186      ;
; -1.969 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.886     ; 1.116      ;
; -1.921 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.886     ; 1.068      ;
; -1.900 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.886     ; 1.047      ;
; -1.849 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.886     ; 0.996      ;
; -1.728 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.898     ; 0.863      ;
; -1.728 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.898     ; 0.863      ;
; -1.728 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.898     ; 0.863      ;
; -1.728 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.898     ; 0.863      ;
; -1.728 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.898     ; 0.863      ;
; -1.728 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.898     ; 0.863      ;
; -1.728 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.898     ; 0.863      ;
; -1.728 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.898     ; 0.863      ;
; -1.716 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.886     ; 0.863      ;
; -1.490 ; ts7300_usercore:usercore|PWM_enable_A                ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.895     ; 0.628      ;
; -0.321 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.005      ; 1.358      ;
; -0.141 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.005      ; 1.178      ;
; -0.109 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.005      ; 1.146      ;
; -0.078 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.005      ; 1.115      ;
; -0.058 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.005      ; 1.095      ;
; -0.006 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.005      ; 1.043      ;
; 0.014  ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.005      ; 1.023      ;
; 0.112  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.920      ;
; 0.147  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.885      ;
; 0.182  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.850      ;
; 0.211  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.821      ;
; 0.217  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.815      ;
; 0.243  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.789      ;
; 0.246  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.786      ;
; 0.252  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.780      ;
; 0.273  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.759      ;
; 0.278  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.754      ;
; 0.281  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.751      ;
; 0.283  ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.005      ; 0.754      ;
; 0.287  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.745      ;
; 0.293  ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.739      ;
; 0.308  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.724      ;
; 0.313  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.719      ;
; 0.316  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.716      ;
; 0.328  ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.704      ;
; 0.342  ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.690      ;
; 0.343  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.689      ;
; 0.348  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.684      ;
; 0.351  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.681      ;
; 0.362  ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.670      ;
; 0.363  ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.669      ;
; 0.377  ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.655      ;
; 0.378  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.654      ;
; 0.383  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.649      ;
; 0.386  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.646      ;
; 0.427  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.605      ;
; 0.502  ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.530      ;
; 0.503  ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.529      ;
; 0.515  ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.517      ;
; 0.516  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.516      ;
; 0.521  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.511      ;
; 0.521  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.511      ;
; 0.630  ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.402      ;
; 0.665  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -2.114 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.895     ; 1.252      ;
; -2.017 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.886     ; 1.164      ;
; -1.989 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.895     ; 1.127      ;
; -1.958 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.892     ; 1.099      ;
; -1.956 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.895     ; 1.094      ;
; -1.915 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.886     ; 1.062      ;
; -1.878 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.892     ; 1.019      ;
; -1.616 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.884     ; 0.765      ;
; -1.616 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.884     ; 0.765      ;
; -1.616 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.884     ; 0.765      ;
; -1.616 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.884     ; 0.765      ;
; -1.616 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.884     ; 0.765      ;
; -1.616 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.884     ; 0.765      ;
; -1.616 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.884     ; 0.765      ;
; -1.616 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.884     ; 0.765      ;
; -1.422 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.892     ; 0.563      ;
; -1.372 ; ts7300_usercore:usercore|PWM_enable_D                ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.892     ; 0.513      ;
; -0.128 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.002     ; 1.158      ;
; -0.087 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.002     ; 1.117      ;
; -0.021 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.002     ; 1.051      ;
; -0.017 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.002     ; 1.047      ;
; 0.025  ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.002     ; 1.005      ;
; 0.060  ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.002     ; 0.970      ;
; 0.070  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.962      ;
; 0.105  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.927      ;
; 0.129  ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.002     ; 0.901      ;
; 0.140  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.892      ;
; 0.151  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.881      ;
; 0.175  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.857      ;
; 0.186  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.846      ;
; 0.210  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.822      ;
; 0.221  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.811      ;
; 0.229  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.803      ;
; 0.245  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.787      ;
; 0.256  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.776      ;
; 0.258  ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.002     ; 0.772      ;
; 0.264  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.768      ;
; 0.277  ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.755      ;
; 0.291  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.741      ;
; 0.299  ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.733      ;
; 0.299  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.733      ;
; 0.312  ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.720      ;
; 0.326  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.706      ;
; 0.334  ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.698      ;
; 0.334  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.698      ;
; 0.347  ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.685      ;
; 0.347  ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.685      ;
; 0.368  ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.664      ;
; 0.369  ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.663      ;
; 0.369  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.663      ;
; 0.382  ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.650      ;
; 0.382  ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.650      ;
; 0.439  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.593      ;
; 0.508  ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.524      ;
; 0.509  ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.523      ;
; 0.509  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.523      ;
; 0.516  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.516      ;
; 0.520  ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.512      ;
; 0.520  ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.512      ;
; 0.642  ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.390      ;
; 0.665  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.964 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.691     ; 1.306      ;
; -1.907 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.691     ; 1.249      ;
; -1.888 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.688     ; 1.233      ;
; -1.764 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.691     ; 1.106      ;
; -1.694 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.682     ; 1.045      ;
; -1.682 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.688     ; 1.027      ;
; -1.516 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.682     ; 0.867      ;
; -1.438 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.688     ; 0.783      ;
; -1.416 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.684     ; 0.765      ;
; -1.416 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.684     ; 0.765      ;
; -1.416 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.684     ; 0.765      ;
; -1.416 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.684     ; 0.765      ;
; -1.416 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.684     ; 0.765      ;
; -1.416 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.684     ; 0.765      ;
; -1.416 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.684     ; 0.765      ;
; -1.416 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.684     ; 0.765      ;
; -1.175 ; ts7300_usercore:usercore|PWM_enable_B                ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.682     ; 0.526      ;
; -0.080 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.002      ; 1.114      ;
; -0.051 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.002      ; 1.085      ;
; -0.050 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.002      ; 1.084      ;
; -0.013 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.002      ; 1.047      ;
; 0.003  ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.002      ; 1.031      ;
; 0.039  ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.002      ; 0.995      ;
; 0.127  ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.002      ; 0.907      ;
; 0.195  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.837      ;
; 0.210  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.822      ;
; 0.230  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.802      ;
; 0.245  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.787      ;
; 0.247  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.785      ;
; 0.265  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.767      ;
; 0.269  ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.002      ; 0.765      ;
; 0.279  ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.753      ;
; 0.280  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.752      ;
; 0.282  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.750      ;
; 0.299  ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.733      ;
; 0.300  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.732      ;
; 0.314  ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.718      ;
; 0.315  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.717      ;
; 0.317  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.715      ;
; 0.334  ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.698      ;
; 0.335  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.697      ;
; 0.349  ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.683      ;
; 0.349  ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.683      ;
; 0.350  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.682      ;
; 0.352  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.680      ;
; 0.368  ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.664      ;
; 0.369  ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.663      ;
; 0.370  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.662      ;
; 0.384  ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.648      ;
; 0.384  ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.648      ;
; 0.385  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.647      ;
; 0.387  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.645      ;
; 0.508  ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.524      ;
; 0.509  ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.523      ;
; 0.510  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.522      ;
; 0.520  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.512      ;
; 0.522  ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.510      ;
; 0.522  ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.510      ;
; 0.525  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.507      ;
; 0.637  ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.395      ;
; 0.665  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                 ;
+--------+--------------------+------------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                  ; Launch Clock    ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+------------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+
; -1.877 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.471      ;
; -1.876 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.470      ;
; -1.875 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.469      ;
; -1.862 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.458      ;
; -1.861 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.457      ;
; -1.860 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.456      ;
; -1.851 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.447      ;
; -1.850 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.446      ;
; -1.849 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.445      ;
; -1.846 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.442      ;
; -1.845 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.441      ;
; -1.844 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.440      ;
; -1.839 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.435      ;
; -1.838 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.434      ;
; -1.837 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.433      ;
; -1.806 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.568      ; 2.407      ;
; -1.805 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[9]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.568      ; 2.406      ;
; -1.804 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[7]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.573      ; 2.410      ;
; -1.804 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.400      ;
; -1.803 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[3]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.568      ; 2.404      ;
; -1.803 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.573      ; 2.409      ;
; -1.803 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.573      ; 2.409      ;
; -1.803 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.399      ;
; -1.802 ; ep93xx_address[15] ; ts7300_usercore:usercore|dio2_enable[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.553      ; 2.388      ;
; -1.802 ; ep93xx_address[15] ; ts7300_usercore:usercore|dio2_enable[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.553      ; 2.388      ;
; -1.802 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.398      ;
; -1.802 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.396      ;
; -1.801 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.573      ; 2.407      ;
; -1.801 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.395      ;
; -1.800 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.394      ;
; -1.794 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.388      ;
; -1.793 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.387      ;
; -1.792 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.386      ;
; -1.791 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.570      ; 2.394      ;
; -1.790 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[9]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.570      ; 2.393      ;
; -1.789 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[7]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.575      ; 2.397      ;
; -1.788 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[3]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.570      ; 2.391      ;
; -1.788 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.575      ; 2.396      ;
; -1.788 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.575      ; 2.396      ;
; -1.787 ; ep93xx_address[18] ; ts7300_usercore:usercore|dio2_enable[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.555      ; 2.375      ;
; -1.787 ; ep93xx_address[18] ; ts7300_usercore:usercore|dio2_enable[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.555      ; 2.375      ;
; -1.786 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.575      ; 2.394      ;
; -1.780 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.570      ; 2.383      ;
; -1.779 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[9]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.570      ; 2.382      ;
; -1.778 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[6]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.553      ; 2.364      ;
; -1.778 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[7]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.575      ; 2.386      ;
; -1.777 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[3]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.570      ; 2.380      ;
; -1.777 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.575      ; 2.385      ;
; -1.777 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.575      ; 2.385      ;
; -1.776 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dio2_enable[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.555      ; 2.364      ;
; -1.776 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dio2_enable[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.555      ; 2.364      ;
; -1.775 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.575      ; 2.383      ;
; -1.775 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.570      ; 2.378      ;
; -1.774 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[9]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.570      ; 2.377      ;
; -1.773 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[7]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.575      ; 2.381      ;
; -1.772 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[3]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.570      ; 2.375      ;
; -1.772 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.575      ; 2.380      ;
; -1.772 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.575      ; 2.380      ;
; -1.771 ; ep93xx_address[20] ; ts7300_usercore:usercore|dio2_enable[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.555      ; 2.359      ;
; -1.771 ; ep93xx_address[20] ; ts7300_usercore:usercore|dio2_enable[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.555      ; 2.359      ;
; -1.770 ; ep93xx_address[15] ; ts7300_usercore:usercore|dio2_enable[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.364      ;
; -1.770 ; ep93xx_address[15] ; ts7300_usercore:usercore|dio2_enable[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.364      ;
; -1.770 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.575      ; 2.378      ;
; -1.768 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.570      ; 2.371      ;
; -1.767 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[9]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.570      ; 2.370      ;
; -1.766 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[7]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.575      ; 2.374      ;
; -1.765 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[3]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.570      ; 2.368      ;
; -1.765 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.575      ; 2.373      ;
; -1.765 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.575      ; 2.373      ;
; -1.764 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dio2_enable[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.555      ; 2.352      ;
; -1.764 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dio2_enable[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.555      ; 2.352      ;
; -1.763 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[6]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.555      ; 2.351      ;
; -1.763 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.575      ; 2.371      ;
; -1.755 ; ep93xx_address[18] ; ts7300_usercore:usercore|dio2_enable[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.351      ;
; -1.755 ; ep93xx_address[18] ; ts7300_usercore:usercore|dio2_enable[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.351      ;
; -1.752 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[6]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.555      ; 2.340      ;
; -1.747 ; ep93xx_address[20] ; ts7300_usercore:usercore|dummyreg[6]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.555      ; 2.335      ;
; -1.746 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.553      ; 2.332      ;
; -1.744 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLEA[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.566      ; 2.343      ;
; -1.744 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dio2_enable[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.340      ;
; -1.744 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dio2_enable[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.340      ;
; -1.743 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLEC[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.352      ;
; -1.743 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLEC[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.352      ;
; -1.743 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLEC[13] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.352      ;
; -1.743 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLEC[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.352      ;
; -1.743 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLEC[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.352      ;
; -1.740 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[6]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.555      ; 2.328      ;
; -1.739 ; ep93xx_address[20] ; ts7300_usercore:usercore|dio2_enable[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.335      ;
; -1.739 ; ep93xx_address[20] ; ts7300_usercore:usercore|dio2_enable[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.335      ;
; -1.738 ; ep93xx_address[13] ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.334      ;
; -1.737 ; ep93xx_address[13] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.333      ;
; -1.736 ; ep93xx_address[13] ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.332      ;
; -1.733 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.570      ; 2.336      ;
; -1.732 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[9]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.570      ; 2.335      ;
; -1.732 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dio2_enable[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.328      ;
; -1.732 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dio2_enable[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.328      ;
; -1.731 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[7]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.575      ; 2.339      ;
; -1.731 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.568      ; 2.332      ;
; -1.731 ; ep93xx_address[18] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.555      ; 2.319      ;
; -1.730 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[3]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.570      ; 2.333      ;
+--------+--------------------+------------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'bd_oe_pad'                                                                                        ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node       ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; 0.057 ; start_cycle_posedge ; bd_oe_negedge ; start_cycle_pad ; bd_oe_pad   ; 0.500        ; 0.000      ; 0.475      ;
; 0.141 ; bd_oe_negedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 0.500        ; 0.000      ; 0.391      ;
; 0.665 ; bd_oe_posedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; bd_oe_negedge       ; bd_oe_negedge ; bd_oe_pad       ; bd_oe_pad   ; 1.000        ; 0.000      ; 0.367      ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'start_cycle_pad'                                                                                            ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; 0.665 ; start_cycle_posedge ; start_cycle_posedge ; start_cycle_pad ; start_cycle_pad ; 1.000        ; 0.000      ; 0.367      ;
; 1.318 ; start_cycle_negedge ; start_cycle_posedge ; ep93xx_end_q    ; start_cycle_pad ; 1.000        ; 0.988      ; 0.702      ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                                    ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.024      ; 0.367      ;
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.024      ; 0.367      ;
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.024      ; 0.367      ;
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.024      ; 0.367      ;
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.024      ; 0.367      ;
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.024      ; 0.367      ;
; -1.939 ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.013      ; 0.367      ;
; -1.939 ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.013      ; 0.367      ;
; -1.316 ; start_cycle_negedge                              ; start_cycle_negedge_q                            ; ep93xx_end_q                                ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 1.555      ; 0.391      ;
; -0.232 ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[1]             ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.892      ; 0.812      ;
; -0.226 ; start_cycle_posedge                              ; start_cycle_posedge_q                            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 0.480      ;
; -0.224 ; bd_oe_negedge                                    ; bd_oe_negedge_q                                  ; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 0.482      ;
; -0.169 ; ep93xx_address[1]                                ; epwbm_done                                       ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 0.537      ;
; -0.165 ; ep93xx_address[1]                                ; epwbm_done32                                     ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 0.541      ;
; -0.136 ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[2]             ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.896      ; 0.912      ;
; -0.061 ; bd_oe_posedge                                    ; ep93xx_end                                       ; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 0.645      ;
; 0.056  ; epwbm_we_o                                       ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[6]   ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 0.762      ;
; 0.062  ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[0]             ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.684      ; 0.898      ;
; 0.202  ; ep93xx_address[3]                                ; ts7300_usercore:usercore|PWM_enable_A            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.556      ; 0.910      ;
; 0.215  ; ep93xx_end                                       ; ep93xx_end                                       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ts7300_usercore:usercore|PWM_enable_D            ; ts7300_usercore:usercore|PWM_enable_D            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ts7300_usercore:usercore|PWM_enable_B            ; ts7300_usercore:usercore|PWM_enable_B            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ts7300_usercore:usercore|PWM_enable_C            ; ts7300_usercore:usercore|PWM_enable_C            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ts7300_usercore:usercore|PWM_enable_A            ; ts7300_usercore:usercore|PWM_enable_A            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; epwbm_done32                                     ; epwbm_done32                                     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; epwbm_done                                       ; epwbm_done                                       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; epwbm_stb_o                                      ; epwbm_stb_o                                      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ts7300_usercore:usercore|PWM_not_reset           ; ts7300_usercore:usercore|PWM_not_reset           ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.239  ; ts7300_usercore:usercore|dummyreg[8]             ; ep93xx_dat_latch[8]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.243  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[15] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[15] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ep93xx_address[3]                                ; ts7300_usercore:usercore|dummyreg[31]            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 0.949      ;
; 0.254  ; ep93xx_end                                       ; epwbm_stb_o                                      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.406      ;
; 0.277  ; ep93xx_address[4]                                ; ts7300_usercore:usercore|dummyreg[31]            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 0.983      ;
; 0.289  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[9]   ; ep93xx_dat_latch[9]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.441      ;
; 0.289  ; ep93xx_address[23]                               ; ts7300_usercore:usercore|dummyreg[31]            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 0.995      ;
; 0.294  ; ep93xx_address[5]                                ; ts7300_usercore:usercore|PWM_enable_C            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.560      ; 1.006      ;
; 0.306  ; ep93xx_address[5]                                ; ts7300_usercore:usercore|PWM_enable_A            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.556      ; 1.014      ;
; 0.306  ; ep93xx_address[4]                                ; ts7300_usercore:usercore|PWM_enable_C            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.560      ; 1.018      ;
; 0.309  ; epwbm_dat_o[2]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[2]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.463      ;
; 0.312  ; epwbm_dat_o[6]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[6]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.464      ;
; 0.320  ; epwbm_dat_o[3]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[3]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.474      ;
; 0.322  ; epwbm_dat_o[11]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[11]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.476      ;
; 0.326  ; epwbm_dat_o[4]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[4]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.480      ;
; 0.328  ; ts7300_usercore:usercore|dummyreg[15]            ; ep93xx_dat_latch[15]                             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.479      ;
; 0.328  ; epwbm_we_o                                       ; ts7300_usercore:usercore|PWM_enable_A            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.561      ; 1.041      ;
; 0.355  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.507      ;
; 0.358  ; ts7300_usercore:usercore|dummyreg[4]             ; ep93xx_dat_latch[4]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[11] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[11] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[7]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[7]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[13] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[13] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.371  ; ep93xx_end                                       ; bd_oe_negedge_q                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[8]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[8]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[10] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[10] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ep93xx_end                                       ; epwbm_done32                                     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[6]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[6]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[12] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[12] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; ep93xx_address1_q                                ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[6]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; ep93xx_end                                       ; start_cycle_posedge_q                            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; ts7300_usercore:usercore|dio2_enable[11]         ; ts7300_usercore:usercore|dummyreg[11]            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.527      ;
; 0.378  ; ts7300_usercore:usercore|dio2_enable[0]          ; ts7300_usercore:usercore|dummyreg[0]             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.530      ;
; 0.383  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[8]   ; ep93xx_dat_latch[8]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.537      ;
; 0.398  ; ep93xx_address[5]                                ; ts7300_usercore:usercore|dummyreg[31]            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 1.104      ;
; 0.413  ; ep93xx_end                                       ; ep93xx_end_q                                     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 0.578      ;
; 0.421  ; ts7300_usercore:usercore|dummyreg[10]            ; ep93xx_dat_latch[10]                             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.571      ;
; 0.432  ; ts7300_usercore:usercore|dio2_enable[9]          ; ts7300_usercore:usercore|dummyreg[9]             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.584      ;
; 0.438  ; epwbm_dat_o[0]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[0]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.592      ;
; 0.438  ; ep93xx_address[23]                               ; ts7300_usercore:usercore|PWM_enable_C            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.560      ; 1.150      ;
; 0.439  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[7]   ; ts7300_usercore:usercore|DUTY_CYCLEA[7]          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 0.625      ;
; 0.441  ; epwbm_dat_o[9]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[9]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.595      ;
; 0.442  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[3]   ; ts7300_usercore:usercore|vga_enable[3]           ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 0.629      ;
; 0.443  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[3]   ; ts7300_usercore:usercore|dio2_enable[3]          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.631      ;
; 0.443  ; epwbm_dat_o[7]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[7]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.597      ;
; 0.447  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[5]   ; ts7300_usercore:usercore|DUTY_CYCLEB[5]          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 0.639      ;
; 0.447  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[2]   ; ep93xx_dat_latch[2]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.601      ;
; 0.453  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[3]   ; ep93xx_dat_latch[3]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.607      ;
; 0.453  ; epwbm_dat_o[15]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[15]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.607      ;
; 0.457  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[1]   ; ep93xx_dat_latch[1]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.611      ;
; 0.460  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[11]  ; ts7300_usercore:usercore|vga_enable[11]          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 0.647      ;
; 0.461  ; epwbm_we_o                                       ; epwbm_stb_o                                      ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.537      ; 1.150      ;
; 0.462  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[3]   ; ts7300_usercore:usercore|DUTY_CYCLEB[3]          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 0.654      ;
; 0.470  ; epwbm_dat_o[5]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[5]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 0.603      ;
; 0.471  ; epwbm_dat_o[1]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[1]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 0.604      ;
; 0.474  ; ep93xx_address[2]                                ; ts7300_usercore:usercore|PWM_enable_A            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.556      ; 1.182      ;
; 0.475  ; ep93xx_address[3]                                ; ts7300_usercore:usercore|PWM_enable_C            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.560      ; 1.187      ;
; 0.477  ; epwbm_dat_o[10]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[10]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.631      ;
; 0.478  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[4]   ; ts7300_usercore:usercore|vga_enable[4]           ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 0.665      ;
; 0.480  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[13]  ; ep93xx_dat_latch[13]                             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.634      ;
; 0.485  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[5]   ; ep93xx_dat_latch[5]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.639      ;
; 0.488  ; ep93xx_address[3]                                ; ts7300_usercore:usercore|PWM_not_reset           ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 1.194      ;
; 0.490  ; epwbm_done32                                     ; epwbm_done                                       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.642      ;
; 0.493  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.645      ;
; 0.493  ; ep93xx_address[4]                                ; ts7300_usercore:usercore|PWM_not_reset           ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 1.199      ;
; 0.495  ; ts7300_usercore:usercore|dio2_enable[13]         ; ts7300_usercore:usercore|dummyreg[13]            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.647      ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'start_cycle_pad'                                                                                              ;
+--------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; -0.438 ; start_cycle_negedge ; start_cycle_posedge ; ep93xx_end_q    ; start_cycle_pad ; 0.000        ; 0.988      ; 0.702      ;
; 0.215  ; start_cycle_posedge ; start_cycle_posedge ; start_cycle_pad ; start_cycle_pad ; 0.000        ; 0.000      ; 0.367      ;
+--------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'bd_oe_pad'                                                                                         ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node       ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; 0.215 ; bd_oe_posedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bd_oe_negedge       ; bd_oe_negedge ; bd_oe_pad       ; bd_oe_pad   ; 0.000        ; 0.000      ; 0.367      ;
; 0.739 ; bd_oe_negedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; -0.500       ; 0.000      ; 0.391      ;
; 0.823 ; start_cycle_posedge ; bd_oe_negedge ; start_cycle_pad ; bd_oe_pad   ; -0.500       ; 0.000      ; 0.475      ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.215 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.250 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.402      ;
; 0.359 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.511      ;
; 0.364 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.517      ;
; 0.377 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.530      ;
; 0.453 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.605      ;
; 0.494 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.646      ;
; 0.497 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.649      ;
; 0.502 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.654      ;
; 0.503 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.655      ;
; 0.517 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.670      ;
; 0.529 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.681      ;
; 0.532 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.684      ;
; 0.537 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.689      ;
; 0.538 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.690      ;
; 0.552 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.704      ;
; 0.564 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.716      ;
; 0.567 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.719      ;
; 0.572 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.724      ;
; 0.587 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.739      ;
; 0.593 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.745      ;
; 0.597 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.005      ; 0.754      ;
; 0.599 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.751      ;
; 0.602 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.754      ;
; 0.607 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.759      ;
; 0.628 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.780      ;
; 0.634 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.786      ;
; 0.637 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.789      ;
; 0.663 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.815      ;
; 0.669 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.821      ;
; 0.698 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.850      ;
; 0.733 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.885      ;
; 0.768 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.920      ;
; 0.866 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.005      ; 1.023      ;
; 0.886 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.005      ; 1.043      ;
; 0.938 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.005      ; 1.095      ;
; 0.958 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.005      ; 1.115      ;
; 0.989 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.005      ; 1.146      ;
; 1.021 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.005      ; 1.178      ;
; 1.201 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.005      ; 1.358      ;
; 1.371 ; ts7300_usercore:usercore|PWM_enable_A                ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.895     ; 0.628      ;
; 1.597 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.886     ; 0.863      ;
; 1.609 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.898     ; 0.863      ;
; 1.609 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.898     ; 0.863      ;
; 1.609 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.898     ; 0.863      ;
; 1.609 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.898     ; 0.863      ;
; 1.609 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.898     ; 0.863      ;
; 1.609 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.898     ; 0.863      ;
; 1.609 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.898     ; 0.863      ;
; 1.609 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.898     ; 0.863      ;
; 1.730 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.886     ; 0.996      ;
; 1.781 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.886     ; 1.047      ;
; 1.802 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.886     ; 1.068      ;
; 1.850 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.886     ; 1.116      ;
; 1.920 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.886     ; 1.186      ;
; 1.962 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.886     ; 1.228      ;
; 2.002 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.886     ; 1.268      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.215 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.355 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.507      ;
; 0.358 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.512      ;
; 0.370 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.524      ;
; 0.493 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.648      ;
; 0.510 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.664      ;
; 0.528 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.680      ;
; 0.530 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.682      ;
; 0.531 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.683      ;
; 0.545 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.697      ;
; 0.546 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.698      ;
; 0.563 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.715      ;
; 0.565 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.717      ;
; 0.566 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.718      ;
; 0.580 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.732      ;
; 0.581 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.733      ;
; 0.598 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.750      ;
; 0.600 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.752      ;
; 0.601 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.753      ;
; 0.611 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.002      ; 0.765      ;
; 0.615 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.767      ;
; 0.633 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.785      ;
; 0.635 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.787      ;
; 0.650 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.802      ;
; 0.670 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.822      ;
; 0.685 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.837      ;
; 0.753 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.002      ; 0.907      ;
; 0.841 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.002      ; 0.995      ;
; 0.877 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.002      ; 1.031      ;
; 0.893 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.002      ; 1.047      ;
; 0.930 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.002      ; 1.084      ;
; 0.931 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.002      ; 1.085      ;
; 0.960 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.002      ; 1.114      ;
; 1.056 ; ts7300_usercore:usercore|PWM_enable_B                ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.682     ; 0.526      ;
; 1.297 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.684     ; 0.765      ;
; 1.297 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.684     ; 0.765      ;
; 1.297 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.684     ; 0.765      ;
; 1.297 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.684     ; 0.765      ;
; 1.297 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.684     ; 0.765      ;
; 1.297 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.684     ; 0.765      ;
; 1.297 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.684     ; 0.765      ;
; 1.297 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.684     ; 0.765      ;
; 1.319 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.688     ; 0.783      ;
; 1.397 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.682     ; 0.867      ;
; 1.563 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.688     ; 1.027      ;
; 1.575 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.682     ; 1.045      ;
; 1.645 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.691     ; 1.106      ;
; 1.769 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.688     ; 1.233      ;
; 1.788 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.691     ; 1.249      ;
; 1.845 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.691     ; 1.306      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.215 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.358 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.513      ;
; 0.369 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.521      ;
; 0.440 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.592      ;
; 0.455 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.607      ;
; 0.493 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.645      ;
; 0.497 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.651      ;
; 0.509 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.661      ;
; 0.528 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.680      ;
; 0.532 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.684      ;
; 0.533 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.686      ;
; 0.544 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.696      ;
; 0.563 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.715      ;
; 0.567 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.719      ;
; 0.568 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.720      ;
; 0.579 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.731      ;
; 0.595 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.747      ;
; 0.598 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.750      ;
; 0.602 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.754      ;
; 0.603 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.755      ;
; 0.622 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.001      ; 0.775      ;
; 0.630 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.782      ;
; 0.633 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.785      ;
; 0.637 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.789      ;
; 0.665 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.817      ;
; 0.668 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.820      ;
; 0.700 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.852      ;
; 0.735 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.887      ;
; 0.756 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.001      ; 0.909      ;
; 0.770 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.922      ;
; 0.818 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.001      ; 0.971      ;
; 0.847 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.001      ; 1.000      ;
; 0.875 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.001      ; 1.028      ;
; 0.935 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.001      ; 1.088      ;
; 0.992 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.001      ; 1.145      ;
; 1.013 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.001      ; 1.166      ;
; 1.364 ; ts7300_usercore:usercore|PWM_enable_C                ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.888     ; 0.628      ;
; 1.489 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.888     ; 0.753      ;
; 1.496 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.883     ; 0.765      ;
; 1.496 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.883     ; 0.765      ;
; 1.496 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.883     ; 0.765      ;
; 1.496 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.883     ; 0.765      ;
; 1.496 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.883     ; 0.765      ;
; 1.496 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.883     ; 0.765      ;
; 1.496 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.883     ; 0.765      ;
; 1.496 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.883     ; 0.765      ;
; 1.634 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.891     ; 0.895      ;
; 1.731 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.891     ; 0.992      ;
; 1.749 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.888     ; 1.013      ;
; 1.793 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.882     ; 1.063      ;
; 1.870 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.891     ; 1.131      ;
; 1.905 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.882     ; 1.175      ;
; 2.031 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.888     ; 1.295      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.215 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.390      ;
; 0.360 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.512      ;
; 0.364 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.516      ;
; 0.371 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.524      ;
; 0.441 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.593      ;
; 0.498 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.650      ;
; 0.511 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.664      ;
; 0.533 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.685      ;
; 0.546 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.698      ;
; 0.554 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.706      ;
; 0.568 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.720      ;
; 0.581 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.733      ;
; 0.589 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.741      ;
; 0.603 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.755      ;
; 0.616 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.768      ;
; 0.622 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.002     ; 0.772      ;
; 0.624 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.776      ;
; 0.635 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.787      ;
; 0.651 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.803      ;
; 0.659 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.811      ;
; 0.670 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.822      ;
; 0.694 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.846      ;
; 0.705 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.857      ;
; 0.729 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.881      ;
; 0.740 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.892      ;
; 0.751 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.002     ; 0.901      ;
; 0.775 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.927      ;
; 0.810 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.962      ;
; 0.820 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.002     ; 0.970      ;
; 0.855 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.002     ; 1.005      ;
; 0.897 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.002     ; 1.047      ;
; 0.901 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.002     ; 1.051      ;
; 0.967 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.002     ; 1.117      ;
; 1.008 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.002     ; 1.158      ;
; 1.253 ; ts7300_usercore:usercore|PWM_enable_D                ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.892     ; 0.513      ;
; 1.303 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.892     ; 0.563      ;
; 1.497 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.884     ; 0.765      ;
; 1.497 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.884     ; 0.765      ;
; 1.497 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.884     ; 0.765      ;
; 1.497 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.884     ; 0.765      ;
; 1.497 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.884     ; 0.765      ;
; 1.497 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.884     ; 0.765      ;
; 1.497 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.884     ; 0.765      ;
; 1.497 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.884     ; 0.765      ;
; 1.759 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.892     ; 1.019      ;
; 1.796 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.886     ; 1.062      ;
; 1.837 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.895     ; 1.094      ;
; 1.839 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.892     ; 1.099      ;
; 1.870 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.895     ; 1.127      ;
; 1.898 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.886     ; 1.164      ;
; 1.995 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.895     ; 1.252      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.786 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.886     ; 0.933      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.766 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.882     ; 0.917      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.697 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.893     ; 0.837      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.396 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.682     ; 0.747      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ep93xx_end_q'                                                                                      ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node             ; Launch Clock    ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; -0.336 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 0.500        ; 0.469      ; 1.337      ;
; 0.164  ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 1.000        ; 0.469      ; 1.337      ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'start_cycle_pad'                                                                               ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node    ; To Node             ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; 1.198 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 0.500        ; 1.457      ; 0.932      ;
; 1.698 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 1.000        ; 1.457      ; 0.932      ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'bd_oe_pad'                                                                           ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; 1.213 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 0.500        ; 1.457      ; 0.917      ;
; 1.213 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 0.500        ; 1.457      ; 0.917      ;
; 1.713 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 1.000        ; 1.457      ; 0.917      ;
; 1.713 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 1.000        ; 1.457      ; 0.917      ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                     ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                              ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 11.714 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.009     ; 1.642      ;
; 11.714 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.009     ; 1.642      ;
; 11.714 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.009     ; 1.642      ;
; 11.823 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.020     ; 1.522      ;
; 12.051 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.007     ; 1.307      ;
; 12.051 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.007     ; 1.307      ;
; 12.051 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.007     ; 1.307      ;
; 12.051 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.007     ; 1.307      ;
; 12.051 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.007     ; 1.307      ;
; 12.051 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.007     ; 1.307      ;
; 12.051 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.007     ; 1.307      ;
; 12.051 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.007     ; 1.307      ;
; 12.438 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.006      ; 0.933      ;
; 12.438 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.006      ; 0.933      ;
; 12.438 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.006      ; 0.933      ;
; 12.457 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.009      ; 0.917      ;
; 12.457 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.009      ; 0.917      ;
; 12.457 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.009      ; 0.917      ;
; 12.618 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 0.747      ;
; 12.618 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 0.747      ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'bd_oe_pad'                                                                             ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; -0.833 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 0.000        ; 1.457      ; 0.917      ;
; -0.833 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 0.000        ; 1.457      ; 0.917      ;
; -0.333 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; -0.500       ; 1.457      ; 0.917      ;
; -0.333 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; -0.500       ; 1.457      ; 0.917      ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'start_cycle_pad'                                                                                 ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node             ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; -0.818 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 0.000        ; 1.457      ; 0.932      ;
; -0.318 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; -0.500       ; 1.457      ; 0.932      ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                              ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.595 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.747      ;
; 0.595 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.747      ;
; 0.756 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 0.917      ;
; 0.756 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 0.917      ;
; 0.756 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 0.917      ;
; 0.775 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 0.933      ;
; 0.775 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 0.933      ;
; 0.775 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 0.933      ;
; 1.162 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.307      ;
; 1.162 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.307      ;
; 1.162 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.307      ;
; 1.162 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.307      ;
; 1.162 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.307      ;
; 1.162 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.307      ;
; 1.162 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.307      ;
; 1.162 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.307      ;
; 1.390 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.522      ;
; 1.499 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.642      ;
; 1.499 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.642      ;
; 1.499 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.642      ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ep93xx_end_q'                                                                                      ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; Slack ; From Node       ; To Node             ; Launch Clock    ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; 0.716 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 0.000        ; 0.469      ; 1.337      ;
; 1.216 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; -0.500       ; 0.469      ; 1.337      ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.277 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.682     ; 0.747      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.578 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.893     ; 0.837      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.647 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.882     ; 0.917      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.667 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.886     ; 0.933      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'start_cycle_pad'                                                                  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; start_cycle_pad ; Rise       ; start_cycle_pad         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[16]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[16]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[17]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[17]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[18]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[18]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[19]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[19]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[20]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[20]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[21]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[21]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[22]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[22]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[23]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[23]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; epwbm_we_o              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; epwbm_we_o              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; start_cycle_posedge     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; start_cycle_posedge     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[10]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[10]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[11]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[11]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[12]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[12]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[13]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[13]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[14]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[14]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[15]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[15]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[16]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[16]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[17]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[17]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[18]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[18]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[19]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[19]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[1]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[1]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[20]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[20]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[21]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[21]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[22]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[22]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[23]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[23]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[2]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[2]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[3]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[3]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[4]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[4]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[5]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[5]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[6]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[6]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[7]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[7]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[8]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[8]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[9]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[9]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; epwbm_we_o|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; epwbm_we_o|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; start_cycle_pad|combout ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'bd_oe_pad'                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; bd_oe_pad ; Rise       ; bd_oe_pad                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bd_oe_pad ; Fall       ; bd_oe_negedge              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bd_oe_pad ; Fall       ; bd_oe_negedge              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_posedge              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_posedge              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_negedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_negedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_posedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_posedge|clk          ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ep93xx_end_q'                                                                  ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ep93xx_end_q ; Rise       ; start_cycle_negedge     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; start_cycle_negedge     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ep93xx_end_q ; Rise       ; ep93xx_end_q|regout     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; ep93xx_end_q|regout     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ep93xx_end_q ; Rise       ; start_cycle_negedge|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; start_cycle_negedge|clk ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clkgencore|altpll_component|pll|clk[1]'                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; bd_oe_negedge_q                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_address1_q                        ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[0]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[10]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[11]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[12]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[13]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[14]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[15]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[1]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[2]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[3]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[4]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[5]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[6]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[7]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[8]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[9]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_end                               ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_end_q                             ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[0]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[10]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[11]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[12]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[13]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[14]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[15]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[1]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[2]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[3]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[4]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[5]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[6]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[7]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[8]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[9]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_done                               ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_done32                             ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_stb_o                              ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; isa_add1_pad_q                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; start_cycle_negedge_q                    ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; start_cycle_posedge_q                    ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[0]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[10] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[11] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[12] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[13] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[14] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[15] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[1]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[2]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[3]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[4]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[5]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[6]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[7]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[8]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[9]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[0]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[10] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[11] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[12] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[13] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[14] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[15] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[1]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[2]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[3]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[4]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[5]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[6]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[7]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[8]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[9]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[0]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[10] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[11] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[12] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[13] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[14] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[15] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[1]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[2]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[3]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[4]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[5]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[6]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[7]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[8]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[9]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[0]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[10] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[11] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[12] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[13] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[14] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[15] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[1]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[2]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[3]  ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_25mhz_pad'                                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|inclk[0] ;
; 37.620 ; 40.000       ; 2.380          ; Port Rate        ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad                            ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; -0.165 ; -0.165 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; -0.486 ; -0.486 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; -0.427 ; -0.427 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; -0.327 ; -0.327 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; -0.333 ; -0.333 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; -0.483 ; -0.483 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; -0.213 ; -0.213 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; -0.351 ; -0.351 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; -0.165 ; -0.165 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; blue_pad[*]       ; clk_25mhz_pad   ; 2.485  ; 2.485  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 2.264  ; 2.264  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 2.485  ; 2.485  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 2.335  ; 2.335  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 2.173  ; 2.173  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[4]      ; clk_25mhz_pad   ; 2.191  ; 2.191  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 2.561  ; 2.561  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 2.105  ; 2.105  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 2.170  ; 2.170  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 2.402  ; 2.402  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 2.561  ; 2.561  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 2.512  ; 2.512  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 2.524  ; 2.524  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 2.528  ; 2.528  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 2.110  ; 2.110  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 2.435  ; 2.435  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 2.391  ; 2.391  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 2.398  ; 2.398  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 2.267  ; 2.267  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 2.296  ; 2.296  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 2.528  ; 2.528  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 2.242  ; 2.242  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; -0.317 ; -0.317 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; -0.366 ; -0.366 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; -0.317 ; -0.317 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; -0.473 ; -0.473 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; -0.395 ; -0.395 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; -0.614 ; -0.614 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; -0.624 ; -0.624 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; -0.689 ; -0.689 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; -0.640 ; -0.640 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 2.444  ; 2.444  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 2.170  ; 2.170  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 2.288  ; 2.288  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 2.444  ; 2.444  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 2.230  ; 2.230  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 2.476  ; 2.476  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; 2.009  ; 2.009  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 2.403  ; 2.403  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; 2.221  ; 2.221  ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; -0.199 ; -0.199 ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; 2.185  ; 2.185  ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; 2.197  ; 2.197  ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; 2.221  ; 2.221  ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; 0.733  ; 0.733  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 0.065  ; 0.065  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 0.132  ; 0.132  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 0.284  ; 0.284  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 0.194  ; 0.194  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 0.069  ; 0.069  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 0.340  ; 0.340  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 0.204  ; 0.204  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 0.733  ; 0.733  ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 0.314  ; 0.314  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 0.314  ; 0.314  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 0.235  ; 0.235  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 0.201  ; 0.201  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 0.224  ; 0.224  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; -0.096 ; -0.096 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 0.223  ; 0.223  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 0.117  ; 0.117  ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; 2.652  ; 2.652  ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; 2.105  ; 2.105  ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; 2.455  ; 2.455  ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; 2.427  ; 2.427  ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; 2.272  ; 2.272  ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; 0.606  ; 0.606  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; 0.606  ; 0.606  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; 0.547  ; 0.547  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; 0.447  ; 0.447  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; 0.453  ; 0.453  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; 0.603  ; 0.603  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; 0.333  ; 0.333  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; 0.471  ; 0.471  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; 0.285  ; 0.285  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; blue_pad[*]       ; clk_25mhz_pad   ; -2.053 ; -2.053 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; -2.144 ; -2.144 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; -2.365 ; -2.365 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; -2.215 ; -2.215 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; -2.053 ; -2.053 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[4]      ; clk_25mhz_pad   ; -2.071 ; -2.071 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; -1.985 ; -1.985 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; -1.985 ; -1.985 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; -2.050 ; -2.050 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; -2.282 ; -2.282 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; -2.441 ; -2.441 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; -2.392 ; -2.392 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; -2.404 ; -2.404 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; -1.990 ; -1.990 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; -1.990 ; -1.990 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; -2.315 ; -2.315 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; -2.271 ; -2.271 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; -2.278 ; -2.278 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; -2.147 ; -2.147 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; -2.176 ; -2.176 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; -2.408 ; -2.408 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; -2.122 ; -2.122 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; 0.809  ; 0.809  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; 0.486  ; 0.486  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; 0.437  ; 0.437  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; 0.593  ; 0.593  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; 0.515  ; 0.515  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; 0.734  ; 0.734  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; 0.744  ; 0.744  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; 0.809  ; 0.809  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; 0.760  ; 0.760  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; -2.050 ; -2.050 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; -2.050 ; -2.050 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; -2.168 ; -2.168 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; -2.324 ; -2.324 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; -2.110 ; -2.110 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; -2.356 ; -2.356 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; -1.889 ; -1.889 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; -2.283 ; -2.283 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; 0.319  ; 0.319  ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; 0.319  ; 0.319  ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; -2.065 ; -2.065 ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; -2.077 ; -2.077 ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; -2.101 ; -2.101 ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; 0.055  ; 0.055  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 0.055  ; 0.055  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; -0.012 ; -0.012 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; -0.164 ; -0.164 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; -0.074 ; -0.074 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 0.051  ; 0.051  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; -0.220 ; -0.220 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; -0.084 ; -0.084 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; -0.613 ; -0.613 ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 0.216  ; 0.216  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; -0.194 ; -0.194 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; -0.115 ; -0.115 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; -0.081 ; -0.081 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; -0.104 ; -0.104 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 0.216  ; 0.216  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; -0.103 ; -0.103 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 0.003  ; 0.003  ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; -2.532 ; -2.532 ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; -1.985 ; -1.985 ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; -2.335 ; -2.335 ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; -2.307 ; -2.307 ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; -2.152 ; -2.152 ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 5.319 ; 5.319 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 5.111 ; 5.111 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 4.864 ; 4.864 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 5.300 ; 5.300 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 5.104 ; 5.104 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 5.164 ; 5.164 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 5.184 ; 5.184 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 5.319 ; 5.319 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 5.229 ; 5.229 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 4.649 ; 4.649 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 4.472 ; 4.472 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 4.624 ; 4.624 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 4.649 ; 4.649 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 4.464 ; 4.464 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 4.468 ; 4.468 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 3.633 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 4.817 ; 4.817 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[3]   ; clk_25mhz_pad                               ; 4.730 ; 4.730 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[4]   ; clk_25mhz_pad                               ; 4.480 ; 4.480 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 4.705 ; 4.705 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 4.685 ; 4.685 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 4.721 ; 4.721 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 4.817 ; 4.817 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 4.866 ; 4.866 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 4.462 ; 4.462 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 4.588 ; 4.588 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 4.694 ; 4.694 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 4.579 ; 4.579 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 4.866 ; 4.866 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 4.610 ; 4.610 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 4.793 ; 4.793 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 4.829 ; 4.829 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 4.955 ; 4.955 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 4.955 ; 4.955 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 4.827 ; 4.827 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 4.611 ; 4.611 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 4.874 ; 4.874 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 4.727 ; 4.727 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 4.603 ; 4.603 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 4.721 ; 4.721 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 4.465 ; 4.465 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 4.623 ; 4.623 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 4.598 ; 4.598 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 4.623 ; 4.623 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 4.608 ; 4.608 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 4.424 ; 4.424 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 4.577 ; 4.577 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 5.223 ; 5.223 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 4.694 ; 4.694 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 4.461 ; 4.461 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 4.280 ; 4.280 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 4.589 ; 4.589 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 4.694 ; 4.694 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 4.472 ; 4.472 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 4.089 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 4.587 ; 4.587 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;       ; 3.633 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;       ; 4.089 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.783 ; 3.783 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  green_pad[4]     ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.783 ; 3.783 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.921 ; 3.921 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.921 ; 3.921 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.593 ; 3.593 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.593 ; 3.593 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.607 ; 3.607 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.607 ; 3.607 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 4.864 ; 4.864 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 5.111 ; 5.111 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 4.864 ; 4.864 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 5.300 ; 5.300 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 5.104 ; 5.104 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 5.164 ; 5.164 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 5.184 ; 5.184 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 5.319 ; 5.319 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 5.229 ; 5.229 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 4.464 ; 4.464 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 4.472 ; 4.472 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 4.624 ; 4.624 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 4.649 ; 4.649 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 4.464 ; 4.464 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 4.468 ; 4.468 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 3.633 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 4.480 ; 4.480 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[3]   ; clk_25mhz_pad                               ; 4.730 ; 4.730 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[4]   ; clk_25mhz_pad                               ; 4.480 ; 4.480 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 4.705 ; 4.705 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 4.685 ; 4.685 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 4.721 ; 4.721 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 4.817 ; 4.817 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 4.462 ; 4.462 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 4.462 ; 4.462 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 4.588 ; 4.588 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 4.694 ; 4.694 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 4.579 ; 4.579 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 4.866 ; 4.866 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 4.610 ; 4.610 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 4.793 ; 4.793 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 4.829 ; 4.829 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 4.465 ; 4.465 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 4.955 ; 4.955 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 4.827 ; 4.827 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 4.611 ; 4.611 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 4.874 ; 4.874 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 4.727 ; 4.727 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 4.603 ; 4.603 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 4.721 ; 4.721 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 4.465 ; 4.465 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 4.424 ; 4.424 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 4.598 ; 4.598 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 4.623 ; 4.623 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 4.608 ; 4.608 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 4.424 ; 4.424 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 4.577 ; 4.577 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 5.223 ; 5.223 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 4.280 ; 4.280 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 4.461 ; 4.461 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 4.280 ; 4.280 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 4.589 ; 4.589 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 4.694 ; 4.694 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 4.472 ; 4.472 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 4.089 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 4.587 ; 4.587 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;       ; 3.633 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;       ; 4.089 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.783 ; 3.783 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  green_pad[4]     ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.783 ; 3.783 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.921 ; 3.921 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.921 ; 3.921 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.593 ; 3.593 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.593 ; 3.593 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.607 ; 3.607 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.607 ; 3.607 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                      ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise  ; Fall ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 3.285 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.285 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.788 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.394 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.394 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.393 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.393 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.400 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.390 ;      ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.394 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.905 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.394 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.524 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.788 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.875 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.779 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.639 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.865 ;      ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 3.285 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.285 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.788 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.394 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.394 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.393 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.393 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.400 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.390 ;      ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.394 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.905 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.394 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.524 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.788 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.875 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.779 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.639 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.865 ;      ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 4.283 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 4.419 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 4.601 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 4.573 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 4.283 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 4.558 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 4.558 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 4.652 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 4.663 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 4.674 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 4.847 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 4.896 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 4.324 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 4.324 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 4.536 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 4.506 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 4.717 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 4.671 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 4.680 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 4.607 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 4.794 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 4.398 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 4.565 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 4.566 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 4.584 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 4.398 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 4.406 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 4.256 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 4.256 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 4.599 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 3.751 ;      ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 4.664 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 4.664 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 5.167 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 4.773 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 4.773 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 4.772 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 4.772 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 4.779 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 4.769 ;      ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 4.773 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 5.284 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 4.773 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 4.903 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 5.167 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 5.254 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 5.158 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 5.018 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 5.244 ;      ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                              ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise  ; Fall ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 3.285 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.285 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.788 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.394 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.394 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.393 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.393 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.400 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.390 ;      ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.394 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.905 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.394 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.524 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.788 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.875 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.779 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.639 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.865 ;      ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 3.285 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.285 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.788 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.394 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.394 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.393 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.393 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.400 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.390 ;      ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.394 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.905 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.394 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.524 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.788 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.875 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.779 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.639 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.865 ;      ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 4.283 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 4.419 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 4.601 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 4.573 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 4.283 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 4.558 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 4.558 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 4.652 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 4.663 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 4.674 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 4.847 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 4.896 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 4.324 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 4.324 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 4.536 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 4.506 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 4.717 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 4.671 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 4.680 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 4.607 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 4.794 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 4.398 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 4.565 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 4.566 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 4.584 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 4.398 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 4.406 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 4.256 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 4.256 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 4.599 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 3.751 ;      ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 4.316 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 4.316 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 4.819 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 4.425 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 4.425 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 4.424 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 4.424 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 4.431 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 4.421 ;      ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 4.425 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 4.936 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 4.425 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 4.555 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 4.819 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 4.906 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 4.810 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 4.670 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 4.896 ;      ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 3.285     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.285     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.788     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.394     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.394     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.393     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.393     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.400     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.390     ;           ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.394     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.905     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.394     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.524     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.788     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.875     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.779     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.639     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.865     ;           ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 3.285     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.285     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.788     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.394     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.394     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.393     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.393     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.400     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.390     ;           ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.394     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.905     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.394     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.524     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.788     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.875     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.779     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.639     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.865     ;           ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 4.283     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 4.419     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 4.601     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 4.573     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 4.283     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 4.558     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 4.558     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 4.652     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 4.663     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 4.674     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 4.847     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 4.896     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 4.324     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 4.324     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 4.536     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 4.506     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 4.717     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 4.671     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 4.680     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 4.607     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 4.794     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 4.398     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 4.565     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 4.566     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 4.584     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 4.398     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 4.406     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 4.256     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 4.256     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 4.599     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 3.751     ;           ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 4.664     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 4.664     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 5.167     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 4.773     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 4.773     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 4.772     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 4.772     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 4.779     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 4.769     ;           ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 4.773     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 5.284     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 4.773     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 4.903     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 5.167     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 5.254     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 5.158     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 5.018     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 5.244     ;           ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 3.285     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.285     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.788     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.394     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.394     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.393     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.393     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.400     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.390     ;           ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.394     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.905     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.394     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.524     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.788     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.875     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.779     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.639     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.865     ;           ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 3.285     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.285     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.788     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.394     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.394     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.393     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.393     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.400     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.390     ;           ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.394     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.905     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.394     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.524     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.788     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.875     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.779     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.639     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.865     ;           ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 4.283     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 4.419     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 4.601     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 4.573     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 4.283     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 4.558     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 4.558     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 4.652     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 4.663     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 4.674     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 4.847     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 4.896     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 4.324     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 4.324     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 4.536     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 4.506     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 4.717     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 4.671     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 4.680     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 4.607     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 4.794     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 4.398     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 4.565     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 4.566     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 4.584     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 4.398     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 4.406     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 4.256     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 4.256     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 4.599     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 3.751     ;           ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 4.316     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 4.316     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 4.819     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 4.425     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 4.425     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 4.424     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 4.424     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 4.431     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 4.421     ;           ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 4.425     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 4.936     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 4.425     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 4.555     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 4.819     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 4.906     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 4.810     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 4.670     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 4.896     ;           ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                        ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                             ; -6.583    ; -3.588  ; -3.758   ; -1.129  ; -1.941              ;
;  bd_oe_pad                                   ; -0.816    ; 0.215   ; 1.213    ; -1.129  ; -1.941              ;
;  clk_25mhz_pad                               ; N/A       ; N/A     ; N/A      ; N/A     ; 20.000              ;
;  clkgencore|altpll_component|pll|clk[1]      ; -6.583    ; -3.588  ; 8.775    ; 0.595   ; 5.424               ;
;  ep93xx_end_q                                ; N/A       ; N/A     ; -1.453   ; 0.716   ; -0.742              ;
;  start_cycle_pad                             ; 0.235     ; -0.438  ; 1.198    ; -1.097  ; -1.941              ;
;  ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -5.289    ; 0.215   ; -3.424   ; 1.578   ; -0.742              ;
;  ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -4.778    ; 0.215   ; -2.405   ; 1.277   ; -0.742              ;
;  ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -5.336    ; 0.215   ; -3.725   ; 1.647   ; -0.742              ;
;  ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -5.241    ; 0.215   ; -3.758   ; 1.667   ; -0.742              ;
; Design-wide TNS                              ; -1052.724 ; -16.339 ; -14.765  ; -3.355  ; -98.858             ;
;  bd_oe_pad                                   ; -1.324    ; 0.000   ; 0.000    ; -2.258  ; -4.909              ;
;  clk_25mhz_pad                               ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  clkgencore|altpll_component|pll|clk[1]      ; -926.908  ; -16.339 ; 0.000    ; 0.000   ; 0.000               ;
;  ep93xx_end_q                                ; N/A       ; N/A     ; -1.453   ; 0.000   ; -1.484              ;
;  start_cycle_pad                             ; 0.000     ; -0.438  ; 0.000    ; -1.097  ; -39.041             ;
;  ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -34.801   ; 0.000   ; -3.424   ; 0.000   ; -13.356             ;
;  ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -25.866   ; 0.000   ; -2.405   ; 0.000   ; -13.356             ;
;  ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -31.968   ; 0.000   ; -3.725   ; 0.000   ; -13.356             ;
;  ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -31.857   ; 0.000   ; -3.758   ; 0.000   ; -13.356             ;
+----------------------------------------------+-----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; 0.854  ; 0.854  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; 0.033  ; 0.033  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; 0.155  ; 0.155  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; 0.292  ; 0.292  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; 0.224  ; 0.224  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; 0.036  ; 0.036  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; 0.737  ; 0.737  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; 0.219  ; 0.219  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; 0.854  ; 0.854  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; blue_pad[*]       ; clk_25mhz_pad   ; 6.725  ; 6.725  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 5.862  ; 5.862  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 6.725  ; 6.725  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 6.369  ; 6.369  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 5.734  ; 5.734  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[4]      ; clk_25mhz_pad   ; 5.641  ; 5.641  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 7.022  ; 7.022  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 5.555  ; 5.555  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 5.741  ; 5.741  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 6.414  ; 6.414  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 7.022  ; 7.022  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 6.759  ; 6.759  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 6.638  ; 6.638  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 6.718  ; 6.718  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 5.604  ; 5.604  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 6.718  ; 6.718  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 6.715  ; 6.715  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 6.707  ; 6.707  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 6.039  ; 6.039  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 6.099  ; 6.099  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 6.621  ; 6.621  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 5.849  ; 5.849  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; 0.340  ; 0.340  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; 0.250  ; 0.250  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; 0.340  ; 0.340  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; -0.006 ; -0.006 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; 0.218  ; 0.218  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; -0.206 ; -0.206 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; -0.210 ; -0.210 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; -0.489 ; -0.489 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; -0.250 ; -0.250 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 6.537  ; 6.537  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 5.862  ; 5.862  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 6.058  ; 6.058  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 6.537  ; 6.537  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 5.672  ; 5.672  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 6.464  ; 6.464  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; 4.785  ; 4.785  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 6.424  ; 6.424  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; 4.978  ; 4.978  ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; 0.325  ; 0.325  ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; 4.796  ; 4.796  ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; 4.774  ; 4.774  ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; 4.978  ; 4.978  ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; 2.880  ; 2.880  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 1.003  ; 1.003  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 1.133  ; 1.133  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 1.579  ; 1.579  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 1.406  ; 1.406  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 1.006  ; 1.006  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 1.708  ; 1.708  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 1.191  ; 1.191  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 2.880  ; 2.880  ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 1.628  ; 1.628  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 1.628  ; 1.628  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 1.309  ; 1.309  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 1.362  ; 1.362  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 1.504  ; 1.504  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 0.736  ; 0.736  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 1.626  ; 1.626  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 1.132  ; 1.132  ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; 5.926  ; 5.926  ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; 4.651  ; 4.651  ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; 5.479  ; 5.479  ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; 5.339  ; 5.339  ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; 5.101  ; 5.101  ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; 0.606  ; 0.606  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; 0.606  ; 0.606  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; 0.547  ; 0.547  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; 0.447  ; 0.447  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; 0.453  ; 0.453  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; 0.603  ; 0.603  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; 0.333  ; 0.333  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; 0.471  ; 0.471  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; 0.285  ; 0.285  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; blue_pad[*]       ; clk_25mhz_pad   ; -2.053 ; -2.053 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; -2.144 ; -2.144 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; -2.365 ; -2.365 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; -2.215 ; -2.215 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; -2.053 ; -2.053 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[4]      ; clk_25mhz_pad   ; -2.071 ; -2.071 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; -1.985 ; -1.985 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; -1.985 ; -1.985 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; -2.050 ; -2.050 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; -2.282 ; -2.282 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; -2.441 ; -2.441 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; -2.392 ; -2.392 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; -2.404 ; -2.404 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; -1.990 ; -1.990 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; -1.990 ; -1.990 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; -2.315 ; -2.315 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; -2.271 ; -2.271 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; -2.278 ; -2.278 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; -2.147 ; -2.147 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; -2.176 ; -2.176 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; -2.408 ; -2.408 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; -2.122 ; -2.122 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; 0.809  ; 0.809  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; 0.486  ; 0.486  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; 0.437  ; 0.437  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; 0.593  ; 0.593  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; 0.515  ; 0.515  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; 0.734  ; 0.734  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; 0.744  ; 0.744  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; 0.809  ; 0.809  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; 0.760  ; 0.760  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; -2.050 ; -2.050 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; -2.050 ; -2.050 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; -2.168 ; -2.168 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; -2.324 ; -2.324 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; -2.110 ; -2.110 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; -2.356 ; -2.356 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; -1.889 ; -1.889 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; -2.283 ; -2.283 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; 0.319  ; 0.319  ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; 0.319  ; 0.319  ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; -2.065 ; -2.065 ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; -2.077 ; -2.077 ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; -2.101 ; -2.101 ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; 0.055  ; 0.055  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 0.055  ; 0.055  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; -0.012 ; -0.012 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; -0.164 ; -0.164 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; -0.074 ; -0.074 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 0.051  ; 0.051  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; -0.220 ; -0.220 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; -0.084 ; -0.084 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; -0.613 ; -0.613 ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 0.216  ; 0.216  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; -0.194 ; -0.194 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; -0.115 ; -0.115 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; -0.081 ; -0.081 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; -0.104 ; -0.104 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 0.216  ; 0.216  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; -0.103 ; -0.103 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 0.003  ; 0.003  ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; -2.532 ; -2.532 ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; -1.985 ; -1.985 ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; -2.335 ; -2.335 ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; -2.307 ; -2.307 ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; -2.152 ; -2.152 ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                        ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 11.703 ; 11.703 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 11.134 ; 11.134 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 10.367 ; 10.367 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 11.598 ; 11.598 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 11.116 ; 11.116 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 11.274 ; 11.274 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 11.427 ; 11.427 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 11.703 ; 11.703 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 11.402 ; 11.402 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 9.635  ; 9.635  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 9.362  ; 9.362  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 9.586  ; 9.586  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 9.635  ; 9.635  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 9.360  ; 9.360  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 9.378  ; 9.378  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 7.016  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 10.255 ; 10.255 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[3]   ; clk_25mhz_pad                               ; 9.785  ; 9.785  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[4]   ; clk_25mhz_pad                               ; 9.171  ; 9.171  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 9.913  ; 9.913  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 9.881  ; 9.881  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 9.932  ; 9.932  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 10.255 ; 10.255 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 10.362 ; 10.362 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 8.970  ; 8.970  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 9.547  ; 9.547  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 9.912  ; 9.912  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 9.516  ; 9.516  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 10.362 ; 10.362 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 9.563  ; 9.563  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 10.223 ; 10.223 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 10.273 ; 10.273 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 10.574 ; 10.574 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 10.574 ; 10.574 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 10.032 ; 10.032 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 9.527  ; 9.527  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 10.394 ; 10.394 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 9.827  ; 9.827  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 9.584  ; 9.584  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 9.966  ; 9.966  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 9.185  ; 9.185  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 9.599  ; 9.599  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 9.561  ; 9.561  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 9.599  ; 9.599  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 9.571  ; 9.571  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 9.284  ; 9.284  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 9.527  ; 9.527  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 11.708 ; 11.708 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 9.900  ; 9.900  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 9.380  ; 9.380  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 8.861  ; 8.861  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 9.554  ; 9.554  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 9.900  ; 9.900  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 9.363  ; 9.363  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 8.526  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 9.513  ; 9.513  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;        ; 7.016  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;        ; 8.526  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.601  ; 8.601  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  green_pad[4]     ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.601  ; 8.601  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 8.793  ; 8.793  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 8.793  ; 8.793  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 7.721  ; 7.721  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 7.721  ; 7.721  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 7.748  ; 7.748  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 7.748  ; 7.748  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 4.864 ; 4.864 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 5.111 ; 5.111 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 4.864 ; 4.864 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 5.300 ; 5.300 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 5.104 ; 5.104 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 5.164 ; 5.164 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 5.184 ; 5.184 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 5.319 ; 5.319 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 5.229 ; 5.229 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 4.464 ; 4.464 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 4.472 ; 4.472 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 4.624 ; 4.624 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 4.649 ; 4.649 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 4.464 ; 4.464 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 4.468 ; 4.468 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 3.633 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 4.480 ; 4.480 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[3]   ; clk_25mhz_pad                               ; 4.730 ; 4.730 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[4]   ; clk_25mhz_pad                               ; 4.480 ; 4.480 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 4.705 ; 4.705 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 4.685 ; 4.685 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 4.721 ; 4.721 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 4.817 ; 4.817 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 4.462 ; 4.462 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 4.462 ; 4.462 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 4.588 ; 4.588 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 4.694 ; 4.694 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 4.579 ; 4.579 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 4.866 ; 4.866 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 4.610 ; 4.610 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 4.793 ; 4.793 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 4.829 ; 4.829 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 4.465 ; 4.465 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 4.955 ; 4.955 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 4.827 ; 4.827 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 4.611 ; 4.611 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 4.874 ; 4.874 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 4.727 ; 4.727 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 4.603 ; 4.603 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 4.721 ; 4.721 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 4.465 ; 4.465 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 4.424 ; 4.424 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 4.598 ; 4.598 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 4.623 ; 4.623 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 4.608 ; 4.608 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 4.424 ; 4.424 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 4.577 ; 4.577 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 5.223 ; 5.223 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 4.280 ; 4.280 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 4.461 ; 4.461 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 4.280 ; 4.280 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 4.589 ; 4.589 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 4.694 ; 4.694 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 4.472 ; 4.472 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 4.089 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 4.587 ; 4.587 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;       ; 3.633 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;       ; 4.089 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.783 ; 3.783 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  green_pad[4]     ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.783 ; 3.783 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.921 ; 3.921 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.921 ; 3.921 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.593 ; 3.593 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.593 ; 3.593 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.607 ; 3.607 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.607 ; 3.607 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; bd_oe_pad                                   ; bd_oe_pad                                   ; 1        ; 1        ; 0        ; 1        ;
; start_cycle_pad                             ; bd_oe_pad                                   ; 0        ; 0        ; 1        ; 0        ;
; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1]      ; 1        ; 1        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1]      ; 1394     ; 0        ; 0        ; 0        ;
; ep93xx_end_q                                ; clkgencore|altpll_component|pll|clk[1]      ; 1        ; 0        ; 0        ; 0        ;
; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1]      ; 8157     ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 1        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ep93xx_end_q                                ; start_cycle_pad                             ; 1        ; 0        ; 0        ; 0        ;
; start_cycle_pad                             ; start_cycle_pad                             ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 44       ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; bd_oe_pad                                   ; bd_oe_pad                                   ; 1        ; 1        ; 0        ; 1        ;
; start_cycle_pad                             ; bd_oe_pad                                   ; 0        ; 0        ; 1        ; 0        ;
; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1]      ; 1        ; 1        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1]      ; 1394     ; 0        ; 0        ; 0        ;
; ep93xx_end_q                                ; clkgencore|altpll_component|pll|clk[1]      ; 1        ; 0        ; 0        ; 0        ;
; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1]      ; 8157     ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 1        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ep93xx_end_q                                ; start_cycle_pad                             ; 1        ; 0        ; 0        ; 0        ;
; start_cycle_pad                             ; start_cycle_pad                             ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 44       ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                               ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; ep93xx_end_q                           ; bd_oe_pad                                   ; 1        ; 1        ; 1        ; 1        ;
; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1]      ; 20       ; 0        ; 0        ; 0        ;
; start_cycle_pad                        ; ep93xx_end_q                                ; 1        ; 1        ; 0        ; 0        ;
; ep93xx_end_q                           ; start_cycle_pad                             ; 1        ; 1        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1        ; 0        ; 0        ; 0        ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; ep93xx_end_q                           ; bd_oe_pad                                   ; 1        ; 1        ; 1        ; 1        ;
; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1]      ; 20       ; 0        ; 0        ; 0        ;
; start_cycle_pad                        ; ep93xx_end_q                                ; 1        ; 1        ; 0        ; 0        ;
; ep93xx_end_q                           ; start_cycle_pad                             ; 1        ; 1        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1        ; 0        ; 0        ; 0        ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 51    ; 51   ;
; Unconstrained Input Port Paths  ; 82    ; 82   ;
; Unconstrained Output Ports      ; 53    ; 53   ;
; Unconstrained Output Port Paths ; 127   ; 127  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Mar  6 12:52:40 2014
Info: Command: quartus_sta ts7300_opencore -c ts7300_top
Info: qsta_default_script.tcl version: #1
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ts7300_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25mhz_pad clk_25mhz_pad
    Info (332110): create_generated_clock -source {clkgencore|altpll_component|pll|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {clkgencore|altpll_component|pll|clk[1]} {clkgencore|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ts7300_usercore:usercore|pwm:PWM_2|slow_clk ts7300_usercore:usercore|pwm:PWM_2|slow_clk
    Info (332105): create_clock -period 1.000 -name start_cycle_pad start_cycle_pad
    Info (332105): create_clock -period 1.000 -name bd_oe_pad bd_oe_pad
    Info (332105): create_clock -period 1.000 -name ep93xx_end_q ep93xx_end_q
    Info (332105): create_clock -period 1.000 -name ts7300_usercore:usercore|pwm:PWM_3|slow_clk ts7300_usercore:usercore|pwm:PWM_3|slow_clk
    Info (332105): create_clock -period 1.000 -name ts7300_usercore:usercore|pwm:PWM_4|slow_clk ts7300_usercore:usercore|pwm:PWM_4|slow_clk
    Info (332105): create_clock -period 1.000 -name ts7300_usercore:usercore|pwm:PWM_1|slow_clk ts7300_usercore:usercore|pwm:PWM_1|slow_clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.583
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.583      -926.908 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):    -5.336       -31.968 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -5.289       -34.801 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -5.241       -31.857 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -4.778       -25.866 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -0.816        -1.324 bd_oe_pad 
    Info (332119):     0.235         0.000 start_cycle_pad 
Info (332146): Worst-case hold slack is -3.588
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.588       -16.339 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):     0.095         0.000 start_cycle_pad 
    Info (332119):     0.499         0.000 bd_oe_pad 
    Info (332119):     0.499         0.000 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):     0.499         0.000 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):     0.499         0.000 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):     0.499         0.000 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
Info (332146): Worst-case recovery slack is -3.758
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.758        -3.758 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -3.725        -3.725 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -3.424        -3.424 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -2.405        -2.405 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -1.453        -1.453 ep93xx_end_q 
    Info (332119):     1.331         0.000 start_cycle_pad 
    Info (332119):     1.363         0.000 bd_oe_pad 
    Info (332119):     8.775         0.000 clkgencore|altpll_component|pll|clk[1] 
Info (332146): Worst-case removal slack is -1.129
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.129        -2.258 bd_oe_pad 
    Info (332119):    -1.097        -1.097 start_cycle_pad 
    Info (332119):     1.361         0.000 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):     1.687         0.000 ep93xx_end_q 
    Info (332119):     2.140         0.000 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):     3.159         0.000 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):     3.460         0.000 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):     3.493         0.000 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
Info (332146): Worst-case minimum pulse width slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941       -39.041 start_cycle_pad 
    Info (332119):    -1.941        -4.909 bd_oe_pad 
    Info (332119):    -0.742       -13.356 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -0.742       -13.356 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -0.742       -13.356 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -0.742       -13.356 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -0.742        -1.484 ep93xx_end_q 
    Info (332119):     5.424         0.000 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):    20.000         0.000 clk_25mhz_pad 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.150
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.150       -15.070 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -2.121       -15.945 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -2.114       -15.042 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -1.964       -13.292 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -1.877      -267.557 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):     0.057         0.000 bd_oe_pad 
    Info (332119):     0.665         0.000 start_cycle_pad 
Info (332146): Worst-case hold slack is -1.950
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.950       -10.318 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):    -0.438        -0.438 start_cycle_pad 
    Info (332119):     0.215         0.000 bd_oe_pad 
    Info (332119):     0.215         0.000 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):     0.215         0.000 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):     0.215         0.000 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):     0.215         0.000 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
Info (332146): Worst-case recovery slack is -1.786
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.786        -1.786 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -1.766        -1.766 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -1.697        -1.697 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -1.396        -1.396 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -0.336        -0.336 ep93xx_end_q 
    Info (332119):     1.198         0.000 start_cycle_pad 
    Info (332119):     1.213         0.000 bd_oe_pad 
    Info (332119):    11.714         0.000 clkgencore|altpll_component|pll|clk[1] 
Info (332146): Worst-case removal slack is -0.833
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.833        -1.666 bd_oe_pad 
    Info (332119):    -0.818        -0.818 start_cycle_pad 
    Info (332119):     0.595         0.000 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):     0.716         0.000 ep93xx_end_q 
    Info (332119):     1.277         0.000 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):     1.578         0.000 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):     1.647         0.000 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):     1.667         0.000 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -26.380 start_cycle_pad 
    Info (332119):    -1.380        -3.380 bd_oe_pad 
    Info (332119):    -0.500        -9.000 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -0.500        -9.000 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -0.500        -9.000 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -0.500        -9.000 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -0.500        -1.000 ep93xx_end_q 
    Info (332119):     5.666         0.000 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):    20.000         0.000 clk_25mhz_pad 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 495 megabytes
    Info: Processing ended: Thu Mar  6 12:52:44 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


