/***************************************************************************************
* Copyright (c) 2020-2022 Institute of Computing Technology, Chinese Academy of Sciences
*
* NEMU is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at:
*          http://license.coscl.org.cn/MulanPSL2
*
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
*
* See the Mulan PSL v2 for more details.
***************************************************************************************/

#ifndef __CSR_H__
#define __CSR_H__

//no mhartid here

#define CSRS(f) \
  f(frm        , 0x002) \
  f(menvcfg    , 0x30a) \
  f(mstateen0  , 0x30c) f(mstateen1  , 0x30d) f(mstateen2  , 0x30e) f(mstateen3  , 0x30f) \
  f(mstatus    , 0x300) f(medeleg    , 0x302) f(mideleg    , 0x303) \
  f(mie        , 0x304) f(mtvec      , 0x305) f(mcounteren , 0x306) \
  f(mscratch   , 0x340) f(mepc       , 0x341) f(mcause     , 0x342) \
  f(mtval      , 0x343) f(mip        , 0x344) \
  f(pmpcfg0    , 0x3a0) f(pmpcfg2    , 0x3a2) \
  f(pmpaddr0   , 0x3b0) f(pmpaddr1   , 0x3b1) f(pmpaddr2   , 0x3b2) f(pmpaddr3   , 0x3b3) \
  f(pmpaddr4   , 0x3b4) f(pmpaddr5   , 0x3b5) f(pmpaddr6   , 0x3b6) f(pmpaddr7   , 0x3b7) \
  f(pmpaddr8   , 0x3b8) f(pmpaddr9   , 0x3b9) f(pmpaddr10  , 0x3ba) f(pmpaddr11  , 0x3bb) \
  f(pmpaddr12  , 0x3bc) f(pmpaddr13  , 0x3bd) f(pmpaddr14  , 0x3be) f(pmpaddr15  , 0x3bf) \
  f(stvec      , 0x105) f(scounteren , 0x106) \
  f(sscratch   , 0x140) f(sepc       , 0x141) f(scause     , 0x142) \
  f(stval      , 0x143) \
  f(senvcfg    , 0x10a) \
  f(sstateen0  , 0x10c) f(sstateen1  , 0x10d) f(sstateen2  , 0x10e) f(sstateen3  , 0x10f) \
  f(satp       , 0x180)

#define NOP \
  addi x0, x0, 0;

#define HCSRS(f) \
  f(hstatus    , 0x600) f(hedeleg    , 0x602) f(hideleg    , 0x603) \
  f(hcounteren , 0x606) f(hgeie      , 0x607) \
  f(htval      , 0x643) f(hip        , 0x644) f(hvip       , 0x645) \
  f(htinst     , 0x64A) f(henvcfg    , 0x60A) \
  f(hstateen0  , 0x60c) f(hstateen1  , 0x60d) f(hstateen2  , 0x60e) f(hstateen3  , 0x60f) \
  f(hgatp      , 0x680) \
  f(vsstatus   , 0x200) f(vstvec     , 0x205) \
  f(vsscratch  , 0x240) f(vsepc      , 0x241) f(vscause    , 0x242) \
  f(vstval     , 0x243) f(vsip       , 0x244) f(vsatp      , 0x280) \
  f(mtval2     , 0x34b) f(mtinst     , 0x34A)

#define VL_ID (0xc20)
#define VTYPE_ID (0xc21)
#define VLENB_ID (0xc22)

#define VTYPE_VL_RESTORE \
  csrr t3, CSR_MSTATUS; \
  li t0, MSTATUS_VS; \
  csrs  CSR_MSTATUS, t0; \
  li t0, 2; \
  vsetvli x0, t0, e64, m1, ta, ma; \
  li t0, CSR_REG_CPT_ADDR; \
  jal ra, get_restorer_entry_pc; \
  add t0, t0, s1; \
  li t2,VTYPE_ID;\
  slli t2,t2,3; \
  add t2,t0,t2; \
  ld t4,(t2);\
  li t2,VL_ID;\
  slli t2,t2,3; \
  add t2,t0,t2; \
  ld t5,(t2);\

#define RESTORE_VECTOR_REG(reg) \
  ld t0, 0(sp); \
  ld t1, 8(sp); \
  vmv.v.x reg, t0; \
  vslide1down.vx reg, reg, t1; \
  addi sp,sp,16; \

#define RESTORE_VECTORS(f) \
  VTYPE_VL_RESTORE; \
  li sp, VECTOR_REG_CPT_ADDR; \
  jal ra, get_restorer_entry_pc; \
  add sp, sp, s1; \
  RESTORE_VECTOR_REG(v0) \
  RESTORE_VECTOR_REG(v1) \
  RESTORE_VECTOR_REG(v2) \
  RESTORE_VECTOR_REG(v3) \
  RESTORE_VECTOR_REG(v4) \
  RESTORE_VECTOR_REG(v5) \
  RESTORE_VECTOR_REG(v6) \
  RESTORE_VECTOR_REG(v7) \
  RESTORE_VECTOR_REG(v8) \
  RESTORE_VECTOR_REG(v9) \
  RESTORE_VECTOR_REG(v10) \
  RESTORE_VECTOR_REG(v11) \
  RESTORE_VECTOR_REG(v12) \
  RESTORE_VECTOR_REG(v13) \
  RESTORE_VECTOR_REG(v14) \
  RESTORE_VECTOR_REG(v15) \
  RESTORE_VECTOR_REG(v16) \
  RESTORE_VECTOR_REG(v17) \
  RESTORE_VECTOR_REG(v18) \
  RESTORE_VECTOR_REG(v19) \
  RESTORE_VECTOR_REG(v20) \
  RESTORE_VECTOR_REG(v21) \
  RESTORE_VECTOR_REG(v22) \
  RESTORE_VECTOR_REG(v23) \
  RESTORE_VECTOR_REG(v24) \
  RESTORE_VECTOR_REG(v25) \
  RESTORE_VECTOR_REG(v26) \
  RESTORE_VECTOR_REG(v27) \
  RESTORE_VECTOR_REG(v28) \
  RESTORE_VECTOR_REG(v29) \
  RESTORE_VECTOR_REG(v30) \
  RESTORE_VECTOR_REG(v31) \
  vsetvl x0, t5, t4; \
  csrw CSR_MSTATUS, t3; \


//#else
//#define VCSRS(f) NOP;
//#define RESTORE_VECTORS(f) NOP;
//#endif // CONFIG_RVV

#define CSRS_RESTORE(name, addr) \
  li t2, addr; \
  slli t2, t2, 3; \
  add t2, t0, t2; \
  ld t1, (t2); \
  csrw addr, t1; \

#endif
