{
  "module_name": "pxa168fb.h",
  "hash_id": "7af4a42a941a9e39bde947e4293b63a18176ffc60b8864aabcebafd056a17c76",
  "original_prompt": "Ingested from linux-6.6.14/drivers/video/fbdev/pxa168fb.h",
  "human_readable_source": " \n#ifndef __PXA168FB_H__\n#define __PXA168FB_H__\n\n \n \n#define\tLCD_SPU_DMA_START_ADDR_Y0\t\t0x00C0\n#define\tLCD_SPU_DMA_START_ADDR_U0\t\t0x00C4\n#define\tLCD_SPU_DMA_START_ADDR_V0\t\t0x00C8\n#define LCD_CFG_DMA_START_ADDR_0\t\t0x00CC  \n#define\tLCD_SPU_DMA_START_ADDR_Y1\t\t0x00D0\n#define\tLCD_SPU_DMA_START_ADDR_U1\t\t0x00D4\n#define\tLCD_SPU_DMA_START_ADDR_V1\t\t0x00D8\n#define LCD_CFG_DMA_START_ADDR_1\t\t0x00DC  \n\n \n#define LCD_SPU_DMA_PITCH_YC\t\t\t0x00E0\n#define     SPU_DMA_PITCH_C(c)\t\t\t((c) << 16)\n#define     SPU_DMA_PITCH_Y(y)\t\t\t(y)\n#define LCD_SPU_DMA_PITCH_UV\t\t\t0x00E4\n#define     SPU_DMA_PITCH_V(v)\t\t\t((v) << 16)\n#define     SPU_DMA_PITCH_U(u)\t\t\t(u)\n\n \n#define LCD_SPUT_DMA_OVSA_HPXL_VLN\t\t0x00E8\n#define     CFG_DMA_OVSA_VLN(y)\t\t\t((y) << 16)  \n#define     CFG_DMA_OVSA_HPXL(x)\t\t(x)      \n\n \n#define LCD_SPU_DMA_HPXL_VLN\t\t\t0x00EC\n#define     CFG_DMA_VLN(y)\t\t\t((y) << 16)\n#define     CFG_DMA_HPXL(x)\t\t\t(x)\n\n \n#define LCD_SPU_DZM_HPXL_VLN\t\t\t0x00F0\n#define     CFG_DZM_VLN(y)\t\t\t((y) << 16)\n#define     CFG_DZM_HPXL(x)\t\t\t(x)\n\n \n#define LCD_CFG_GRA_START_ADDR0\t\t\t0x00F4\n#define LCD_CFG_GRA_START_ADDR1\t\t\t0x00F8\n\n \n#define LCD_CFG_GRA_PITCH\t\t\t0x00FC\n\n \n#define LCD_SPU_GRA_OVSA_HPXL_VLN\t\t0x0100\n#define     CFG_GRA_OVSA_VLN(y)\t\t\t((y) << 16)\n#define     CFG_GRA_OVSA_HPXL(x)\t\t(x)\n\n \n#define LCD_SPU_GRA_HPXL_VLN\t\t\t0x0104\n#define     CFG_GRA_VLN(y)\t\t\t((y) << 16)\n#define     CFG_GRA_HPXL(x)\t\t\t(x)\n\n \n#define LCD_SPU_GZM_HPXL_VLN\t\t\t0x0108\n#define     CFG_GZM_VLN(y)\t\t\t((y) << 16)\n#define     CFG_GZM_HPXL(x)\t\t\t(x)\n\n \n#define LCD_SPU_HWC_OVSA_HPXL_VLN\t\t0x010C\n#define     CFG_HWC_OVSA_VLN(y)\t\t\t((y) << 16)\n#define     CFG_HWC_OVSA_HPXL(x)\t\t(x)\n\n \n#define LCD_SPU_HWC_HPXL_VLN\t\t\t0x0110\n#define     CFG_HWC_VLN(y)\t\t\t((y) << 16)\n#define     CFG_HWC_HPXL(x)\t\t\t(x)\n\n \n#define LCD_SPUT_V_H_TOTAL\t\t\t0x0114\n#define     CFG_V_TOTAL(y)\t\t\t((y) << 16)\n#define     CFG_H_TOTAL(x)\t\t\t(x)\n\n \n#define LCD_SPU_V_H_ACTIVE\t\t\t0x0118\n#define     CFG_V_ACTIVE(y)\t\t\t((y) << 16)\n#define     CFG_H_ACTIVE(x)\t\t\t(x)\n\n \n#define LCD_SPU_H_PORCH\t\t\t\t0x011C\n#define     CFG_H_BACK_PORCH(b)\t\t\t((b) << 16)\n#define     CFG_H_FRONT_PORCH(f)\t\t(f)\n#define LCD_SPU_V_PORCH\t\t\t\t0x0120\n#define     CFG_V_BACK_PORCH(b)\t\t\t((b) << 16)\n#define     CFG_V_FRONT_PORCH(f)\t\t(f)\n\n \n#define LCD_SPU_BLANKCOLOR\t\t\t0x0124\n#define     CFG_BLANKCOLOR_MASK\t\t\t0x00FFFFFF\n#define     CFG_BLANKCOLOR_R_MASK\t\t0x000000FF\n#define     CFG_BLANKCOLOR_G_MASK\t\t0x0000FF00\n#define     CFG_BLANKCOLOR_B_MASK\t\t0x00FF0000\n\n \n#define LCD_SPU_ALPHA_COLOR1\t\t\t0x0128\n#define     CFG_HWC_COLOR1\t\t\t0x00FFFFFF\n#define     CFG_HWC_COLOR1_R(red)\t\t((red) << 16)\n#define     CFG_HWC_COLOR1_G(green)\t\t((green) << 8)\n#define     CFG_HWC_COLOR1_B(blue)\t\t(blue)\n#define     CFG_HWC_COLOR1_R_MASK\t\t0x000000FF\n#define     CFG_HWC_COLOR1_G_MASK\t\t0x0000FF00\n#define     CFG_HWC_COLOR1_B_MASK\t\t0x00FF0000\n#define LCD_SPU_ALPHA_COLOR2\t\t\t0x012C\n#define     CFG_HWC_COLOR2\t\t\t0x00FFFFFF\n#define     CFG_HWC_COLOR2_R_MASK\t\t0x000000FF\n#define     CFG_HWC_COLOR2_G_MASK\t\t0x0000FF00\n#define     CFG_HWC_COLOR2_B_MASK\t\t0x00FF0000\n\n \n#define LCD_SPU_COLORKEY_Y\t\t\t0x0130\n#define     CFG_CKEY_Y2(y2)\t\t\t((y2) << 24)\n#define     CFG_CKEY_Y2_MASK\t\t\t0xFF000000\n#define     CFG_CKEY_Y1(y1)\t\t\t((y1) << 16)\n#define     CFG_CKEY_Y1_MASK\t\t\t0x00FF0000\n#define     CFG_CKEY_Y(y)\t\t\t((y) << 8)\n#define     CFG_CKEY_Y_MASK\t\t\t0x0000FF00\n#define     CFG_ALPHA_Y(y)\t\t\t(y)\n#define     CFG_ALPHA_Y_MASK\t\t\t0x000000FF\n#define LCD_SPU_COLORKEY_U\t\t\t0x0134\n#define     CFG_CKEY_U2(u2)\t\t\t((u2) << 24)\n#define     CFG_CKEY_U2_MASK\t\t\t0xFF000000\n#define     CFG_CKEY_U1(u1)\t\t\t((u1) << 16)\n#define     CFG_CKEY_U1_MASK\t\t\t0x00FF0000\n#define     CFG_CKEY_U(u)\t\t\t((u) << 8)\n#define     CFG_CKEY_U_MASK\t\t\t0x0000FF00\n#define     CFG_ALPHA_U(u)\t\t\t(u)\n#define     CFG_ALPHA_U_MASK\t\t\t0x000000FF\n#define LCD_SPU_COLORKEY_V\t\t\t0x0138\n#define     CFG_CKEY_V2(v2)\t\t\t((v2) << 24)\n#define     CFG_CKEY_V2_MASK\t\t\t0xFF000000\n#define     CFG_CKEY_V1(v1)\t\t\t((v1) << 16)\n#define     CFG_CKEY_V1_MASK\t\t\t0x00FF0000\n#define     CFG_CKEY_V(v)\t\t\t((v) << 8)\n#define     CFG_CKEY_V_MASK\t\t\t0x0000FF00\n#define     CFG_ALPHA_V(v)\t\t\t(v)\n#define     CFG_ALPHA_V_MASK\t\t\t0x000000FF\n\n \n#define LCD_SPU_SPI_RXDATA\t\t\t0x0140\n\n \n#define LCD_SPU_ISA_RSDATA\t\t\t0x0144\n#define     ISA_RXDATA_16BIT_1_DATA_MASK\t0x000000FF\n#define     ISA_RXDATA_16BIT_2_DATA_MASK\t0x0000FF00\n#define     ISA_RXDATA_16BIT_3_DATA_MASK\t0x00FF0000\n#define     ISA_RXDATA_16BIT_4_DATA_MASK\t0xFF000000\n#define     ISA_RXDATA_32BIT_1_DATA_MASK\t0x00FFFFFF\n\n \n#define LCD_SPU_HWC_RDDAT\t\t\t0x0158\n\n \n#define LCD_SPU_GAMMA_RDDAT\t\t\t0x015c\n#define     CFG_GAMMA_RDDAT_MASK\t\t0x000000FF\n\n \n#define LCD_SPU_PALETTE_RDDAT\t\t\t0x0160\n#define     CFG_PALETTE_RDDAT_MASK\t\t0x00FFFFFF\n\n \n#define LCD_SPU_IOPAD_IN\t\t\t0x0178\n#define     CFG_IOPAD_IN_MASK\t\t\t0x0FFFFFFF\n\n \n#define LCD_CFG_RDREG5F\t\t\t\t0x017C\n#define     IRE_FRAME_CNT_MASK\t\t\t0x000000C0\n#define     IPE_FRAME_CNT_MASK\t\t\t0x00000030\n#define     GRA_FRAME_CNT_MASK\t\t\t0x0000000C   \n#define     DMA_FRAME_CNT_MASK\t\t\t0x00000003   \n\n \n#define LCD_SPU_SPI_CTRL\t\t\t0x0180\n#define     CFG_SCLKCNT(div)\t\t\t((div) << 24)   \n#define     CFG_SCLKCNT_MASK\t\t\t0xFF000000\n#define     CFG_RXBITS(rx)\t\t\t((rx) << 16)    \n#define     CFG_RXBITS_MASK\t\t\t0x00FF0000\n#define     CFG_TXBITS(tx)\t\t\t((tx) << 8)     \n#define     CFG_TXBITS_MASK\t\t\t0x0000FF00\n#define     CFG_CLKINV(clk)\t\t\t((clk) << 7)\n#define     CFG_CLKINV_MASK\t\t\t0x00000080\n#define     CFG_KEEPXFER(transfer)\t\t((transfer) << 6)\n#define     CFG_KEEPXFER_MASK\t\t\t0x00000040\n#define     CFG_RXBITSTO0(rx)\t\t\t((rx) << 5)\n#define     CFG_RXBITSTO0_MASK\t\t\t0x00000020\n#define     CFG_TXBITSTO0(tx)\t\t\t((tx) << 4)\n#define     CFG_TXBITSTO0_MASK\t\t\t0x00000010\n#define     CFG_SPI_ENA(spi)\t\t\t((spi) << 3)\n#define     CFG_SPI_ENA_MASK\t\t\t0x00000008\n#define     CFG_SPI_SEL(spi)\t\t\t((spi) << 2)\n#define     CFG_SPI_SEL_MASK\t\t\t0x00000004\n#define     CFG_SPI_3W4WB(wire)\t\t\t((wire) << 1)\n#define     CFG_SPI_3W4WB_MASK\t\t\t0x00000002\n#define     CFG_SPI_START(start)\t\t(start)\n#define     CFG_SPI_START_MASK\t\t\t0x00000001\n\n \n#define LCD_SPU_SPI_TXDATA\t\t\t0x0184\n\n \n#define LCD_SPU_SMPN_CTRL\t\t\t0x0188\n\n \n#define LCD_SPU_DMA_CTRL0\t\t\t0x0190\n#define     CFG_NOBLENDING(nb)\t\t\t((nb) << 31)\n#define     CFG_NOBLENDING_MASK\t\t\t0x80000000\n#define     CFG_GAMMA_ENA(gn)\t\t\t((gn) << 30)\n#define     CFG_GAMMA_ENA_MASK\t\t\t0x40000000\n#define     CFG_CBSH_ENA(cn)\t\t\t((cn) << 29)\n#define     CFG_CBSH_ENA_MASK\t\t\t0x20000000\n#define     CFG_PALETTE_ENA(pn)\t\t\t((pn) << 28)\n#define     CFG_PALETTE_ENA_MASK\t\t0x10000000\n#define     CFG_ARBFAST_ENA(an)\t\t\t((an) << 27)\n#define     CFG_ARBFAST_ENA_MASK\t\t0x08000000\n#define     CFG_HWC_1BITMOD(mode)\t\t((mode) << 26)\n#define     CFG_HWC_1BITMOD_MASK\t\t0x04000000\n#define     CFG_HWC_1BITENA(mn)\t\t\t((mn) << 25)\n#define     CFG_HWC_1BITENA_MASK\t\t0x02000000\n#define     CFG_HWC_ENA(cn)\t\t        ((cn) << 24)\n#define     CFG_HWC_ENA_MASK\t\t\t0x01000000\n#define     CFG_DMAFORMAT(dmaformat)\t\t((dmaformat) << 20)\n#define     CFG_DMAFORMAT_MASK\t\t\t0x00F00000\n#define     CFG_GRAFORMAT(graformat)\t\t((graformat) << 16)\n#define     CFG_GRAFORMAT_MASK\t\t\t0x000F0000\n \n#define     CFG_GRA_FTOGGLE(toggle)\t\t((toggle) << 15)\n#define     CFG_GRA_FTOGGLE_MASK\t\t0x00008000\n#define     CFG_GRA_HSMOOTH(smooth)\t\t((smooth) << 14)\n#define     CFG_GRA_HSMOOTH_MASK\t\t0x00004000\n#define     CFG_GRA_TSTMODE(test)\t\t((test) << 13)\n#define     CFG_GRA_TSTMODE_MASK\t\t0x00002000\n#define     CFG_GRA_SWAPRB(swap)\t\t((swap) << 12)\n#define     CFG_GRA_SWAPRB_MASK\t\t\t0x00001000\n#define     CFG_GRA_SWAPUV(swap)\t\t((swap) << 11)\n#define     CFG_GRA_SWAPUV_MASK\t\t\t0x00000800\n#define     CFG_GRA_SWAPYU(swap)\t\t((swap) << 10)\n#define     CFG_GRA_SWAPYU_MASK\t\t\t0x00000400\n#define     CFG_YUV2RGB_GRA(cvrt)\t\t((cvrt) << 9)\n#define     CFG_YUV2RGB_GRA_MASK\t\t0x00000200\n#define     CFG_GRA_ENA(gra)\t\t\t((gra) << 8)\n#define     CFG_GRA_ENA_MASK\t\t\t0x00000100\n \n#define     CFG_DMA_FTOGGLE(toggle)\t\t((toggle) << 7)\n#define     CFG_DMA_FTOGGLE_MASK\t\t0x00000080\n#define     CFG_DMA_HSMOOTH(smooth)\t\t((smooth) << 6)\n#define     CFG_DMA_HSMOOTH_MASK\t\t0x00000040\n#define     CFG_DMA_TSTMODE(test)\t\t((test) << 5)\n#define     CFG_DMA_TSTMODE_MASK\t\t0x00000020\n#define     CFG_DMA_SWAPRB(swap)\t\t((swap) << 4)\n#define     CFG_DMA_SWAPRB_MASK\t\t\t0x00000010\n#define     CFG_DMA_SWAPUV(swap)\t\t((swap) << 3)\n#define     CFG_DMA_SWAPUV_MASK\t\t\t0x00000008\n#define     CFG_DMA_SWAPYU(swap)\t\t((swap) << 2)\n#define     CFG_DMA_SWAPYU_MASK\t\t\t0x00000004\n#define     CFG_DMA_SWAP_MASK\t\t\t0x0000001C\n#define     CFG_YUV2RGB_DMA(cvrt)\t\t((cvrt) << 1)\n#define     CFG_YUV2RGB_DMA_MASK\t\t0x00000002\n#define     CFG_DMA_ENA(video)\t\t\t(video)\n#define     CFG_DMA_ENA_MASK\t\t\t0x00000001\n\n \n#define LCD_SPU_DMA_CTRL1\t\t\t0x0194\n#define     CFG_FRAME_TRIG(trig)\t\t((trig) << 31)\n#define     CFG_FRAME_TRIG_MASK\t\t\t0x80000000\n#define     CFG_VSYNC_TRIG(trig)\t\t((trig) << 28)\n#define     CFG_VSYNC_TRIG_MASK\t\t\t0x70000000\n#define     CFG_VSYNC_INV(inv)\t\t\t((inv) << 27)\n#define     CFG_VSYNC_INV_MASK\t\t\t0x08000000\n#define     CFG_COLOR_KEY_MODE(cmode)\t\t((cmode) << 24)\n#define     CFG_COLOR_KEY_MASK\t\t\t0x07000000\n#define     CFG_CARRY(carry)\t\t\t((carry) << 23)\n#define     CFG_CARRY_MASK\t\t\t0x00800000\n#define     CFG_LNBUF_ENA(lnbuf)\t\t((lnbuf) << 22)\n#define     CFG_LNBUF_ENA_MASK\t\t\t0x00400000\n#define     CFG_GATED_ENA(gated)\t\t((gated) << 21)\n#define     CFG_GATED_ENA_MASK\t\t\t0x00200000\n#define     CFG_PWRDN_ENA(power)\t\t((power) << 20)\n#define     CFG_PWRDN_ENA_MASK\t\t\t0x00100000\n#define     CFG_DSCALE(dscale)\t\t\t((dscale) << 18)\n#define     CFG_DSCALE_MASK\t\t\t0x000C0000\n#define     CFG_ALPHA_MODE(amode)\t\t((amode) << 16)\n#define     CFG_ALPHA_MODE_MASK\t\t\t0x00030000\n#define     CFG_ALPHA(alpha)\t\t\t((alpha) << 8)\n#define     CFG_ALPHA_MASK\t\t\t0x0000FF00\n#define     CFG_PXLCMD(pxlcmd)\t\t\t(pxlcmd)\n#define     CFG_PXLCMD_MASK\t\t\t0x000000FF\n\n \n#define LCD_SPU_SRAM_CTRL\t\t\t0x0198\n#define     CFG_SRAM_INIT_WR_RD(mode)\t\t((mode) << 14)\n#define     CFG_SRAM_INIT_WR_RD_MASK\t\t0x0000C000\n#define     CFG_SRAM_ADDR_LCDID(id)\t\t((id) << 8)\n#define     CFG_SRAM_ADDR_LCDID_MASK\t\t0x00000F00\n#define     CFG_SRAM_ADDR(addr)\t\t\t(addr)\n#define     CFG_SRAM_ADDR_MASK\t\t\t0x000000FF\n\n \n#define LCD_SPU_SRAM_WRDAT\t\t\t0x019C\n\n \n#define LCD_SPU_SRAM_PARA0\t\t\t0x01A0\n\n \n#define LCD_SPU_SRAM_PARA1\t\t\t0x01A4\n#define     CFG_CSB_256x32(hwc)\t\t\t((hwc) << 15)\t \n#define     CFG_CSB_256x32_MASK\t\t\t0x00008000\n#define     CFG_CSB_256x24(palette)\t\t((palette) << 14)\t \n#define     CFG_CSB_256x24_MASK\t\t\t0x00004000\n#define     CFG_CSB_256x8(gamma)\t\t((gamma) << 13)\t \n#define     CFG_CSB_256x8_MASK\t\t\t0x00002000\n#define     CFG_PDWN256x32(pdwn)\t\t((pdwn) << 7)\t \n#define     CFG_PDWN256x32_MASK\t\t\t0x00000080\n#define     CFG_PDWN256x24(pdwn)\t\t((pdwn) << 6)\t \n#define     CFG_PDWN256x24_MASK\t\t\t0x00000040\n#define     CFG_PDWN256x8(pdwn)\t\t\t((pdwn) << 5)\t \n#define     CFG_PDWN256x8_MASK\t\t\t0x00000020\n#define     CFG_PDWN32x32(pdwn)\t\t\t((pdwn) << 3)\n#define     CFG_PDWN32x32_MASK\t\t\t0x00000008\n#define     CFG_PDWN16x66(pdwn)\t\t\t((pdwn) << 2)\n#define     CFG_PDWN16x66_MASK\t\t\t0x00000004\n#define     CFG_PDWN32x66(pdwn)\t\t\t((pdwn) << 1)\n#define     CFG_PDWN32x66_MASK\t\t\t0x00000002\n#define     CFG_PDWN64x66(pdwn)\t\t\t(pdwn)\n#define     CFG_PDWN64x66_MASK\t\t\t0x00000001\n\n \n#define LCD_CFG_SCLK_DIV\t\t\t0x01A8\n#define     SCLK_SOURCE_SELECT(src)\t\t((src) << 31)\n#define     SCLK_SOURCE_SELECT_MASK\t\t0x80000000\n#define     CLK_FRACDIV(frac)\t\t\t((frac) << 16)\n#define     CLK_FRACDIV_MASK\t\t\t0x0FFF0000\n#define     CLK_INT_DIV(div)\t\t\t(div)\n#define     CLK_INT_DIV_MASK\t\t\t0x0000FFFF\n\n \n#define LCD_SPU_CONTRAST\t\t\t0x01AC\n#define     CFG_BRIGHTNESS(bright)\t\t((bright) << 16)\n#define     CFG_BRIGHTNESS_MASK\t\t\t0xFFFF0000\n#define     CFG_CONTRAST(contrast)\t\t(contrast)\n#define     CFG_CONTRAST_MASK\t\t\t0x0000FFFF\n\n \n#define LCD_SPU_SATURATION\t\t\t0x01B0\n#define     CFG_C_MULTS(mult)\t\t\t((mult) << 16)\n#define     CFG_C_MULTS_MASK\t\t\t0xFFFF0000\n#define     CFG_SATURATION(sat)\t\t\t(sat)\n#define     CFG_SATURATION_MASK\t\t\t0x0000FFFF\n\n \n#define LCD_SPU_CBSH_HUE\t\t\t0x01B4\n#define     CFG_SIN0(sin0)\t\t\t((sin0) << 16)\n#define     CFG_SIN0_MASK\t\t\t0xFFFF0000\n#define     CFG_COS0(con0)\t\t\t(con0)\n#define     CFG_COS0_MASK\t\t\t0x0000FFFF\n\n \n#define LCD_SPU_DUMB_CTRL\t\t\t0x01B8\n#define     CFG_DUMBMODE(mode)\t\t\t((mode) << 28)\n#define     CFG_DUMBMODE_MASK\t\t\t0xF0000000\n#define     CFG_LCDGPIO_O(data)\t\t\t((data) << 20)\n#define     CFG_LCDGPIO_O_MASK\t\t\t0x0FF00000\n#define     CFG_LCDGPIO_ENA(gpio)\t\t((gpio) << 12)\n#define     CFG_LCDGPIO_ENA_MASK\t\t0x000FF000\n#define     CFG_BIAS_OUT(bias)\t\t\t((bias) << 8)\n#define     CFG_BIAS_OUT_MASK\t\t\t0x00000100\n#define     CFG_REVERSE_RGB(rRGB)\t\t((rRGB) << 7)\n#define     CFG_REVERSE_RGB_MASK\t\t0x00000080\n#define     CFG_INV_COMPBLANK(blank)\t\t((blank) << 6)\n#define     CFG_INV_COMPBLANK_MASK\t\t0x00000040\n#define     CFG_INV_COMPSYNC(sync)\t\t((sync) << 5)\n#define     CFG_INV_COMPSYNC_MASK\t\t0x00000020\n#define     CFG_INV_HENA(hena)\t\t\t((hena) << 4)\n#define     CFG_INV_HENA_MASK\t\t\t0x00000010\n#define     CFG_INV_VSYNC(vsync)\t\t((vsync) << 3)\n#define     CFG_INV_VSYNC_MASK\t\t\t0x00000008\n#define     CFG_INV_HSYNC(hsync)\t\t((hsync) << 2)\n#define     CFG_INV_HSYNC_MASK\t\t\t0x00000004\n#define     CFG_INV_PCLK(pclk)\t\t\t((pclk) << 1)\n#define     CFG_INV_PCLK_MASK\t\t\t0x00000002\n#define     CFG_DUMB_ENA(dumb)\t\t\t(dumb)\n#define     CFG_DUMB_ENA_MASK\t\t\t0x00000001\n\n \n#define SPU_IOPAD_CONTROL\t\t\t0x01BC\n#define     CFG_GRA_VM_ENA(vm)\t\t\t((vm) << 15)         \n#define     CFG_GRA_VM_ENA_MASK\t\t\t0x00008000\n#define     CFG_DMA_VM_ENA(vm)\t\t\t((vm) << 13)\t \n#define     CFG_DMA_VM_ENA_MASK\t\t\t0x00002000\n#define     CFG_CMD_VM_ENA(vm)\t\t\t((vm) << 13)\n#define     CFG_CMD_VM_ENA_MASK\t\t\t0x00000800\n#define     CFG_CSC(csc)\t\t\t((csc) << 8)\t \n#define     CFG_CSC_MASK\t\t\t0x00000300\n#define     CFG_AXICTRL(axi)\t\t\t((axi) << 4)\n#define     CFG_AXICTRL_MASK\t\t\t0x000000F0\n#define     CFG_IOPADMODE(iopad)\t\t(iopad)\n#define     CFG_IOPADMODE_MASK\t\t\t0x0000000F\n\n \n#define SPU_IRQ_ENA\t\t\t\t0x01C0\n#define     DMA_FRAME_IRQ0_ENA(irq)\t\t((irq) << 31)\n#define     DMA_FRAME_IRQ0_ENA_MASK\t\t0x80000000\n#define     DMA_FRAME_IRQ1_ENA(irq)\t\t((irq) << 30)\n#define     DMA_FRAME_IRQ1_ENA_MASK\t\t0x40000000\n#define     DMA_FF_UNDERFLOW_ENA(ff)\t\t((ff) << 29)\n#define     DMA_FF_UNDERFLOW_ENA_MASK\t\t0x20000000\n#define     GRA_FRAME_IRQ0_ENA(irq)\t\t((irq) << 27)\n#define     GRA_FRAME_IRQ0_ENA_MASK\t\t0x08000000\n#define     GRA_FRAME_IRQ1_ENA(irq)\t\t((irq) << 26)\n#define     GRA_FRAME_IRQ1_ENA_MASK\t\t0x04000000\n#define     GRA_FF_UNDERFLOW_ENA(ff)\t\t((ff) << 25)\n#define     GRA_FF_UNDERFLOW_ENA_MASK\t\t0x02000000\n#define     VSYNC_IRQ_ENA(vsync_irq)\t\t((vsync_irq) << 23)\n#define     VSYNC_IRQ_ENA_MASK\t\t\t0x00800000\n#define     DUMB_FRAMEDONE_ENA(fdone)\t\t((fdone) << 22)\n#define     DUMB_FRAMEDONE_ENA_MASK\t\t0x00400000\n#define     TWC_FRAMEDONE_ENA(fdone)\t\t((fdone) << 21)\n#define     TWC_FRAMEDONE_ENA_MASK\t\t0x00200000\n#define     HWC_FRAMEDONE_ENA(fdone)\t\t((fdone) << 20)\n#define     HWC_FRAMEDONE_ENA_MASK\t\t0x00100000\n#define     SLV_IRQ_ENA(irq)\t\t\t((irq) << 19)\n#define     SLV_IRQ_ENA_MASK\t\t\t0x00080000\n#define     SPI_IRQ_ENA(irq)\t\t\t((irq) << 18)\n#define     SPI_IRQ_ENA_MASK\t\t\t0x00040000\n#define     PWRDN_IRQ_ENA(irq)\t\t\t((irq) << 17)\n#define     PWRDN_IRQ_ENA_MASK\t\t\t0x00020000\n#define     ERR_IRQ_ENA(irq)\t\t\t((irq) << 16)\n#define     ERR_IRQ_ENA_MASK\t\t\t0x00010000\n#define     CLEAN_SPU_IRQ_ISR(irq)\t\t(irq)\n#define     CLEAN_SPU_IRQ_ISR_MASK\t\t0x0000FFFF\n\n \n#define SPU_IRQ_ISR\t\t\t\t0x01C4\n#define     DMA_FRAME_IRQ0(irq)\t\t\t((irq) << 31)\n#define     DMA_FRAME_IRQ0_MASK\t\t\t0x80000000\n#define     DMA_FRAME_IRQ1(irq)\t\t\t((irq) << 30)\n#define     DMA_FRAME_IRQ1_MASK\t\t\t0x40000000\n#define     DMA_FF_UNDERFLOW(ff)\t\t((ff) << 29)\n#define     DMA_FF_UNDERFLOW_MASK\t\t0x20000000\n#define     GRA_FRAME_IRQ0(irq)\t\t\t((irq) << 27)\n#define     GRA_FRAME_IRQ0_MASK\t\t\t0x08000000\n#define     GRA_FRAME_IRQ1(irq)\t\t\t((irq) << 26)\n#define     GRA_FRAME_IRQ1_MASK\t\t\t0x04000000\n#define     GRA_FF_UNDERFLOW(ff)\t\t((ff) << 25)\n#define     GRA_FF_UNDERFLOW_MASK\t\t0x02000000\n#define     VSYNC_IRQ(vsync_irq)\t\t((vsync_irq) << 23)\n#define     VSYNC_IRQ_MASK\t\t\t0x00800000\n#define     DUMB_FRAMEDONE(fdone)\t\t((fdone) << 22)\n#define     DUMB_FRAMEDONE_MASK\t\t\t0x00400000\n#define     TWC_FRAMEDONE(fdone)\t\t((fdone) << 21)\n#define     TWC_FRAMEDONE_MASK\t\t\t0x00200000\n#define     HWC_FRAMEDONE(fdone)\t\t((fdone) << 20)\n#define     HWC_FRAMEDONE_MASK\t\t\t0x00100000\n#define     SLV_IRQ(irq)\t\t\t((irq) << 19)\n#define     SLV_IRQ_MASK\t\t\t0x00080000\n#define     SPI_IRQ(irq)\t\t\t((irq) << 18)\n#define     SPI_IRQ_MASK\t\t\t0x00040000\n#define     PWRDN_IRQ(irq)\t\t\t((irq) << 17)\n#define     PWRDN_IRQ_MASK\t\t\t0x00020000\n#define     ERR_IRQ(irq)\t\t\t((irq) << 16)\n#define     ERR_IRQ_MASK\t\t\t0x00010000\n \n#define     DMA_FRAME_IRQ0_LEVEL_MASK\t\t0x00008000\n#define     DMA_FRAME_IRQ1_LEVEL_MASK\t\t0x00004000\n#define     DMA_FRAME_CNT_ISR_MASK\t\t0x00003000\n#define     GRA_FRAME_IRQ0_LEVEL_MASK\t\t0x00000800\n#define     GRA_FRAME_IRQ1_LEVEL_MASK\t\t0x00000400\n#define     GRA_FRAME_CNT_ISR_MASK\t\t0x00000300\n#define     VSYNC_IRQ_LEVEL_MASK\t\t0x00000080\n#define     DUMB_FRAMEDONE_LEVEL_MASK\t\t0x00000040\n#define     TWC_FRAMEDONE_LEVEL_MASK\t\t0x00000020\n#define     HWC_FRAMEDONE_LEVEL_MASK\t\t0x00000010\n#define     SLV_FF_EMPTY_MASK\t\t\t0x00000008\n#define     DMA_FF_ALLEMPTY_MASK\t\t0x00000004\n#define     GRA_FF_ALLEMPTY_MASK\t\t0x00000002\n#define     PWRDN_IRQ_LEVEL_MASK\t\t0x00000001\n\n\n \n#define VMODE_RGB565\t\t0x0\n#define VMODE_RGB1555\t\t0x1\n#define VMODE_RGB888PACKED\t0x2\n#define VMODE_RGB888UNPACKED\t0x3\n#define VMODE_RGBA888\t\t0x4\n#define VMODE_YUV422PACKED\t0x5\n#define VMODE_YUV422PLANAR\t0x6\n#define VMODE_YUV420PLANAR\t0x7\n#define VMODE_SMPNCMD\t\t0x8\n#define VMODE_PALETTE4BIT\t0x9\n#define VMODE_PALETTE8BIT\t0xa\n#define VMODE_RESERVED\t\t0xb\n\n \n#define GMODE_RGB565\t\t0x0\n#define GMODE_RGB1555\t\t0x1\n#define GMODE_RGB888PACKED\t0x2\n#define GMODE_RGB888UNPACKED\t0x3\n#define GMODE_RGBA888\t\t0x4\n#define GMODE_YUV422PACKED\t0x5\n#define GMODE_YUV422PLANAR\t0x6\n#define GMODE_YUV420PLANAR\t0x7\n#define GMODE_SMPNCMD\t\t0x8\n#define GMODE_PALETTE4BIT\t0x9\n#define GMODE_PALETTE8BIT\t0xa\n#define GMODE_RESERVED\t\t0xb\n\n \n#define DMA1_FRAME_TRIG\t\t31  \n#define DMA1_VSYNC_MODE\t\t28\n#define DMA1_VSYNC_INV\t\t27\n#define DMA1_CKEY\t\t24\n#define DMA1_CARRY\t\t23\n#define DMA1_LNBUF_ENA\t\t22\n#define DMA1_GATED_ENA\t\t21\n#define DMA1_PWRDN_ENA\t\t20\n#define DMA1_DSCALE\t\t18\n#define DMA1_ALPHA_MODE\t\t16\n#define DMA1_ALPHA\t\t08\n#define DMA1_PXLCMD\t\t00\n\n \n#define DUMB16_RGB565_0\t\t0x0\n#define DUMB16_RGB565_1\t\t0x1\n#define DUMB18_RGB666_0\t\t0x2\n#define DUMB18_RGB666_1\t\t0x3\n#define DUMB12_RGB444_0\t\t0x4\n#define DUMB12_RGB444_1\t\t0x5\n#define DUMB24_RGB888_0\t\t0x6\n#define DUMB_BLANK\t\t0x7\n\n \n#define IOPAD_DUMB24\t\t0x0\n#define IOPAD_DUMB18SPI\t\t0x1\n#define IOPAD_DUMB18GPIO\t0x2\n#define IOPAD_DUMB16SPI\t\t0x3\n#define IOPAD_DUMB16GPIO\t0x4\n#define IOPAD_DUMB12\t\t0x5\n#define IOPAD_SMART18SPI\t0x6\n#define IOPAD_SMART16SPI\t0x7\n#define IOPAD_SMART8BOTH\t0x8\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}