INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Excercises/Vivado/GenPurReg/GenPurReg.srcs/sources_1/new/regI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Excercises/Vivado/GenPurReg/GenPurReg.srcs/sources_1/new/regI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regI_tb
