# Set top level for synthesis
synthesis.inputs.top_module: "cache"

vlsi.inputs:
  custom_sdc_files:
    - "constraints.tcl"
  custom_sdc_files_meta: prependlocal # Prepend path of this config file!

# Placement Constraints
vlsi.inputs.placement_constraints:
  - path: "TOP" # (this name isn't actually checked...)
    type: toplevel
    width:  2000
    height: 2000
    x: 0
    y: 0
    margins: {left: 0, right: 0, top: 0, bottom: 0}

# vlsi.inputs.sram_parameters: [
#   {name: "fakeram_d128_w32", family: "1rw", depth: 128, width: 32, mask: True,
#    mux: 1, vt: ""},
# ]
