{
  "design": {
    "design_info": {
      "boundary_crc": "0x7C65ACDD9E43A689",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../edit_IP_802_11p_v1_0.gen/sources_1/bd/block_design_0",
      "name": "block_design_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2.2",
      "validated": "true"
    },
    "design_tree": {
      "rx_clock_domain_cros_0": "",
      "data_interleaver_0": "",
      "data_delay_0": "",
      "act_power_0": "",
      "timing_acquisition_8_0": "",
      "hier_fft_ofdm": {
        "fft_ofdm_0": "",
        "xfft_0": ""
      },
      "hier_atan": {
        "cordic_0": "",
        "atan_block_0": ""
      },
      "hier_rotation": {
        "rotation_block_0": "",
        "cordic_0": ""
      },
      "equalizer_time_frequ_0": "",
      "axi_regs_mux_0": "",
      "hier_atan_constellation": {
        "atan_constellation_b_0": "",
        "cordic_0": ""
      },
      "hier_rotation_constellation": {
        "cordic_0": "",
        "rotation_constellati_0": ""
      },
      "constellation_tracker_0": "",
      "demapper_0": "",
      "deinterleaver_0": "",
      "viterbi_hard_0": "",
      "descrambler_0": "",
      "output_ser2par_0": "",
      "blk_mem_gen_0": ""
    },
    "interface_ports": {
      "BRAM_PORTA": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        },
        "port_maps": {
          "ADDR": {
            "physical_name": "BRAM_PORTA_addr",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "CLK": {
            "physical_name": "BRAM_PORTA_clk",
            "direction": "I"
          },
          "DIN": {
            "physical_name": "BRAM_PORTA_din",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "EN": {
            "physical_name": "BRAM_PORTA_en",
            "direction": "I"
          },
          "WE": {
            "physical_name": "BRAM_PORTA_we",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "BRAM_PORTB": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        },
        "port_maps": {
          "ADDR": {
            "physical_name": "BRAM_PORTB_addr",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "CLK": {
            "physical_name": "BRAM_PORTB_clk",
            "direction": "I"
          },
          "DOUT": {
            "physical_name": "BRAM_PORTB_dout",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "EN": {
            "physical_name": "BRAM_PORTB_en",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "RESET": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "CLOCK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "RESET",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "block_design_0_CLOCK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "RX_VALID": {
        "direction": "I"
      },
      "RX_ENABLE": {
        "direction": "I"
      },
      "RX_CLOCK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "RX_RESET",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "block_design_0_RX_CLOCK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "RX_RESET": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "RX_IDATA": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "RX_QDATA": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "POWER": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "DETECTION_THRESHOLD": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "FPGA_REG_WRITE_ADDRESS": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "FPGA_REG_WRITE_STROBE": {
        "direction": "O"
      },
      "FPGA_REG_WRITE_DATA": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "SELECT_AXI_REGS_MODE": {
        "direction": "I",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "rx_clock_domain_cros_0": {
        "vlnv": "xilinx.com:module_ref:rx_clock_domain_crossing:1.0",
        "ip_revision": "1714842016",
        "xci_name": "block_design_0_rx_clock_domain_cros_0_0",
        "xci_path": "ip\\block_design_0_rx_clock_domain_cros_0_0\\block_design_0_rx_clock_domain_cros_0_0.xci",
        "inst_hier_path": "rx_clock_domain_cros_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rx_clock_domain_crossing",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "CLOCK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESET",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "block_design_0_CLOCK",
                "value_src": "default_prop"
              }
            }
          },
          "RX_CLOCK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RX_RESET",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "10000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "block_design_0_RX_CLOCK",
                "value_src": "default_prop"
              }
            }
          },
          "RX_RESET": {
            "type": "rst",
            "direction": "I"
          },
          "RX_ENABLE": {
            "direction": "I"
          },
          "RX_VALID": {
            "direction": "I"
          },
          "RX_IDATA": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "RX_QDATA": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "IDATA": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "QDATA": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DATA_STROBE": {
            "direction": "O"
          }
        }
      },
      "data_interleaver_0": {
        "vlnv": "xilinx.com:module_ref:data_interleaver:1.0",
        "ip_revision": "1714842009",
        "xci_name": "block_design_0_data_interleaver_0_0",
        "xci_path": "ip\\block_design_0_data_interleaver_0_0\\block_design_0_data_interleaver_0_0.xci",
        "inst_hier_path": "data_interleaver_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "data_interleaver",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "CLOCK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESET",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "block_design_0_CLOCK",
                "value_src": "default_prop"
              }
            }
          },
          "IDATA_IN": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "QDATA_IN": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "DATA_IN_STROBE": {
            "direction": "I"
          },
          "IDATA_OUT": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "QDATA_OUT": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DATA_OUT_STROBE": {
            "direction": "O"
          }
        }
      },
      "data_delay_0": {
        "vlnv": "xilinx.com:module_ref:data_delay:1.0",
        "ip_revision": "1714842017",
        "xci_name": "block_design_0_data_delay_0_0",
        "xci_path": "ip\\block_design_0_data_delay_0_0\\block_design_0_data_delay_0_0.xci",
        "inst_hier_path": "data_delay_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "data_delay",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "CLOCK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESET",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "block_design_0_CLOCK",
                "value_src": "default_prop"
              }
            }
          },
          "IDATA_IN": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "QDATA_IN": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "DATA_IN_STROBE": {
            "direction": "I"
          },
          "DATA_OUT_STROBE": {
            "direction": "O"
          },
          "IDATA_OUT": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "QDATA_OUT": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "IDATA_OUT_DELAY_16": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "QDATA_OUT_DELAY_16": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "IDATA_OUT_DELAY_32": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "QDATA_OUT_DELAY_32": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "IDATA_OUT_DELAY_48": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "QDATA_OUT_DELAY_48": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "IDATA_OUT_DELAY_64": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "QDATA_OUT_DELAY_64": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "act_power_0": {
        "vlnv": "xilinx.com:module_ref:act_power:1.0",
        "ip_revision": "1714842020",
        "xci_name": "block_design_0_act_power_0_0",
        "xci_path": "ip\\block_design_0_act_power_0_0\\block_design_0_act_power_0_0.xci",
        "inst_hier_path": "act_power_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "act_power",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "CLOCK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESET",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "block_design_0_CLOCK",
                "value_src": "default_prop"
              }
            }
          },
          "IDATA": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "QDATA": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "DATA_STROBE": {
            "direction": "I"
          },
          "POWER_STROBE": {
            "direction": "O"
          },
          "POWER": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "timing_acquisition_8_0": {
        "vlnv": "xilinx.com:module_ref:timing_acquisition_802_11p:1.0",
        "ip_revision": "1714842021",
        "xci_name": "block_design_0_timing_acquisition_8_0_0",
        "xci_path": "ip\\block_design_0_timing_acquisition_8_0_0\\block_design_0_timing_acquisition_8_0_0.xci",
        "inst_hier_path": "timing_acquisition_8_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "timing_acquisition_802_11p",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "CLOCK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESET",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "block_design_0_CLOCK",
                "value_src": "default_prop"
              }
            }
          },
          "DATA_STROBE": {
            "direction": "I"
          },
          "IDATA": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "QDATA": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "IDATA_DELAY_16": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "QDATA_DELAY_16": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "IDATA_DELAY_32": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "QDATA_DELAY_32": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "IDATA_DELAY_48": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "QDATA_DELAY_48": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "IDATA_DELAY_64": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "QDATA_DELAY_64": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "DETECTION_THRESHOLD": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DETECTION_STROBE": {
            "direction": "O"
          },
          "DETECTION_SIGNAL_DETECTED": {
            "direction": "O"
          },
          "DETECTION_XCORR": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CONTINUOUS_XCORR": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DETECTION_STS_AUTOCORR_I": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DETECTION_STS_AUTOCORR_Q": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "hier_fft_ofdm": {
        "ports": {
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "CLOCK": {
            "type": "clk",
            "direction": "I"
          },
          "FFT_IDATA_IN": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "FFT_QDATA_IN": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "FFT_DATA_IN_STROBE": {
            "direction": "I"
          },
          "FFT_DATA_IN_START": {
            "direction": "I"
          },
          "FFT_IDATA_OUT": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "FFT_QDATA_OUT": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "FFT_DATA_OUT_VALID": {
            "direction": "O"
          },
          "FFT_DATA_OUT_LAST": {
            "direction": "O"
          },
          "event_frame_started": {
            "type": "intr",
            "direction": "O"
          },
          "event_tlast_unexpected": {
            "type": "intr",
            "direction": "O"
          },
          "event_tlast_missing": {
            "type": "intr",
            "direction": "O"
          },
          "event_data_in_channel_halt": {
            "type": "intr",
            "direction": "O"
          },
          "FFT_DATA_IN_FIRST_SYMBOL_MARKER": {
            "direction": "I"
          },
          "FFT_DATA_OUT_FIRST_SYMBOL_MARKER": {
            "direction": "O"
          }
        },
        "components": {
          "fft_ofdm_0": {
            "vlnv": "xilinx.com:module_ref:fft_ofdm:1.0",
            "ip_revision": "1714842023",
            "xci_name": "block_design_0_fft_ofdm_0_1",
            "xci_path": "ip\\block_design_0_fft_ofdm_0_1\\block_design_0_fft_ofdm_0_1.xci",
            "inst_hier_path": "hier_fft_ofdm/fft_ofdm_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "fft_ofdm",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXIS_DATA": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "6",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "block_design_fft_aclk_0",
                    "value_src": "constant"
                  },
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {}",
                      "maximum {}} value 3071} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format",
                      "string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency",
                      "chan_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type",
                      "automatic dependency {} format long minimum {} maximum {}} value 3071} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name",
                      "{attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}",
                      "datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}}",
                      "value 3047} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum",
                      "{} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format",
                      "long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency",
                      "xn_width format long minimum {} maximum {}} value 23} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs",
                      "{resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}",
                      "field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum",
                      "{}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum",
                      "{} maximum {}} value 3047} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 24} array_type {name {attribs {resolve_type immediate dependency",
                      "{} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated",
                      "dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs",
                      "{resolve_type generated dependency xn_width format long minimum {} maximum {}} value 23} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real",
                      "{fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {}",
                      "maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type",
                      "automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name",
                      "{attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum",
                      "{}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format",
                      "long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {}",
                      "format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type",
                      "generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}}",
                      "bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum",
                      "{}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long",
                      "minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format",
                      "string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {}",
                      "format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type",
                      "immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype",
                      "{name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1}",
                      "bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {}",
                      "maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum",
                      "{} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long",
                      "minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {}",
                      "format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_DATA_tdata",
                    "direction": "I",
                    "left": "47",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "M_AXIS_DATA_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_DATA_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_CONFIG": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "block_design_fft_aclk_0",
                    "value_src": "constant"
                  },
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "constant"
                  },
                  "INSERT_VIP": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_CONFIG_tdata",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_CONFIG_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "S_AXIS_CONFIG_tready",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_DATA": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "block_design_fft_aclk_0",
                    "value_src": "constant"
                  },
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "constant"
                  },
                  "INSERT_VIP": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_DATA_tdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "S_AXIS_DATA_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_DATA_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "S_AXIS_DATA_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "RESET": {
                "type": "rst",
                "direction": "I"
              },
              "CLOCK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "block_design_0_CLOCK",
                    "value_src": "default_prop"
                  }
                }
              },
              "FFT_IDATA_IN": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "FFT_QDATA_IN": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "FFT_DATA_IN_STROBE": {
                "direction": "I"
              },
              "FFT_DATA_IN_START": {
                "direction": "I"
              },
              "FFT_DATA_IN_FIRST_SYMBOL_MARKER": {
                "direction": "I"
              },
              "FFT_IDATA_OUT": {
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "FFT_QDATA_OUT": {
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "FFT_DATA_OUT_VALID": {
                "direction": "O"
              },
              "FFT_DATA_OUT_LAST": {
                "direction": "O"
              },
              "FFT_DATA_OUT_FIRST_SYMBOL_MARKER": {
                "direction": "O"
              },
              "aclk": {
                "type": "clk",
                "direction": "O",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS_CONFIG:M_AXIS_DATA:M_AXIS_STATUS:S_AXIS_DATA",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "aresetn",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_CLKEN": {
                    "value": "aclken",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "constant"
                  },
                  "FREQ_TOLERANCE_HZ": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "block_design_fft_aclk_0",
                    "value_src": "constant"
                  },
                  "INSERT_VIP": {
                    "value": "0",
                    "value_src": "constant"
                  }
                }
              },
              "aresetn": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  },
                  "INSERT_VIP": {
                    "value": "0",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "xfft_0": {
            "vlnv": "xilinx.com:ip:xfft:9.1",
            "ip_revision": "11",
            "xci_name": "block_design_0_xfft_0_0",
            "xci_path": "ip\\block_design_0_xfft_0_0\\block_design_0_xfft_0_0.xci",
            "inst_hier_path": "hier_fft_ofdm/xfft_0",
            "parameters": {
              "aresetn": {
                "value": "true"
              },
              "implementation_options": {
                "value": "automatically_select"
              },
              "number_of_stages_using_block_ram_for_data_and_phase_factors": {
                "value": "0"
              },
              "output_ordering": {
                "value": "natural_order"
              },
              "scaling_options": {
                "value": "unscaled"
              },
              "target_clock_frequency": {
                "value": "100"
              },
              "target_data_throughput": {
                "value": "10"
              },
              "throttle_scheme": {
                "value": "realtime"
              },
              "transform_length": {
                "value": "64"
              }
            }
          }
        },
        "interface_nets": {
          "fft_ofdm_0_S_AXIS_CONFIG": {
            "interface_ports": [
              "xfft_0/S_AXIS_CONFIG",
              "fft_ofdm_0/S_AXIS_CONFIG"
            ]
          },
          "fft_ofdm_0_S_AXIS_DATA": {
            "interface_ports": [
              "fft_ofdm_0/S_AXIS_DATA",
              "xfft_0/S_AXIS_DATA"
            ]
          },
          "xfft_0_M_AXIS_DATA": {
            "interface_ports": [
              "xfft_0/M_AXIS_DATA",
              "fft_ofdm_0/M_AXIS_DATA"
            ]
          }
        },
        "nets": {
          "FFT_DATA_IN_FIRST_SYMBOL_MARKER_1": {
            "ports": [
              "FFT_DATA_IN_FIRST_SYMBOL_MARKER",
              "fft_ofdm_0/FFT_DATA_IN_FIRST_SYMBOL_MARKER"
            ]
          },
          "Net": {
            "ports": [
              "RESET",
              "fft_ofdm_0/RESET"
            ]
          },
          "Net1": {
            "ports": [
              "CLOCK",
              "fft_ofdm_0/CLOCK"
            ]
          },
          "fft_ofdm_0_FFT_DATA_OUT_FIRST_SYMBOL_MARKER": {
            "ports": [
              "fft_ofdm_0/FFT_DATA_OUT_FIRST_SYMBOL_MARKER",
              "FFT_DATA_OUT_FIRST_SYMBOL_MARKER"
            ]
          },
          "fft_ofdm_0_FFT_DATA_OUT_LAST": {
            "ports": [
              "fft_ofdm_0/FFT_DATA_OUT_LAST",
              "FFT_DATA_OUT_LAST"
            ]
          },
          "fft_ofdm_0_FFT_DATA_OUT_VALID": {
            "ports": [
              "fft_ofdm_0/FFT_DATA_OUT_VALID",
              "FFT_DATA_OUT_VALID"
            ]
          },
          "fft_ofdm_0_FFT_IDATA_OUT": {
            "ports": [
              "fft_ofdm_0/FFT_IDATA_OUT",
              "FFT_IDATA_OUT"
            ]
          },
          "fft_ofdm_0_FFT_QDATA_OUT": {
            "ports": [
              "fft_ofdm_0/FFT_QDATA_OUT",
              "FFT_QDATA_OUT"
            ]
          },
          "fft_ofdm_0_aclk": {
            "ports": [
              "fft_ofdm_0/aclk",
              "xfft_0/aclk"
            ]
          },
          "fft_ofdm_0_aresetn": {
            "ports": [
              "fft_ofdm_0/aresetn",
              "xfft_0/aresetn"
            ]
          },
          "receiver_802_11p_0_FFT_DATA_IN_START": {
            "ports": [
              "FFT_DATA_IN_START",
              "fft_ofdm_0/FFT_DATA_IN_START"
            ]
          },
          "receiver_802_11p_0_FFT_DATA_IN_STROBE": {
            "ports": [
              "FFT_DATA_IN_STROBE",
              "fft_ofdm_0/FFT_DATA_IN_STROBE"
            ]
          },
          "receiver_802_11p_0_FFT_IDATA_IN": {
            "ports": [
              "FFT_IDATA_IN",
              "fft_ofdm_0/FFT_IDATA_IN"
            ]
          },
          "receiver_802_11p_0_FFT_QDATA_IN": {
            "ports": [
              "FFT_QDATA_IN",
              "fft_ofdm_0/FFT_QDATA_IN"
            ]
          },
          "xfft_0_event_data_in_channel_halt": {
            "ports": [
              "xfft_0/event_data_in_channel_halt",
              "event_data_in_channel_halt"
            ]
          },
          "xfft_0_event_frame_started": {
            "ports": [
              "xfft_0/event_frame_started",
              "event_frame_started"
            ]
          },
          "xfft_0_event_tlast_missing": {
            "ports": [
              "xfft_0/event_tlast_missing",
              "event_tlast_missing"
            ]
          },
          "xfft_0_event_tlast_unexpected": {
            "ports": [
              "xfft_0/event_tlast_unexpected",
              "event_tlast_unexpected"
            ]
          }
        }
      },
      "hier_atan": {
        "ports": {
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "CLOCK": {
            "type": "clk",
            "direction": "I"
          },
          "ATAN_AUTOCORR_STROBE": {
            "direction": "I"
          },
          "ATAN_AUTOCORR_I": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ATAN_AUTOCORR_Q": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ATAN_PHASE_OUT_STROBE": {
            "direction": "O"
          },
          "ATAN_PHASE_OUT": {
            "direction": "O",
            "left": "19",
            "right": "0"
          }
        },
        "components": {
          "cordic_0": {
            "vlnv": "xilinx.com:ip:cordic:6.0",
            "ip_revision": "21",
            "xci_name": "block_design_0_cordic_0_0",
            "xci_path": "ip\\block_design_0_cordic_0_0\\block_design_0_cordic_0_0.xci",
            "inst_hier_path": "hier_atan/cordic_0",
            "parameters": {
              "ARESETN": {
                "value": "true"
              },
              "Architectural_Configuration": {
                "value": "Word_Serial"
              },
              "Data_Format": {
                "value": "SignedFraction"
              },
              "Functional_Selection": {
                "value": "Arc_Tan"
              },
              "Input_Width": {
                "value": "32"
              },
              "Output_Width": {
                "value": "20"
              },
              "Phase_Format": {
                "value": "Scaled_Radians"
              },
              "Pipelining_Mode": {
                "value": "Optimal"
              }
            }
          },
          "atan_block_0": {
            "vlnv": "xilinx.com:module_ref:atan_block:1.0",
            "ip_revision": "1714842019",
            "xci_name": "block_design_0_atan_block_0_0",
            "xci_path": "ip\\block_design_0_atan_block_0_0\\block_design_0_atan_block_0_0.xci",
            "inst_hier_path": "hier_atan/atan_block_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "atan_block",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXIS_DOUT": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "block_design_atan_aclk_0",
                    "value_src": "constant"
                  },
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {}",
                      "maximum {}} value 20} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {}",
                      "format string minimum {} maximum {}} value real} enabled {attribs {resolve_type generated dependency polar_mag_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs",
                      "{resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_mag_width format long minimum {} maximum {}} value 0}",
                      "bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency polar_mag_fractwidth format",
                      "long minimum {} maximum {}} value -2} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_phase {name {attribs {resolve_type immediate",
                      "dependency {} format string minimum {} maximum {}} value phase} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs",
                      "{resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_phase_width format long minimum {} maximum {}} value 20}",
                      "bitoffset {attribs {resolve_type generated dependency polar_phase_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency",
                      "polar_phase_fractwidth format long minimum {} maximum {}} value 17} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}} TDATA_WIDTH 24 TUSER",
                      "{datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}}",
                      "value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format",
                      "string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs",
                      "{resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 0}",
                      "bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}}",
                      "value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency",
                      "phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs",
                      "{resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value",
                      "0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 0",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_DOUT_tdata",
                    "direction": "I",
                    "left": "23",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_DOUT_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_CARTESIAN": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "block_design_atan_aclk_0",
                    "value_src": "constant"
                  },
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "constant"
                  },
                  "INSERT_VIP": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_CARTESIAN_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_CARTESIAN_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "S_AXIS_CARTESIAN_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "RESET": {
                "type": "rst",
                "direction": "I"
              },
              "CLOCK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "block_design_0_CLOCK",
                    "value_src": "default_prop"
                  }
                }
              },
              "ATAN_AUTOCORR_STROBE": {
                "direction": "I"
              },
              "ATAN_AUTOCORR_I": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ATAN_AUTOCORR_Q": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ATAN_PHASE_OUT_STROBE": {
                "direction": "O"
              },
              "ATAN_PHASE_OUT": {
                "direction": "O",
                "left": "19",
                "right": "0"
              },
              "aclk": {
                "type": "clk",
                "direction": "O",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS_DOUT:S_AXIS_PHASE:S_AXIS_CARTESIAN",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "aresetn",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_CLKEN": {
                    "value": "aclken",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "constant"
                  },
                  "FREQ_TOLERANCE_HZ": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "block_design_atan_aclk_0",
                    "value_src": "constant"
                  },
                  "INSERT_VIP": {
                    "value": "0",
                    "value_src": "constant"
                  }
                }
              },
              "aresetn": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  },
                  "INSERT_VIP": {
                    "value": "0",
                    "value_src": "constant"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "atan_block_0_S_AXIS_CARTESIAN": {
            "interface_ports": [
              "cordic_0/S_AXIS_CARTESIAN",
              "atan_block_0/S_AXIS_CARTESIAN"
            ]
          },
          "cordic_0_M_AXIS_DOUT": {
            "interface_ports": [
              "cordic_0/M_AXIS_DOUT",
              "atan_block_0/M_AXIS_DOUT"
            ]
          }
        },
        "nets": {
          "ATAN_AUTOCORR_I_1": {
            "ports": [
              "ATAN_AUTOCORR_I",
              "atan_block_0/ATAN_AUTOCORR_I"
            ]
          },
          "ATAN_AUTOCORR_Q_1": {
            "ports": [
              "ATAN_AUTOCORR_Q",
              "atan_block_0/ATAN_AUTOCORR_Q"
            ]
          },
          "ATAN_AUTOCORR_STROBE_1": {
            "ports": [
              "ATAN_AUTOCORR_STROBE",
              "atan_block_0/ATAN_AUTOCORR_STROBE"
            ]
          },
          "CLOCK_1": {
            "ports": [
              "CLOCK",
              "atan_block_0/CLOCK"
            ]
          },
          "RESET_1": {
            "ports": [
              "RESET",
              "atan_block_0/RESET"
            ]
          },
          "atan_block_0_ATAN_PHASE_OUT": {
            "ports": [
              "atan_block_0/ATAN_PHASE_OUT",
              "ATAN_PHASE_OUT"
            ]
          },
          "atan_block_0_ATAN_PHASE_OUT_STROBE": {
            "ports": [
              "atan_block_0/ATAN_PHASE_OUT_STROBE",
              "ATAN_PHASE_OUT_STROBE"
            ]
          },
          "atan_block_0_aclk": {
            "ports": [
              "atan_block_0/aclk",
              "cordic_0/aclk"
            ]
          },
          "atan_block_0_aresetn": {
            "ports": [
              "atan_block_0/aresetn",
              "cordic_0/aresetn"
            ]
          }
        }
      },
      "hier_rotation": {
        "ports": {
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "CLOCK": {
            "type": "clk",
            "direction": "I"
          },
          "ROTATION_DATA_IN_STROBE": {
            "direction": "I"
          },
          "ROTATION_DATA_IN_MARKER": {
            "direction": "I"
          },
          "ROTATION_IDATA_IN": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ROTATION_QDATA_IN": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ROTATION_PHASE_NEW_DIFF_STROBE": {
            "direction": "I"
          },
          "ROTATION_PHASE_NEW_DIFF": {
            "direction": "I",
            "left": "19",
            "right": "0"
          },
          "ROTATION_DATA_OUT_STROBE": {
            "direction": "O"
          },
          "ROTATION_DATA_OUT_MARKER": {
            "direction": "O"
          },
          "ROTATION_IDATA_OUT": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ROTATION_QDATA_OUT": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        },
        "components": {
          "rotation_block_0": {
            "vlnv": "xilinx.com:module_ref:rotation_block:1.0",
            "ip_revision": "1714842026",
            "xci_name": "block_design_0_rotation_block_0_0",
            "xci_path": "ip\\block_design_0_rotation_block_0_0\\block_design_0_rotation_block_0_0.xci",
            "inst_hier_path": "hier_rotation/rotation_block_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "rotation_block",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXIS_DOUT": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "block_design_rotation_aclk_0",
                    "value_src": "constant"
                  },
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {}",
                      "maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type generated dependency complex_width",
                      "format long minimum {} maximum {}} value 16} stride {attribs {resolve_type generated dependency complex_stride format long minimum {} maximum {}} value 16} realfirst {attribs {resolve_type immediate",
                      "dependency {} format bool minimum {} maximum {}} value true} real {fixed {fractwidth {attribs {resolve_type generated dependency complex_fractwidth format long minimum {} maximum {}} value 14} signed",
                      "{attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string",
                      "minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format",
                      "long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs",
                      "{resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value",
                      "{}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum",
                      "{}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {}",
                      "format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs",
                      "{resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0}",
                      "bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {}",
                      "maximum {}} value false}}}}}}} TUSER_WIDTH 0",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_DOUT_tdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "M_AXIS_DOUT_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_DOUT_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_CARTESIAN": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "block_design_rotation_aclk_0",
                    "value_src": "constant"
                  },
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "constant"
                  },
                  "INSERT_VIP": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_CARTESIAN_tdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "S_AXIS_CARTESIAN_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_CARTESIAN_tvalid",
                    "direction": "O"
                  }
                }
              },
              "S_AXIS_PHASE": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "block_design_rotation_aclk_0",
                    "value_src": "constant"
                  },
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "constant"
                  },
                  "INSERT_VIP": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_PHASE_tdata",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_PHASE_tvalid",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "RESET": {
                "type": "rst",
                "direction": "I"
              },
              "CLOCK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "block_design_0_CLOCK",
                    "value_src": "default_prop"
                  }
                }
              },
              "ROTATION_DATA_IN_STROBE": {
                "direction": "I"
              },
              "ROTATION_DATA_IN_MARKER": {
                "direction": "I"
              },
              "ROTATION_IDATA_IN": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "ROTATION_QDATA_IN": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "ROTATION_PHASE_NEW_DIFF_STROBE": {
                "direction": "I"
              },
              "ROTATION_PHASE_NEW_DIFF": {
                "direction": "I",
                "left": "19",
                "right": "0"
              },
              "ROTATION_DATA_OUT_STROBE": {
                "direction": "O"
              },
              "ROTATION_DATA_OUT_MARKER": {
                "direction": "O"
              },
              "ROTATION_IDATA_OUT": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "ROTATION_QDATA_OUT": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "aclk": {
                "type": "clk",
                "direction": "O",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS_DOUT:S_AXIS_PHASE:S_AXIS_CARTESIAN",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "aresetn",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_CLKEN": {
                    "value": "aclken",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "constant"
                  },
                  "FREQ_TOLERANCE_HZ": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "block_design_rotation_aclk_0",
                    "value_src": "constant"
                  },
                  "INSERT_VIP": {
                    "value": "0",
                    "value_src": "constant"
                  }
                }
              },
              "aresetn": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  },
                  "INSERT_VIP": {
                    "value": "0",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "cordic_0": {
            "vlnv": "xilinx.com:ip:cordic:6.0",
            "ip_revision": "21",
            "xci_name": "block_design_0_cordic_0_1",
            "xci_path": "ip\\block_design_0_cordic_0_1\\block_design_0_cordic_0_1.xci",
            "inst_hier_path": "hier_rotation/cordic_0",
            "parameters": {
              "ARESETN": {
                "value": "true"
              },
              "Input_Width": {
                "value": "16"
              },
              "Output_Width": {
                "value": "16"
              },
              "Phase_Format": {
                "value": "Scaled_Radians"
              },
              "cartesian_has_tlast": {
                "value": "true"
              },
              "out_tlast_behv": {
                "value": "Pass_Cartesian_TLAST"
              }
            }
          }
        },
        "interface_nets": {
          "cordic_0_M_AXIS_DOUT": {
            "interface_ports": [
              "cordic_0/M_AXIS_DOUT",
              "rotation_block_0/M_AXIS_DOUT"
            ]
          },
          "rotation_block_0_S_AXIS_CARTESIAN": {
            "interface_ports": [
              "cordic_0/S_AXIS_CARTESIAN",
              "rotation_block_0/S_AXIS_CARTESIAN"
            ]
          },
          "rotation_block_0_S_AXIS_PHASE": {
            "interface_ports": [
              "cordic_0/S_AXIS_PHASE",
              "rotation_block_0/S_AXIS_PHASE"
            ]
          }
        },
        "nets": {
          "CLOCK_0_1": {
            "ports": [
              "CLOCK",
              "rotation_block_0/CLOCK"
            ]
          },
          "RESET_0_1": {
            "ports": [
              "RESET",
              "rotation_block_0/RESET"
            ]
          },
          "receiver_802_11p_0_ROTATION_DATA_IN_MARKER": {
            "ports": [
              "ROTATION_DATA_IN_MARKER",
              "rotation_block_0/ROTATION_DATA_IN_MARKER"
            ]
          },
          "receiver_802_11p_0_ROTATION_DATA_IN_STROBE": {
            "ports": [
              "ROTATION_DATA_IN_STROBE",
              "rotation_block_0/ROTATION_DATA_IN_STROBE"
            ]
          },
          "receiver_802_11p_0_ROTATION_IDATA_IN": {
            "ports": [
              "ROTATION_IDATA_IN",
              "rotation_block_0/ROTATION_IDATA_IN"
            ]
          },
          "receiver_802_11p_0_ROTATION_PHASE_NEW_DIFF": {
            "ports": [
              "ROTATION_PHASE_NEW_DIFF",
              "rotation_block_0/ROTATION_PHASE_NEW_DIFF"
            ]
          },
          "receiver_802_11p_0_ROTATION_PHASE_NEW_DIFF_STROBE": {
            "ports": [
              "ROTATION_PHASE_NEW_DIFF_STROBE",
              "rotation_block_0/ROTATION_PHASE_NEW_DIFF_STROBE"
            ]
          },
          "receiver_802_11p_0_ROTATION_QDATA_IN": {
            "ports": [
              "ROTATION_QDATA_IN",
              "rotation_block_0/ROTATION_QDATA_IN"
            ]
          },
          "rotation_block_0_ROTATION_DATA_OUT_MARKER": {
            "ports": [
              "rotation_block_0/ROTATION_DATA_OUT_MARKER",
              "ROTATION_DATA_OUT_MARKER"
            ]
          },
          "rotation_block_0_ROTATION_DATA_OUT_STROBE": {
            "ports": [
              "rotation_block_0/ROTATION_DATA_OUT_STROBE",
              "ROTATION_DATA_OUT_STROBE"
            ]
          },
          "rotation_block_0_ROTATION_IDATA_OUT": {
            "ports": [
              "rotation_block_0/ROTATION_IDATA_OUT",
              "ROTATION_IDATA_OUT"
            ]
          },
          "rotation_block_0_ROTATION_QDATA_OUT": {
            "ports": [
              "rotation_block_0/ROTATION_QDATA_OUT",
              "ROTATION_QDATA_OUT"
            ]
          },
          "rotation_block_0_aclk": {
            "ports": [
              "rotation_block_0/aclk",
              "cordic_0/aclk"
            ]
          },
          "rotation_block_0_aresetn": {
            "ports": [
              "rotation_block_0/aresetn",
              "cordic_0/aresetn"
            ]
          }
        }
      },
      "equalizer_time_frequ_0": {
        "vlnv": "xilinx.com:module_ref:equalizer_time_frequency:1.0",
        "ip_revision": "1714842024",
        "xci_name": "block_design_0_equalizer_time_frequ_0_0",
        "xci_path": "ip\\block_design_0_equalizer_time_frequ_0_0\\block_design_0_equalizer_time_frequ_0_0.xci",
        "inst_hier_path": "equalizer_time_frequ_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "equalizer_time_frequency",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "CLOCK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESET",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "block_design_0_CLOCK",
                "value_src": "default_prop"
              }
            }
          },
          "IDATA_IN": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "QDATA_IN": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "DATA_IN_STROBE": {
            "direction": "I"
          },
          "DETECTION_STROBE": {
            "direction": "I"
          },
          "DETECTION_SIGNAL_DETECTED": {
            "direction": "I"
          },
          "DETECTION_STS_AUTOCORR_I": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DETECTION_STS_AUTOCORR_Q": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "FPGA_REG_WRITE_STROBE_PHASE_1": {
            "direction": "O"
          },
          "FPGA_REG_WRITE_STROBE_PHASE_2": {
            "direction": "O"
          },
          "FPGA_REG_WRITE_DATA": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STOP_RX_DONE": {
            "direction": "I"
          },
          "ATAN_AUTOCORR_STROBE": {
            "direction": "O"
          },
          "ATAN_AUTOCORR_I": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ATAN_AUTOCORR_Q": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ATAN_PHASE_OUT_STROBE": {
            "direction": "I"
          },
          "ATAN_PHASE_OUT": {
            "direction": "I",
            "left": "19",
            "right": "0"
          },
          "ROTATION_DATA_IN_STROBE": {
            "direction": "O"
          },
          "ROTATION_DATA_IN_MARKER": {
            "direction": "O"
          },
          "ROTATION_IDATA_IN": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ROTATION_QDATA_IN": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ROTATION_PHASE_NEW_DIFF_STROBE": {
            "direction": "O"
          },
          "ROTATION_PHASE_NEW_DIFF": {
            "direction": "O",
            "left": "19",
            "right": "0"
          },
          "ROTATION_DATA_OUT_STROBE": {
            "direction": "I"
          },
          "ROTATION_DATA_OUT_MARKER": {
            "direction": "I"
          },
          "ROTATION_IDATA_OUT": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ROTATION_QDATA_OUT": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "FFT_IDATA_IN": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "FFT_QDATA_IN": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "FFT_DATA_IN_STROBE": {
            "direction": "O"
          },
          "FFT_DATA_IN_START": {
            "direction": "O"
          },
          "FFT_DATA_IN_FIRST_SYMBOL_MARKER": {
            "direction": "O"
          }
        }
      },
      "axi_regs_mux_0": {
        "vlnv": "xilinx.com:module_ref:axi_regs_mux:1.0",
        "ip_revision": "1714842027",
        "xci_name": "block_design_0_axi_regs_mux_0_0",
        "xci_path": "ip\\block_design_0_axi_regs_mux_0_0\\block_design_0_axi_regs_mux_0_0.xci",
        "inst_hier_path": "axi_regs_mux_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_regs_mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "CLOCK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESET",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "block_design_0_CLOCK",
                "value_src": "default_prop"
              }
            }
          },
          "SELECT_AXI_REGS_MODE": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "EQUALIZER_REG_WRITE_STROBE_PHASE_1": {
            "direction": "I"
          },
          "EQUALIZER_REG_WRITE_STROBE_PHASE_2": {
            "direction": "I"
          },
          "EQUALIZER_REG_WRITE_DATA": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DATA_STROBE": {
            "direction": "I"
          },
          "IDATA": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "QDATA": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "FFT_IDATA": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "FFT_QDATA": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "FFT_DATA_VALID": {
            "direction": "I"
          },
          "FFT_DATA_FIRST_SYMBOL_MARKER": {
            "direction": "I"
          },
          "CONSTELLATION_IDATA": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "CONSTELLATION_QDATA": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "CONSTELLATION_DATA_VALID": {
            "direction": "I"
          },
          "CONSTELLATION_DATA_FIRST_SYMBOL_MARKER": {
            "direction": "I"
          },
          "DEINTERLEAVER_STROBE": {
            "direction": "I"
          },
          "DEINTERLEAVER_BPSK": {
            "direction": "I",
            "left": "0",
            "right": "47"
          },
          "DEINTERLEAVER_QPSK": {
            "direction": "I",
            "left": "0",
            "right": "95"
          },
          "DEINTERLEAVER_16QAM": {
            "direction": "I",
            "left": "0",
            "right": "191"
          },
          "VITERBI_SIGNAL_VALID": {
            "direction": "I"
          },
          "VITERBI_SIGNAL": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PARALLEL_OUTPUT_VALID": {
            "direction": "I"
          },
          "PARALLEL_OUTPUT": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "FPGA_REG_WRITE_ADDRESS": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "FPGA_REG_WRITE_DATA": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPGA_REG_WRITE_STROBE": {
            "direction": "O"
          }
        }
      },
      "hier_atan_constellation": {
        "ports": {
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "CLOCK": {
            "type": "clk",
            "direction": "I"
          },
          "ATAN_CONSTELLATION_IN_STROBE": {
            "direction": "I"
          },
          "ATAN_CONSTELLATION_IN_I": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "ATAN_CONSTELLATION_IN_Q": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "ATAN_CONSTELLATION_IN_CNTR": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "ATAN_CONSTELLATION_PHASE_OUT_STROBE": {
            "direction": "O"
          },
          "ATAN_CONSTELLATION_PHASE_OUT": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "ATAN_CONSTELLATION_PHASE_OUT_CNTR": {
            "direction": "O",
            "left": "5",
            "right": "0"
          }
        },
        "components": {
          "atan_constellation_b_0": {
            "vlnv": "xilinx.com:module_ref:atan_constellation_block:1.0",
            "ip_revision": "1714842018",
            "xci_name": "block_design_0_atan_constellation_b_0_0",
            "xci_path": "ip\\block_design_0_atan_constellation_b_0_0\\block_design_0_atan_constellation_b_0_0.xci",
            "inst_hier_path": "hier_atan_constellation/atan_constellation_b_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "atan_constellation_block",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXIS_DOUT": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "6",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "block_design_atan_aclk_0",
                    "value_src": "constant"
                  },
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {}",
                      "maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {}",
                      "format string minimum {} maximum {}} value real} enabled {attribs {resolve_type generated dependency polar_mag_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs",
                      "{resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_mag_width format long minimum {} maximum {}} value 0}",
                      "bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency polar_mag_fractwidth format",
                      "long minimum {} maximum {}} value -2} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_phase {name {attribs {resolve_type immediate",
                      "dependency {} format string minimum {} maximum {}} value phase} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs",
                      "{resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_phase_width format long minimum {} maximum {}} value 24}",
                      "bitoffset {attribs {resolve_type generated dependency polar_phase_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency",
                      "polar_phase_fractwidth format long minimum {} maximum {}} value 21} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}} TDATA_WIDTH 24 TUSER",
                      "{datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}}",
                      "value 6} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format",
                      "string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs",
                      "{resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 6}",
                      "bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}}",
                      "value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency",
                      "phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs",
                      "{resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value",
                      "6} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 6",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_DOUT_tdata",
                    "direction": "I",
                    "left": "23",
                    "right": "0"
                  },
                  "TUSER": {
                    "physical_name": "M_AXIS_DOUT_tuser",
                    "direction": "I",
                    "left": "5",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_DOUT_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_CARTESIAN": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "6",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "6",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "block_design_atan_aclk_0",
                    "value_src": "constant"
                  },
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "constant"
                  },
                  "INSERT_VIP": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_CARTESIAN_tdata",
                    "direction": "O",
                    "left": "47",
                    "right": "0"
                  },
                  "TUSER": {
                    "physical_name": "S_AXIS_CARTESIAN_tuser",
                    "direction": "O",
                    "left": "5",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_CARTESIAN_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "S_AXIS_CARTESIAN_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "RESET": {
                "type": "rst",
                "direction": "I"
              },
              "CLOCK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "block_design_0_CLOCK",
                    "value_src": "default_prop"
                  }
                }
              },
              "ATAN_CONSTELLATION_IN_STROBE": {
                "direction": "I"
              },
              "ATAN_CONSTELLATION_IN_I": {
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "ATAN_CONSTELLATION_IN_Q": {
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "ATAN_CONSTELLATION_IN_CNTR": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "ATAN_CONSTELLATION_PHASE_OUT_STROBE": {
                "direction": "O"
              },
              "ATAN_CONSTELLATION_PHASE_OUT": {
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "ATAN_CONSTELLATION_PHASE_OUT_CNTR": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "aclk": {
                "type": "clk",
                "direction": "O",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS_DOUT:S_AXIS_PHASE:S_AXIS_CARTESIAN",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "aresetn",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_CLKEN": {
                    "value": "aclken",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "constant"
                  },
                  "FREQ_TOLERANCE_HZ": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "block_design_atan_aclk_0",
                    "value_src": "constant"
                  },
                  "INSERT_VIP": {
                    "value": "0",
                    "value_src": "constant"
                  }
                }
              },
              "aresetn": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  },
                  "INSERT_VIP": {
                    "value": "0",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "cordic_0": {
            "vlnv": "xilinx.com:ip:cordic:6.0",
            "ip_revision": "21",
            "xci_name": "block_design_0_cordic_0_2",
            "xci_path": "ip\\block_design_0_cordic_0_2\\block_design_0_cordic_0_2.xci",
            "inst_hier_path": "hier_atan_constellation/cordic_0",
            "parameters": {
              "ARESETN": {
                "value": "true"
              },
              "Architectural_Configuration": {
                "value": "Parallel"
              },
              "Compensation_Scaling": {
                "value": "No_Scale_Compensation"
              },
              "Data_Format": {
                "value": "SignedFraction"
              },
              "Functional_Selection": {
                "value": "Arc_Tan"
              },
              "Input_Width": {
                "value": "24"
              },
              "Output_Width": {
                "value": "24"
              },
              "Phase_Format": {
                "value": "Scaled_Radians"
              },
              "Pipelining_Mode": {
                "value": "Maximum"
              },
              "cartesian_has_tuser": {
                "value": "true"
              },
              "cartesian_tuser_width": {
                "value": "6"
              }
            }
          }
        },
        "interface_nets": {
          "atan_constellation_b_0_S_AXIS_CARTESIAN": {
            "interface_ports": [
              "atan_constellation_b_0/S_AXIS_CARTESIAN",
              "cordic_0/S_AXIS_CARTESIAN"
            ]
          },
          "cordic_0_M_AXIS_DOUT": {
            "interface_ports": [
              "cordic_0/M_AXIS_DOUT",
              "atan_constellation_b_0/M_AXIS_DOUT"
            ]
          }
        },
        "nets": {
          "ATAN_CONSTELLATION_IN_CNTR_1": {
            "ports": [
              "ATAN_CONSTELLATION_IN_CNTR",
              "atan_constellation_b_0/ATAN_CONSTELLATION_IN_CNTR"
            ]
          },
          "ATAN_CONSTELLATION_IN_I_1": {
            "ports": [
              "ATAN_CONSTELLATION_IN_I",
              "atan_constellation_b_0/ATAN_CONSTELLATION_IN_I"
            ]
          },
          "ATAN_CONSTELLATION_IN_Q_1": {
            "ports": [
              "ATAN_CONSTELLATION_IN_Q",
              "atan_constellation_b_0/ATAN_CONSTELLATION_IN_Q"
            ]
          },
          "ATAN_CONSTELLATION_IN_STROBE_1": {
            "ports": [
              "ATAN_CONSTELLATION_IN_STROBE",
              "atan_constellation_b_0/ATAN_CONSTELLATION_IN_STROBE"
            ]
          },
          "CLOCK_0_1": {
            "ports": [
              "CLOCK",
              "atan_constellation_b_0/CLOCK"
            ]
          },
          "RESET_0_1": {
            "ports": [
              "RESET",
              "atan_constellation_b_0/RESET"
            ]
          },
          "atan_constellation_b_0_ATAN_CONSTELLATION_PHASE_OUT": {
            "ports": [
              "atan_constellation_b_0/ATAN_CONSTELLATION_PHASE_OUT",
              "ATAN_CONSTELLATION_PHASE_OUT"
            ]
          },
          "atan_constellation_b_0_ATAN_CONSTELLATION_PHASE_OUT_CNTR": {
            "ports": [
              "atan_constellation_b_0/ATAN_CONSTELLATION_PHASE_OUT_CNTR",
              "ATAN_CONSTELLATION_PHASE_OUT_CNTR"
            ]
          },
          "atan_constellation_b_0_ATAN_CONSTELLATION_PHASE_OUT_STROBE": {
            "ports": [
              "atan_constellation_b_0/ATAN_CONSTELLATION_PHASE_OUT_STROBE",
              "ATAN_CONSTELLATION_PHASE_OUT_STROBE"
            ]
          },
          "atan_constellation_b_0_aclk": {
            "ports": [
              "atan_constellation_b_0/aclk",
              "cordic_0/aclk"
            ]
          },
          "atan_constellation_b_0_aresetn": {
            "ports": [
              "atan_constellation_b_0/aresetn",
              "cordic_0/aresetn"
            ]
          }
        }
      },
      "hier_rotation_constellation": {
        "ports": {
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "CLOCK": {
            "type": "clk",
            "direction": "I"
          },
          "ROTATION_CONSTELLATION_DATA_IN_STROBE": {
            "direction": "I"
          },
          "ROTATION_CONSTELLATION_IDATA_IN": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "ROTATION_CONSTELLATION_QDATA_IN": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "ROTATION_CONSTELLATION_PHASE_IN": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "ROTATION_CONSTELLATION_CNTR_IN": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "ROTATION_CONSTELLATION_DATA_OUT_STROBE": {
            "direction": "O"
          },
          "ROTATION_CONSTELLATION_IDATA_OUT": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "ROTATION_CONSTELLATION_QDATA_OUT": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "ROTATION_CONSTELLATION_DATA_OUT_CNTR": {
            "direction": "O",
            "left": "5",
            "right": "0"
          }
        },
        "components": {
          "cordic_0": {
            "vlnv": "xilinx.com:ip:cordic:6.0",
            "ip_revision": "21",
            "xci_name": "block_design_0_cordic_0_3",
            "xci_path": "ip\\block_design_0_cordic_0_3\\block_design_0_cordic_0_3.xci",
            "inst_hier_path": "hier_rotation_constellation/cordic_0",
            "parameters": {
              "ARESETN": {
                "value": "true"
              },
              "Input_Width": {
                "value": "24"
              },
              "Output_Width": {
                "value": "24"
              },
              "Phase_Format": {
                "value": "Scaled_Radians"
              },
              "cartesian_has_tlast": {
                "value": "false"
              },
              "cartesian_has_tuser": {
                "value": "true"
              },
              "cartesian_tuser_width": {
                "value": "6"
              },
              "out_tlast_behv": {
                "value": "Null"
              }
            }
          },
          "rotation_constellati_0": {
            "vlnv": "xilinx.com:module_ref:rotation_constellation_block:1.0",
            "ip_revision": "1714842022",
            "xci_name": "block_design_0_rotation_constellati_0_0",
            "xci_path": "ip\\block_design_0_rotation_constellati_0_0\\block_design_0_rotation_constellati_0_0.xci",
            "inst_hier_path": "hier_rotation_constellation/rotation_constellati_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "rotation_constellation_block",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXIS_DOUT": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "6",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "6",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "block_design_rotation_aclk_0",
                    "value_src": "constant"
                  },
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {}",
                      "maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type generated dependency complex_width",
                      "format long minimum {} maximum {}} value 24} stride {attribs {resolve_type generated dependency complex_stride format long minimum {} maximum {}} value 24} realfirst {attribs {resolve_type immediate",
                      "dependency {} format bool minimum {} maximum {}} value true} real {fixed {fractwidth {attribs {resolve_type generated dependency complex_fractwidth format long minimum {} maximum {}} value 22} signed",
                      "{attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string",
                      "minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 6} bitoffset {attribs {resolve_type immediate dependency {} format",
                      "long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs",
                      "{resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value",
                      "{}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 6} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum",
                      "{}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {}",
                      "format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs",
                      "{resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0}",
                      "bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 6} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {}",
                      "maximum {}} value false}}}}}}} TUSER_WIDTH 6",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_DOUT_tdata",
                    "direction": "I",
                    "left": "47",
                    "right": "0"
                  },
                  "TUSER": {
                    "physical_name": "M_AXIS_DOUT_tuser",
                    "direction": "I",
                    "left": "5",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_DOUT_tvalid",
                    "direction": "I"
                  }
                }
              },
              "S_AXIS_CARTESIAN": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "6",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "6",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "block_design_rotation_aclk_0",
                    "value_src": "constant"
                  },
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "constant"
                  },
                  "INSERT_VIP": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_CARTESIAN_tdata",
                    "direction": "O",
                    "left": "47",
                    "right": "0"
                  },
                  "TUSER": {
                    "physical_name": "S_AXIS_CARTESIAN_tuser",
                    "direction": "O",
                    "left": "5",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_CARTESIAN_tvalid",
                    "direction": "O"
                  }
                }
              },
              "S_AXIS_PHASE": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "block_design_rotation_aclk_0",
                    "value_src": "constant"
                  },
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "constant"
                  },
                  "INSERT_VIP": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_PHASE_tdata",
                    "direction": "O",
                    "left": "23",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_PHASE_tvalid",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "RESET": {
                "type": "rst",
                "direction": "I"
              },
              "CLOCK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "block_design_0_CLOCK",
                    "value_src": "default_prop"
                  }
                }
              },
              "ROTATION_CONSTELLATION_DATA_IN_STROBE": {
                "direction": "I"
              },
              "ROTATION_CONSTELLATION_IDATA_IN": {
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "ROTATION_CONSTELLATION_QDATA_IN": {
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "ROTATION_CONSTELLATION_PHASE_IN": {
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "ROTATION_CONSTELLATION_CNTR_IN": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "ROTATION_CONSTELLATION_DATA_OUT_STROBE": {
                "direction": "O"
              },
              "ROTATION_CONSTELLATION_IDATA_OUT": {
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "ROTATION_CONSTELLATION_QDATA_OUT": {
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "ROTATION_CONSTELLATION_DATA_OUT_CNTR": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "aclk": {
                "type": "clk",
                "direction": "O",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS_DOUT:S_AXIS_PHASE:S_AXIS_CARTESIAN",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "aresetn",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_CLKEN": {
                    "value": "aclken",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "constant"
                  },
                  "FREQ_TOLERANCE_HZ": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "block_design_rotation_aclk_0",
                    "value_src": "constant"
                  },
                  "INSERT_VIP": {
                    "value": "0",
                    "value_src": "constant"
                  }
                }
              },
              "aresetn": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  },
                  "INSERT_VIP": {
                    "value": "0",
                    "value_src": "constant"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "cordic_0_M_AXIS_DOUT": {
            "interface_ports": [
              "rotation_constellati_0/M_AXIS_DOUT",
              "cordic_0/M_AXIS_DOUT"
            ]
          },
          "rotation_constellati_0_S_AXIS_CARTESIAN": {
            "interface_ports": [
              "rotation_constellati_0/S_AXIS_CARTESIAN",
              "cordic_0/S_AXIS_CARTESIAN"
            ]
          },
          "rotation_constellati_0_S_AXIS_PHASE": {
            "interface_ports": [
              "cordic_0/S_AXIS_PHASE",
              "rotation_constellati_0/S_AXIS_PHASE"
            ]
          }
        },
        "nets": {
          "CLOCK_0_1": {
            "ports": [
              "CLOCK",
              "rotation_constellati_0/CLOCK"
            ]
          },
          "RESET_0_1": {
            "ports": [
              "RESET",
              "rotation_constellati_0/RESET"
            ]
          },
          "ROTATION_CONSTELLATION_CNTR_IN_1": {
            "ports": [
              "ROTATION_CONSTELLATION_CNTR_IN",
              "rotation_constellati_0/ROTATION_CONSTELLATION_CNTR_IN"
            ]
          },
          "ROTATION_CONSTELLATION_DATA_IN_STROBE_1": {
            "ports": [
              "ROTATION_CONSTELLATION_DATA_IN_STROBE",
              "rotation_constellati_0/ROTATION_CONSTELLATION_DATA_IN_STROBE"
            ]
          },
          "ROTATION_CONSTELLATION_IDATA_IN_1": {
            "ports": [
              "ROTATION_CONSTELLATION_IDATA_IN",
              "rotation_constellati_0/ROTATION_CONSTELLATION_IDATA_IN"
            ]
          },
          "ROTATION_CONSTELLATION_PHASE_IN_1": {
            "ports": [
              "ROTATION_CONSTELLATION_PHASE_IN",
              "rotation_constellati_0/ROTATION_CONSTELLATION_PHASE_IN"
            ]
          },
          "ROTATION_CONSTELLATION_QDATA_IN_1": {
            "ports": [
              "ROTATION_CONSTELLATION_QDATA_IN",
              "rotation_constellati_0/ROTATION_CONSTELLATION_QDATA_IN"
            ]
          },
          "rotation_constellati_0_ROTATION_CONSTELLATION_DATA_OUT_CNTR": {
            "ports": [
              "rotation_constellati_0/ROTATION_CONSTELLATION_DATA_OUT_CNTR",
              "ROTATION_CONSTELLATION_DATA_OUT_CNTR"
            ]
          },
          "rotation_constellati_0_ROTATION_CONSTELLATION_DATA_OUT_STROBE": {
            "ports": [
              "rotation_constellati_0/ROTATION_CONSTELLATION_DATA_OUT_STROBE",
              "ROTATION_CONSTELLATION_DATA_OUT_STROBE"
            ]
          },
          "rotation_constellati_0_ROTATION_CONSTELLATION_IDATA_OUT": {
            "ports": [
              "rotation_constellati_0/ROTATION_CONSTELLATION_IDATA_OUT",
              "ROTATION_CONSTELLATION_IDATA_OUT"
            ]
          },
          "rotation_constellati_0_ROTATION_CONSTELLATION_QDATA_OUT": {
            "ports": [
              "rotation_constellati_0/ROTATION_CONSTELLATION_QDATA_OUT",
              "ROTATION_CONSTELLATION_QDATA_OUT"
            ]
          },
          "rotation_constellati_0_aclk": {
            "ports": [
              "rotation_constellati_0/aclk",
              "cordic_0/aclk"
            ]
          },
          "rotation_constellati_0_aresetn": {
            "ports": [
              "rotation_constellati_0/aresetn",
              "cordic_0/aresetn"
            ]
          }
        }
      },
      "constellation_tracker_0": {
        "vlnv": "xilinx.com:module_ref:constellation_tracker:1.0",
        "ip_revision": "1714842028",
        "xci_name": "block_design_0_constellation_tracker_0_0",
        "xci_path": "ip\\block_design_0_constellation_tracker_0_0\\block_design_0_constellation_tracker_0_0.xci",
        "inst_hier_path": "constellation_tracker_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "constellation_tracker",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "CLOCK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESET",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "block_design_0_CLOCK",
                "value_src": "default_prop"
              }
            }
          },
          "FFT_IDATA_IN": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "FFT_QDATA_IN": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "FFT_DATA_IN_VALID": {
            "direction": "I"
          },
          "FFT_DATA_IN_LAST": {
            "direction": "I"
          },
          "FFT_DATA_IN_FIRST_SYMBOL_MARKER": {
            "direction": "I"
          },
          "CONSTELLATION_IDATA_OUT": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "CONSTELLATION_QDATA_OUT": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "CONSTELLATION_DATA_OUT_VALID": {
            "direction": "O"
          },
          "CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER": {
            "direction": "O"
          },
          "ATAN_CONSTELLATION_IN_STROBE": {
            "direction": "O"
          },
          "ATAN_CONSTELLATION_IN_I": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "ATAN_CONSTELLATION_IN_Q": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "ATAN_CONSTELLATION_IN_CNTR": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "ATAN_CONSTELLATION_PHASE_OUT_STROBE": {
            "direction": "I"
          },
          "ATAN_CONSTELLATION_PHASE_OUT": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "ATAN_CONSTELLATION_PHASE_OUT_CNTR": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "ROTATION_CONSTELLATION_DATA_IN_STROBE": {
            "direction": "O"
          },
          "ROTATION_CONSTELLATION_IDATA_IN": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "ROTATION_CONSTELLATION_QDATA_IN": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "ROTATION_CONSTELLATION_PHASE_IN": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "ROTATION_CONSTELLATION_CNTR_IN": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "ROTATION_CONSTELLATION_DATA_OUT_STROBE": {
            "direction": "I"
          },
          "ROTATION_CONSTELLATION_IDATA_OUT": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "ROTATION_CONSTELLATION_QDATA_OUT": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "ROTATION_CONSTELLATION_DATA_OUT_CNTR": {
            "direction": "I",
            "left": "5",
            "right": "0"
          }
        }
      },
      "demapper_0": {
        "vlnv": "xilinx.com:module_ref:demapper:1.0",
        "ip_revision": "1714842028",
        "xci_name": "block_design_0_demapper_0_0",
        "xci_path": "ip\\block_design_0_demapper_0_0\\block_design_0_demapper_0_0.xci",
        "inst_hier_path": "demapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "demapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "CLOCK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESET",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "block_design_0_CLOCK",
                "value_src": "default_prop"
              }
            }
          },
          "THRESH_16QAM": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "CONSTELLATION_DATA_IN_VALID": {
            "direction": "I"
          },
          "CONSTELLATION_IDATA_IN": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "CONSTELLATION_QDATA_IN": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "CONSTELLATION_DATA_IN_FIRST_SYMBOL_MARKER": {
            "direction": "I"
          },
          "DEMAPPING_START_MARKER": {
            "direction": "O"
          },
          "DEMAPPING_STROBE": {
            "direction": "O"
          },
          "DEMAPPING_BPSK": {
            "direction": "O",
            "left": "0",
            "right": "51"
          },
          "DEMAPPING_QPSK": {
            "direction": "O",
            "left": "0",
            "right": "103"
          },
          "DEMAPPING_16QAM": {
            "direction": "O",
            "left": "0",
            "right": "207"
          }
        }
      },
      "deinterleaver_0": {
        "vlnv": "xilinx.com:module_ref:deinterleaver:1.0",
        "ip_revision": "1714842029",
        "xci_name": "block_design_0_deinterleaver_0_0",
        "xci_path": "ip\\block_design_0_deinterleaver_0_0\\block_design_0_deinterleaver_0_0.xci",
        "inst_hier_path": "deinterleaver_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "deinterleaver",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "CLOCK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESET",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "block_design_0_CLOCK",
                "value_src": "default_prop"
              }
            }
          },
          "DEMAPPING_START_MARKER": {
            "direction": "I"
          },
          "DEMAPPING_STROBE": {
            "direction": "I"
          },
          "DEMAPPING_BPSK": {
            "direction": "I",
            "left": "0",
            "right": "51"
          },
          "DEMAPPING_QPSK": {
            "direction": "I",
            "left": "0",
            "right": "103"
          },
          "DEMAPPING_16QAM": {
            "direction": "I",
            "left": "0",
            "right": "207"
          },
          "DEINTERLEAVER_START_MARKER": {
            "direction": "O"
          },
          "DEINTERLEAVER_STROBE": {
            "direction": "O"
          },
          "DEINTERLEAVER_BPSK": {
            "direction": "O",
            "left": "0",
            "right": "47"
          },
          "DEINTERLEAVER_QPSK": {
            "direction": "O",
            "left": "0",
            "right": "95"
          },
          "DEINTERLEAVER_16QAM": {
            "direction": "O",
            "left": "0",
            "right": "191"
          }
        }
      },
      "viterbi_hard_0": {
        "vlnv": "xilinx.com:module_ref:viterbi_hard:1.0",
        "ip_revision": "1714844572",
        "xci_name": "block_design_0_viterbi_hard_0_0",
        "xci_path": "ip\\block_design_0_viterbi_hard_0_0\\block_design_0_viterbi_hard_0_0.xci",
        "inst_hier_path": "viterbi_hard_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "viterbi_hard",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "CLOCK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESET",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "block_design_0_CLOCK",
                "value_src": "default_prop"
              }
            }
          },
          "DEINTERLEAVER_START_MARKER": {
            "direction": "I"
          },
          "DEINTERLEAVER_STROBE": {
            "direction": "I"
          },
          "DEINTERLEAVER_BPSK": {
            "direction": "I",
            "left": "0",
            "right": "47"
          },
          "DEINTERLEAVER_QPSK": {
            "direction": "I",
            "left": "0",
            "right": "95"
          },
          "DEINTERLEAVER_16QAM": {
            "direction": "I",
            "left": "0",
            "right": "191"
          },
          "VITERBI_SIGNAL_VALID": {
            "direction": "O"
          },
          "VITERBI_SIGNAL": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "VITERBI_DECODED_OUTPUT_VALID": {
            "direction": "O"
          },
          "VITERBI_DECODED_OUTPUT": {
            "direction": "O"
          },
          "VITERBI_RX_ENDED": {
            "direction": "O"
          }
        }
      },
      "descrambler_0": {
        "vlnv": "xilinx.com:module_ref:descrambler:1.0",
        "ip_revision": "1714842032",
        "xci_name": "block_design_0_descrambler_0_0",
        "xci_path": "ip\\block_design_0_descrambler_0_0\\block_design_0_descrambler_0_0.xci",
        "inst_hier_path": "descrambler_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "descrambler",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "CLOCK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESET",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "block_design_0_CLOCK",
                "value_src": "default_prop"
              }
            }
          },
          "VITERBI_SIGNAL_VALID": {
            "direction": "I"
          },
          "VITERBI_DECODED_OUTPUT_VALID": {
            "direction": "I"
          },
          "VITERBI_DECODED_OUTPUT": {
            "direction": "I"
          },
          "VITERBI_RX_ENDED": {
            "direction": "I"
          },
          "DESCRAMBLED_OUTPUT": {
            "direction": "O"
          },
          "DESCRAMBLED_OUTPUT_VALID": {
            "direction": "O"
          },
          "DESCRAMBLED_OUTPUT_LAST": {
            "direction": "O"
          }
        }
      },
      "output_ser2par_0": {
        "vlnv": "xilinx.com:module_ref:output_ser2par:1.0",
        "ip_revision": "1714857486",
        "xci_name": "block_design_0_output_ser2par_0_0",
        "xci_path": "ip\\block_design_0_output_ser2par_0_0\\block_design_0_output_ser2par_0_0.xci",
        "inst_hier_path": "output_ser2par_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "output_ser2par",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "CLOCK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESET",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "block_design_0_CLOCK",
                "value_src": "default_prop"
              }
            }
          },
          "VITERBI_SIGNAL_VALID": {
            "direction": "I"
          },
          "DESCRAMBLED_OUTPUT": {
            "direction": "I"
          },
          "DESCRAMBLED_OUTPUT_VALID": {
            "direction": "I"
          },
          "DESCRAMBLED_OUTPUT_LAST": {
            "direction": "I"
          },
          "PARALLEL_OUTPUT": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "PARALLEL_OUTPUT_VALID": {
            "direction": "O"
          },
          "PARALLEL_OUTPUT_LAST": {
            "direction": "O"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "7",
        "xci_name": "block_design_0_blk_mem_gen_0_0",
        "xci_path": "ip\\block_design_0_blk_mem_gen_0_0\\block_design_0_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Collision_Warnings": {
            "value": "ALL"
          },
          "Disable_Collision_Warnings": {
            "value": "false"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "READ_FIRST"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "4096"
          },
          "ecctype": {
            "value": "No_ECC"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "interface_nets": {
      "BRAM_PORTA_0_1": {
        "interface_ports": [
          "BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "BRAM_PORTB_0_1": {
        "interface_ports": [
          "BRAM_PORTB",
          "blk_mem_gen_0/BRAM_PORTB"
        ]
      }
    },
    "nets": {
      "CLOCK_0_1": {
        "ports": [
          "CLOCK",
          "hier_fft_ofdm/CLOCK",
          "hier_atan/CLOCK",
          "hier_rotation/CLOCK",
          "hier_atan_constellation/CLOCK",
          "hier_rotation_constellation/CLOCK",
          "data_interleaver_0/CLOCK",
          "rx_clock_domain_cros_0/CLOCK",
          "data_delay_0/CLOCK",
          "act_power_0/CLOCK",
          "timing_acquisition_8_0/CLOCK",
          "equalizer_time_frequ_0/CLOCK",
          "axi_regs_mux_0/CLOCK",
          "constellation_tracker_0/CLOCK",
          "demapper_0/CLOCK",
          "deinterleaver_0/CLOCK",
          "descrambler_0/CLOCK",
          "viterbi_hard_0/CLOCK",
          "output_ser2par_0/CLOCK"
        ]
      },
      "DETECTION_THRESHOLD_0_1": {
        "ports": [
          "DETECTION_THRESHOLD",
          "timing_acquisition_8_0/DETECTION_THRESHOLD"
        ]
      },
      "RESET_0_1": {
        "ports": [
          "RESET",
          "hier_fft_ofdm/RESET",
          "hier_atan/RESET",
          "hier_rotation/RESET",
          "hier_atan_constellation/RESET",
          "hier_rotation_constellation/RESET",
          "data_interleaver_0/RESET",
          "rx_clock_domain_cros_0/RESET",
          "data_delay_0/RESET",
          "act_power_0/RESET",
          "timing_acquisition_8_0/RESET",
          "equalizer_time_frequ_0/RESET",
          "axi_regs_mux_0/RESET",
          "constellation_tracker_0/RESET",
          "demapper_0/RESET",
          "deinterleaver_0/RESET",
          "descrambler_0/RESET",
          "viterbi_hard_0/RESET",
          "output_ser2par_0/RESET"
        ]
      },
      "RX_CLOCK_0_1": {
        "ports": [
          "RX_CLOCK",
          "rx_clock_domain_cros_0/RX_CLOCK"
        ]
      },
      "RX_ENABLE_0_1": {
        "ports": [
          "RX_ENABLE",
          "rx_clock_domain_cros_0/RX_ENABLE"
        ]
      },
      "RX_IDATA_0_1": {
        "ports": [
          "RX_IDATA",
          "rx_clock_domain_cros_0/RX_IDATA"
        ]
      },
      "RX_QDATA_0_1": {
        "ports": [
          "RX_QDATA",
          "rx_clock_domain_cros_0/RX_QDATA"
        ]
      },
      "RX_RESET_0_1": {
        "ports": [
          "RX_RESET",
          "rx_clock_domain_cros_0/RX_RESET"
        ]
      },
      "RX_VALID_0_1": {
        "ports": [
          "RX_VALID",
          "rx_clock_domain_cros_0/RX_VALID"
        ]
      },
      "SELECT_AXI_REGS_MODE_0_1": {
        "ports": [
          "SELECT_AXI_REGS_MODE",
          "axi_regs_mux_0/SELECT_AXI_REGS_MODE"
        ]
      },
      "act_power_0_POWER": {
        "ports": [
          "act_power_0/POWER",
          "POWER"
        ]
      },
      "axi_regs_mux_0_FPGA_REG_WRITE_DATA": {
        "ports": [
          "axi_regs_mux_0/FPGA_REG_WRITE_DATA",
          "FPGA_REG_WRITE_DATA"
        ]
      },
      "axi_regs_mux_0_FPGA_REG_WRITE_STROBE": {
        "ports": [
          "axi_regs_mux_0/FPGA_REG_WRITE_STROBE",
          "FPGA_REG_WRITE_STROBE"
        ]
      },
      "constellation_tracker_0_ATAN_CONSTELLATION_IN_CNTR": {
        "ports": [
          "constellation_tracker_0/ATAN_CONSTELLATION_IN_CNTR",
          "hier_atan_constellation/ATAN_CONSTELLATION_IN_CNTR"
        ]
      },
      "constellation_tracker_0_ATAN_CONSTELLATION_IN_I": {
        "ports": [
          "constellation_tracker_0/ATAN_CONSTELLATION_IN_I",
          "hier_atan_constellation/ATAN_CONSTELLATION_IN_I"
        ]
      },
      "constellation_tracker_0_ATAN_CONSTELLATION_IN_Q": {
        "ports": [
          "constellation_tracker_0/ATAN_CONSTELLATION_IN_Q",
          "hier_atan_constellation/ATAN_CONSTELLATION_IN_Q"
        ]
      },
      "constellation_tracker_0_ATAN_CONSTELLATION_IN_STROBE": {
        "ports": [
          "constellation_tracker_0/ATAN_CONSTELLATION_IN_STROBE",
          "hier_atan_constellation/ATAN_CONSTELLATION_IN_STROBE"
        ]
      },
      "constellation_tracker_0_CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER": {
        "ports": [
          "constellation_tracker_0/CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER",
          "axi_regs_mux_0/CONSTELLATION_DATA_FIRST_SYMBOL_MARKER",
          "demapper_0/CONSTELLATION_DATA_IN_FIRST_SYMBOL_MARKER"
        ]
      },
      "constellation_tracker_0_CONSTELLATION_DATA_OUT_VALID": {
        "ports": [
          "constellation_tracker_0/CONSTELLATION_DATA_OUT_VALID",
          "axi_regs_mux_0/CONSTELLATION_DATA_VALID",
          "demapper_0/CONSTELLATION_DATA_IN_VALID"
        ]
      },
      "constellation_tracker_0_CONSTELLATION_IDATA_OUT": {
        "ports": [
          "constellation_tracker_0/CONSTELLATION_IDATA_OUT",
          "axi_regs_mux_0/CONSTELLATION_IDATA",
          "demapper_0/CONSTELLATION_IDATA_IN"
        ]
      },
      "constellation_tracker_0_CONSTELLATION_QDATA_OUT": {
        "ports": [
          "constellation_tracker_0/CONSTELLATION_QDATA_OUT",
          "axi_regs_mux_0/CONSTELLATION_QDATA",
          "demapper_0/CONSTELLATION_QDATA_IN"
        ]
      },
      "constellation_tracker_0_ROTATION_CONSTELLATION_CNTR_IN": {
        "ports": [
          "constellation_tracker_0/ROTATION_CONSTELLATION_CNTR_IN",
          "hier_rotation_constellation/ROTATION_CONSTELLATION_CNTR_IN"
        ]
      },
      "constellation_tracker_0_ROTATION_CONSTELLATION_DATA_IN_STROBE": {
        "ports": [
          "constellation_tracker_0/ROTATION_CONSTELLATION_DATA_IN_STROBE",
          "hier_rotation_constellation/ROTATION_CONSTELLATION_DATA_IN_STROBE"
        ]
      },
      "constellation_tracker_0_ROTATION_CONSTELLATION_IDATA_IN": {
        "ports": [
          "constellation_tracker_0/ROTATION_CONSTELLATION_IDATA_IN",
          "hier_rotation_constellation/ROTATION_CONSTELLATION_IDATA_IN"
        ]
      },
      "constellation_tracker_0_ROTATION_CONSTELLATION_PHASE_IN": {
        "ports": [
          "constellation_tracker_0/ROTATION_CONSTELLATION_PHASE_IN",
          "hier_rotation_constellation/ROTATION_CONSTELLATION_PHASE_IN"
        ]
      },
      "constellation_tracker_0_ROTATION_CONSTELLATION_QDATA_IN": {
        "ports": [
          "constellation_tracker_0/ROTATION_CONSTELLATION_QDATA_IN",
          "hier_rotation_constellation/ROTATION_CONSTELLATION_QDATA_IN"
        ]
      },
      "data_delay_0_DATA_OUT_STROBE": {
        "ports": [
          "data_delay_0/DATA_OUT_STROBE",
          "act_power_0/DATA_STROBE",
          "timing_acquisition_8_0/DATA_STROBE",
          "equalizer_time_frequ_0/DATA_IN_STROBE",
          "axi_regs_mux_0/DATA_STROBE"
        ]
      },
      "data_delay_0_IDATA_OUT": {
        "ports": [
          "data_delay_0/IDATA_OUT",
          "act_power_0/IDATA",
          "timing_acquisition_8_0/IDATA",
          "equalizer_time_frequ_0/IDATA_IN",
          "axi_regs_mux_0/IDATA"
        ]
      },
      "data_delay_0_IDATA_OUT_DELAY_16": {
        "ports": [
          "data_delay_0/IDATA_OUT_DELAY_16",
          "timing_acquisition_8_0/IDATA_DELAY_16"
        ]
      },
      "data_delay_0_IDATA_OUT_DELAY_32": {
        "ports": [
          "data_delay_0/IDATA_OUT_DELAY_32",
          "timing_acquisition_8_0/IDATA_DELAY_32"
        ]
      },
      "data_delay_0_IDATA_OUT_DELAY_48": {
        "ports": [
          "data_delay_0/IDATA_OUT_DELAY_48",
          "timing_acquisition_8_0/IDATA_DELAY_48"
        ]
      },
      "data_delay_0_IDATA_OUT_DELAY_64": {
        "ports": [
          "data_delay_0/IDATA_OUT_DELAY_64",
          "timing_acquisition_8_0/IDATA_DELAY_64"
        ]
      },
      "data_delay_0_QDATA_OUT": {
        "ports": [
          "data_delay_0/QDATA_OUT",
          "act_power_0/QDATA",
          "timing_acquisition_8_0/QDATA",
          "equalizer_time_frequ_0/QDATA_IN",
          "axi_regs_mux_0/QDATA"
        ]
      },
      "data_delay_0_QDATA_OUT_DELAY_16": {
        "ports": [
          "data_delay_0/QDATA_OUT_DELAY_16",
          "timing_acquisition_8_0/QDATA_DELAY_16"
        ]
      },
      "data_delay_0_QDATA_OUT_DELAY_32": {
        "ports": [
          "data_delay_0/QDATA_OUT_DELAY_32",
          "timing_acquisition_8_0/QDATA_DELAY_32"
        ]
      },
      "data_delay_0_QDATA_OUT_DELAY_48": {
        "ports": [
          "data_delay_0/QDATA_OUT_DELAY_48",
          "timing_acquisition_8_0/QDATA_DELAY_48"
        ]
      },
      "data_delay_0_QDATA_OUT_DELAY_64": {
        "ports": [
          "data_delay_0/QDATA_OUT_DELAY_64",
          "timing_acquisition_8_0/QDATA_DELAY_64"
        ]
      },
      "data_interleaver_0_DATA_OUT_STROBE": {
        "ports": [
          "data_interleaver_0/DATA_OUT_STROBE",
          "data_delay_0/DATA_IN_STROBE"
        ]
      },
      "data_interleaver_0_IDATA_OUT": {
        "ports": [
          "data_interleaver_0/IDATA_OUT",
          "data_delay_0/IDATA_IN"
        ]
      },
      "data_interleaver_0_QDATA_OUT": {
        "ports": [
          "data_interleaver_0/QDATA_OUT",
          "data_delay_0/QDATA_IN"
        ]
      },
      "deinterleaver_0_DEINTERLEAVER_16QAM": {
        "ports": [
          "deinterleaver_0/DEINTERLEAVER_16QAM",
          "axi_regs_mux_0/DEINTERLEAVER_16QAM",
          "viterbi_hard_0/DEINTERLEAVER_16QAM"
        ]
      },
      "deinterleaver_0_DEINTERLEAVER_BPSK": {
        "ports": [
          "deinterleaver_0/DEINTERLEAVER_BPSK",
          "axi_regs_mux_0/DEINTERLEAVER_BPSK",
          "viterbi_hard_0/DEINTERLEAVER_BPSK"
        ]
      },
      "deinterleaver_0_DEINTERLEAVER_QPSK": {
        "ports": [
          "deinterleaver_0/DEINTERLEAVER_QPSK",
          "axi_regs_mux_0/DEINTERLEAVER_QPSK",
          "viterbi_hard_0/DEINTERLEAVER_QPSK"
        ]
      },
      "deinterleaver_0_DEINTERLEAVER_START_MARKER": {
        "ports": [
          "deinterleaver_0/DEINTERLEAVER_START_MARKER",
          "viterbi_hard_0/DEINTERLEAVER_START_MARKER"
        ]
      },
      "deinterleaver_0_DEINTERLEAVER_STROBE": {
        "ports": [
          "deinterleaver_0/DEINTERLEAVER_STROBE",
          "axi_regs_mux_0/DEINTERLEAVER_STROBE",
          "viterbi_hard_0/DEINTERLEAVER_STROBE"
        ]
      },
      "demapper_0_DEMAPPING_16QAM": {
        "ports": [
          "demapper_0/DEMAPPING_16QAM",
          "deinterleaver_0/DEMAPPING_16QAM"
        ]
      },
      "demapper_0_DEMAPPING_BPSK": {
        "ports": [
          "demapper_0/DEMAPPING_BPSK",
          "deinterleaver_0/DEMAPPING_BPSK"
        ]
      },
      "demapper_0_DEMAPPING_QPSK": {
        "ports": [
          "demapper_0/DEMAPPING_QPSK",
          "deinterleaver_0/DEMAPPING_QPSK"
        ]
      },
      "demapper_0_DEMAPPING_START_MARKER": {
        "ports": [
          "demapper_0/DEMAPPING_START_MARKER",
          "deinterleaver_0/DEMAPPING_START_MARKER"
        ]
      },
      "demapper_0_DEMAPPING_STROBE": {
        "ports": [
          "demapper_0/DEMAPPING_STROBE",
          "deinterleaver_0/DEMAPPING_STROBE"
        ]
      },
      "descrambler_0_DESCRAMBLED_OUTPUT": {
        "ports": [
          "descrambler_0/DESCRAMBLED_OUTPUT",
          "output_ser2par_0/DESCRAMBLED_OUTPUT"
        ]
      },
      "descrambler_0_DESCRAMBLED_OUTPUT_LAST": {
        "ports": [
          "descrambler_0/DESCRAMBLED_OUTPUT_LAST",
          "output_ser2par_0/DESCRAMBLED_OUTPUT_LAST"
        ]
      },
      "descrambler_0_DESCRAMBLED_OUTPUT_VALID": {
        "ports": [
          "descrambler_0/DESCRAMBLED_OUTPUT_VALID",
          "output_ser2par_0/DESCRAMBLED_OUTPUT_VALID"
        ]
      },
      "equalizer_time_frequ_0_FFT_DATA_IN_FIRST_SYMBOL_MARKER": {
        "ports": [
          "equalizer_time_frequ_0/FFT_DATA_IN_FIRST_SYMBOL_MARKER",
          "hier_fft_ofdm/FFT_DATA_IN_FIRST_SYMBOL_MARKER"
        ]
      },
      "equalizer_time_frequ_0_FPGA_REG_WRITE_DATA": {
        "ports": [
          "equalizer_time_frequ_0/FPGA_REG_WRITE_DATA",
          "axi_regs_mux_0/EQUALIZER_REG_WRITE_DATA"
        ]
      },
      "equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_1": {
        "ports": [
          "equalizer_time_frequ_0/FPGA_REG_WRITE_STROBE_PHASE_1",
          "axi_regs_mux_0/EQUALIZER_REG_WRITE_STROBE_PHASE_1"
        ]
      },
      "equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_2": {
        "ports": [
          "equalizer_time_frequ_0/FPGA_REG_WRITE_STROBE_PHASE_2",
          "axi_regs_mux_0/EQUALIZER_REG_WRITE_STROBE_PHASE_2"
        ]
      },
      "equalizer_time_frequ_0_ROTATION_DATA_IN_MARKER": {
        "ports": [
          "equalizer_time_frequ_0/ROTATION_DATA_IN_MARKER",
          "hier_rotation/ROTATION_DATA_IN_MARKER"
        ]
      },
      "equalizer_time_frequ_0_ROTATION_DATA_IN_STROBE": {
        "ports": [
          "equalizer_time_frequ_0/ROTATION_DATA_IN_STROBE",
          "hier_rotation/ROTATION_DATA_IN_STROBE"
        ]
      },
      "equalizer_time_frequ_0_ROTATION_IDATA_IN": {
        "ports": [
          "equalizer_time_frequ_0/ROTATION_IDATA_IN",
          "hier_rotation/ROTATION_IDATA_IN"
        ]
      },
      "equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF": {
        "ports": [
          "equalizer_time_frequ_0/ROTATION_PHASE_NEW_DIFF",
          "hier_rotation/ROTATION_PHASE_NEW_DIFF"
        ]
      },
      "equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF_STROBE": {
        "ports": [
          "equalizer_time_frequ_0/ROTATION_PHASE_NEW_DIFF_STROBE",
          "hier_rotation/ROTATION_PHASE_NEW_DIFF_STROBE"
        ]
      },
      "equalizer_time_frequ_0_ROTATION_QDATA_IN": {
        "ports": [
          "equalizer_time_frequ_0/ROTATION_QDATA_IN",
          "hier_rotation/ROTATION_QDATA_IN"
        ]
      },
      "fft_ofdm_0_FFT_DATA_OUT_LAST": {
        "ports": [
          "hier_fft_ofdm/FFT_DATA_OUT_LAST",
          "constellation_tracker_0/FFT_DATA_IN_LAST"
        ]
      },
      "fft_ofdm_0_FFT_DATA_OUT_VALID": {
        "ports": [
          "hier_fft_ofdm/FFT_DATA_OUT_VALID",
          "axi_regs_mux_0/FFT_DATA_VALID",
          "constellation_tracker_0/FFT_DATA_IN_VALID"
        ]
      },
      "fft_ofdm_0_FFT_IDATA_OUT": {
        "ports": [
          "hier_fft_ofdm/FFT_IDATA_OUT",
          "axi_regs_mux_0/FFT_IDATA",
          "constellation_tracker_0/FFT_IDATA_IN"
        ]
      },
      "fft_ofdm_0_FFT_QDATA_OUT": {
        "ports": [
          "hier_fft_ofdm/FFT_QDATA_OUT",
          "axi_regs_mux_0/FFT_QDATA",
          "constellation_tracker_0/FFT_QDATA_IN"
        ]
      },
      "hier_atan_ATAN_PHASE_OUT": {
        "ports": [
          "hier_atan/ATAN_PHASE_OUT",
          "equalizer_time_frequ_0/ATAN_PHASE_OUT"
        ]
      },
      "hier_atan_ATAN_PHASE_OUT_STROBE": {
        "ports": [
          "hier_atan/ATAN_PHASE_OUT_STROBE",
          "equalizer_time_frequ_0/ATAN_PHASE_OUT_STROBE"
        ]
      },
      "hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT": {
        "ports": [
          "hier_atan_constellation/ATAN_CONSTELLATION_PHASE_OUT",
          "constellation_tracker_0/ATAN_CONSTELLATION_PHASE_OUT"
        ]
      },
      "hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT_CNTR": {
        "ports": [
          "hier_atan_constellation/ATAN_CONSTELLATION_PHASE_OUT_CNTR",
          "constellation_tracker_0/ATAN_CONSTELLATION_PHASE_OUT_CNTR"
        ]
      },
      "hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT_STROBE": {
        "ports": [
          "hier_atan_constellation/ATAN_CONSTELLATION_PHASE_OUT_STROBE",
          "constellation_tracker_0/ATAN_CONSTELLATION_PHASE_OUT_STROBE"
        ]
      },
      "hier_fft_ofdm_FFT_DATA_OUT_FIRST_SYMBOL_MARKER": {
        "ports": [
          "hier_fft_ofdm/FFT_DATA_OUT_FIRST_SYMBOL_MARKER",
          "axi_regs_mux_0/FFT_DATA_FIRST_SYMBOL_MARKER",
          "constellation_tracker_0/FFT_DATA_IN_FIRST_SYMBOL_MARKER"
        ]
      },
      "hier_rotation_constellation_ROTATION_CONSTELLATION_DATA_OUT_CNTR": {
        "ports": [
          "hier_rotation_constellation/ROTATION_CONSTELLATION_DATA_OUT_CNTR",
          "constellation_tracker_0/ROTATION_CONSTELLATION_DATA_OUT_CNTR"
        ]
      },
      "hier_rotation_constellation_ROTATION_CONSTELLATION_DATA_OUT_STROBE": {
        "ports": [
          "hier_rotation_constellation/ROTATION_CONSTELLATION_DATA_OUT_STROBE",
          "constellation_tracker_0/ROTATION_CONSTELLATION_DATA_OUT_STROBE"
        ]
      },
      "hier_rotation_constellation_ROTATION_CONSTELLATION_IDATA_OUT": {
        "ports": [
          "hier_rotation_constellation/ROTATION_CONSTELLATION_IDATA_OUT",
          "constellation_tracker_0/ROTATION_CONSTELLATION_IDATA_OUT"
        ]
      },
      "hier_rotation_constellation_ROTATION_CONSTELLATION_QDATA_OUT": {
        "ports": [
          "hier_rotation_constellation/ROTATION_CONSTELLATION_QDATA_OUT",
          "constellation_tracker_0/ROTATION_CONSTELLATION_QDATA_OUT"
        ]
      },
      "output_ser2par_0_PARALLEL_OUTPUT": {
        "ports": [
          "output_ser2par_0/PARALLEL_OUTPUT",
          "axi_regs_mux_0/PARALLEL_OUTPUT"
        ]
      },
      "output_ser2par_0_PARALLEL_OUTPUT_VALID": {
        "ports": [
          "output_ser2par_0/PARALLEL_OUTPUT_VALID",
          "axi_regs_mux_0/PARALLEL_OUTPUT_VALID"
        ]
      },
      "receiver_802_11p_0_ATAN_AUTOCORR_I": {
        "ports": [
          "equalizer_time_frequ_0/ATAN_AUTOCORR_I",
          "hier_atan/ATAN_AUTOCORR_I"
        ]
      },
      "receiver_802_11p_0_ATAN_AUTOCORR_Q": {
        "ports": [
          "equalizer_time_frequ_0/ATAN_AUTOCORR_Q",
          "hier_atan/ATAN_AUTOCORR_Q"
        ]
      },
      "receiver_802_11p_0_ATAN_AUTOCORR_STROBE": {
        "ports": [
          "equalizer_time_frequ_0/ATAN_AUTOCORR_STROBE",
          "hier_atan/ATAN_AUTOCORR_STROBE"
        ]
      },
      "receiver_802_11p_0_FFT_DATA_IN_START": {
        "ports": [
          "equalizer_time_frequ_0/FFT_DATA_IN_START",
          "hier_fft_ofdm/FFT_DATA_IN_START"
        ]
      },
      "receiver_802_11p_0_FFT_DATA_IN_STROBE": {
        "ports": [
          "equalizer_time_frequ_0/FFT_DATA_IN_STROBE",
          "hier_fft_ofdm/FFT_DATA_IN_STROBE"
        ]
      },
      "receiver_802_11p_0_FFT_IDATA_IN": {
        "ports": [
          "equalizer_time_frequ_0/FFT_IDATA_IN",
          "hier_fft_ofdm/FFT_IDATA_IN"
        ]
      },
      "receiver_802_11p_0_FFT_QDATA_IN": {
        "ports": [
          "equalizer_time_frequ_0/FFT_QDATA_IN",
          "hier_fft_ofdm/FFT_QDATA_IN"
        ]
      },
      "receiver_802_11p_0_FPGA_REG_WRITE_ADDRESS": {
        "ports": [
          "axi_regs_mux_0/FPGA_REG_WRITE_ADDRESS",
          "FPGA_REG_WRITE_ADDRESS"
        ]
      },
      "rotation_block_0_ROTATION_DATA_OUT_MARKER": {
        "ports": [
          "hier_rotation/ROTATION_DATA_OUT_MARKER",
          "equalizer_time_frequ_0/ROTATION_DATA_OUT_MARKER"
        ]
      },
      "rotation_block_0_ROTATION_DATA_OUT_STROBE": {
        "ports": [
          "hier_rotation/ROTATION_DATA_OUT_STROBE",
          "equalizer_time_frequ_0/ROTATION_DATA_OUT_STROBE"
        ]
      },
      "rotation_block_0_ROTATION_IDATA_OUT": {
        "ports": [
          "hier_rotation/ROTATION_IDATA_OUT",
          "equalizer_time_frequ_0/ROTATION_IDATA_OUT"
        ]
      },
      "rotation_block_0_ROTATION_QDATA_OUT": {
        "ports": [
          "hier_rotation/ROTATION_QDATA_OUT",
          "equalizer_time_frequ_0/ROTATION_QDATA_OUT"
        ]
      },
      "rx_clock_domain_cros_0_DATA_STROBE": {
        "ports": [
          "rx_clock_domain_cros_0/DATA_STROBE",
          "data_interleaver_0/DATA_IN_STROBE"
        ]
      },
      "rx_clock_domain_cros_0_IDATA": {
        "ports": [
          "rx_clock_domain_cros_0/IDATA",
          "data_interleaver_0/IDATA_IN"
        ]
      },
      "rx_clock_domain_cros_0_QDATA": {
        "ports": [
          "rx_clock_domain_cros_0/QDATA",
          "data_interleaver_0/QDATA_IN"
        ]
      },
      "timing_acquisition_8_0_DETECTION_SIGNAL_DETECTED": {
        "ports": [
          "timing_acquisition_8_0/DETECTION_SIGNAL_DETECTED",
          "equalizer_time_frequ_0/DETECTION_SIGNAL_DETECTED"
        ]
      },
      "timing_acquisition_8_0_DETECTION_STROBE": {
        "ports": [
          "timing_acquisition_8_0/DETECTION_STROBE",
          "equalizer_time_frequ_0/DETECTION_STROBE"
        ]
      },
      "timing_acquisition_8_0_DETECTION_STS_AUTOCORR_I": {
        "ports": [
          "timing_acquisition_8_0/DETECTION_STS_AUTOCORR_I",
          "equalizer_time_frequ_0/DETECTION_STS_AUTOCORR_I"
        ]
      },
      "timing_acquisition_8_0_DETECTION_STS_AUTOCORR_Q": {
        "ports": [
          "timing_acquisition_8_0/DETECTION_STS_AUTOCORR_Q",
          "equalizer_time_frequ_0/DETECTION_STS_AUTOCORR_Q"
        ]
      },
      "viterbi_hard_0_VITERBI_DECODED_OUTPUT": {
        "ports": [
          "viterbi_hard_0/VITERBI_DECODED_OUTPUT",
          "descrambler_0/VITERBI_DECODED_OUTPUT"
        ]
      },
      "viterbi_hard_0_VITERBI_DECODED_OUTPUT_VALID": {
        "ports": [
          "viterbi_hard_0/VITERBI_DECODED_OUTPUT_VALID",
          "descrambler_0/VITERBI_DECODED_OUTPUT_VALID"
        ]
      },
      "viterbi_hard_0_VITERBI_RX_ENDED": {
        "ports": [
          "viterbi_hard_0/VITERBI_RX_ENDED",
          "equalizer_time_frequ_0/STOP_RX_DONE",
          "descrambler_0/VITERBI_RX_ENDED"
        ]
      },
      "viterbi_hard_0_VITERBI_SIGNAL": {
        "ports": [
          "viterbi_hard_0/VITERBI_SIGNAL",
          "axi_regs_mux_0/VITERBI_SIGNAL"
        ]
      },
      "viterbi_hard_0_VITERBI_SIGNAL_VALID": {
        "ports": [
          "viterbi_hard_0/VITERBI_SIGNAL_VALID",
          "axi_regs_mux_0/VITERBI_SIGNAL_VALID",
          "descrambler_0/VITERBI_SIGNAL_VALID",
          "output_ser2par_0/VITERBI_SIGNAL_VALID"
        ]
      }
    }
  }
}