{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1466932084585 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AD9708_TEST_Code EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"AD9708_TEST_Code\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1466932084592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466932084650 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466932084650 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLLM:inst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"PLLM:inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLLM:inst\|altpll:altpll_component\|_clk0 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLLM:inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1466932084863 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLLM:inst\|altpll:altpll_component\|_clk1 2 1 -100 -2778 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -100 degrees (-2778 ps) for PLLM:inst\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1466932084863 ""}  } { { "altpll.tdf" "" { Text "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1466932084863 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1466932085873 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1466932085909 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466932086589 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466932086589 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466932086589 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1466932086589 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/pin_planner.ppl" "" { PinPlanner "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/" { { 0 { 0 ""} 0 1793 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466932086624 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/pin_planner.ppl" "" { PinPlanner "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/" { { 0 { 0 ""} 0 1794 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466932086624 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/pin_planner.ppl" "" { PinPlanner "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/" { { 0 { 0 ""} 0 1795 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466932086624 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1466932086624 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1466932086640 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLLM:inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node PLLM:inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466932086742 ""}  } { { "altpll.tdf" "" { Text "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { PLLM:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466932086742 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLLM:inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Automatically promoted node PLLM:inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466932086742 ""}  } { { "altpll.tdf" "" { Text "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { PLLM:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466932086742 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AD9708_TEST_Code.sdc " "Synopsys Design Constraints File file not found: 'AD9708_TEST_Code.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1466932087035 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1466932087041 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1466932087058 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1466932087059 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1466932087078 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1466932087085 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1466932087087 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1466932087087 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1466932087089 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1466932087091 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1466932087092 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1466932087092 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1466932087107 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1466932087143 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1466932087144 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1466932087144 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLLM:inst\|altpll:altpll_component\|pll clk\[1\] dac_clk " "PLL \"PLLM:inst\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"dac_clk\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "PLLM.v" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/PLLM.v" 96 0 0 } } { "AD9708_TEST_Code.bdf" "" { Schematic "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/AD9708_TEST_Code.bdf" { { -96 112 368 80 "inst" "" } } } } { "AD9708_TEST_Code.bdf" "" { Schematic "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/AD9708_TEST_Code.bdf" { { 88 1056 1232 104 "dac_clk" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1466932087162 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gg\[0\] " "Node \"gg\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "gg\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466932087177 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gg\[1\] " "Node \"gg\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "gg\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466932087177 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gg\[2\] " "Node \"gg\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "gg\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466932087177 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_in " "Node \"key_in\" is assigned to location or region, but does not exist in design" {  } { { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "key_in" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466932087177 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sel\[0\] " "Node \"sel\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "sel\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466932087177 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sel\[1\] " "Node \"sel\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "sel\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466932087177 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sel\[2\] " "Node \"sel\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "sel\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1466932087177 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1466932087177 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466932087178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1466932087630 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "26 M4K " "Selected device has 26 RAM location(s) of type M4K.  However, the current design needs more than 26 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M4K " "List of RAM cells constrained to M4K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a87 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1695 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a87" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a87 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a86 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1676 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a86" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a86 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a85 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1657 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a85" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a85 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a84 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1638 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a84" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a84 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a83 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1619 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a83" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a83 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a82 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1600 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a82" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a82 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a81 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1581 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a81" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a81 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a80 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1562 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a80" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a80 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a71 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1391 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a71" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a71 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a70 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1372 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a70" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a70 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a69 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1353 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a69" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a69 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a68 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1334 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a68" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a68 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a67 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1315 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a67" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a67 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a66 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1296 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a66" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a66 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a65 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1277 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a65" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a65 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a64 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1258 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a64" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a64 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a95 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1847 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a95" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a95 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a94 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1828 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a94" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a94 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a93 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1809 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a93" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a93 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a92 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1790 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a92" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a92 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a91 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1771 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a91" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a91 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a90 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1752 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a90" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a90 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a89 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1733 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a89" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a89 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a88 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1714 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a88" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a88 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a79 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1543 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a79" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a79 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a78 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1524 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a78" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a78 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a77 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1505 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a77" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a77 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a76 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1486 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a76" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a76 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a75 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1467 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a75" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a75 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a74 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1448 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a74" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a74 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a73 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1429 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a73" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a73 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a72 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1410 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a72" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a72 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a103 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1999 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a103" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a103 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a102 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1980 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a102" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a102 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a101 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1961 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a101" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a101 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a100 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1942 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a100" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a100 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a99 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1923 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a99" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a99 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a98 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1904 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a98" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a98 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a97 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1885 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a97" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a97 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a96 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1866 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a96" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a96 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a47 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 935 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a47" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a47 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a46 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 916 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a46" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a46 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a45 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 897 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a45" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a45 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a44 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 878 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a44" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a44 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a43 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 859 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a43" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a43 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a42 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 840 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a42" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a42 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a41 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 821 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a41" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a41 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a40 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 802 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a40" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a40 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a55 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1087 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a55" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a55 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a54 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1068 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a54" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a54 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a53 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1049 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a53" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a53 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a52 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1030 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a52" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a52 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a51 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1011 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a51" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a51 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a50 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 992 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a50" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a50 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a49 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 973 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a49" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a49 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a48 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 954 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a48" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a48 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a39 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 783 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a39" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a39 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a38 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 764 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a38" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a38 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a37 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 745 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a37" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a37 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a36 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 726 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a36" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a36 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a35 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 707 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a35" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a35 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a34 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 688 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a34" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a34 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a33 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 669 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a33" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a33 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a32 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 650 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a32" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a32 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a63 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1239 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a63" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a63 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a62 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1220 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a62" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a62 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a61 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1201 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a61" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a61 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a60 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1182 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a60" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a60 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a59 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1163 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a59" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a59 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a58 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1144 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a58" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a58 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a57 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1125 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a57" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a57 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a56 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 1106 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a56" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a56 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a15 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 327 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a15" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a15 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a14 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 308 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a14" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a14 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a13 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 289 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a13" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a13 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a12 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 270 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a12" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a12 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a11 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 251 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a11" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a11 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a10 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 232 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a10" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a10 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a9 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 213 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a9" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a9 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a8 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 194 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a8" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a8 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a23 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 479 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a23" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a23 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a22 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 460 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a22" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a22 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a21 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 441 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a21" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a21 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a20 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 422 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a20" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a20 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a19 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 403 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a19" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a19 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a18 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 384 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a18" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a18 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a17 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 365 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a17" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a17 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a16 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 346 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a16" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a16 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a7 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 175 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a7" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a7 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a6 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 156 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a6" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a6 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a5 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 137 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a5" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a5 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a4 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 118 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a4" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a4 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a3 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 99 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a3" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a3 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a2 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 80 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a2" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a2 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a1 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 61 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a1" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a1 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a0 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 42 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a0" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a0 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a31 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 631 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a31" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a31 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a30 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 612 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a30" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a30 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a29 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 593 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a29" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a29 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a28 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 574 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a28" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a28 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a27 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 555 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a27" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a27 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a26 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 536 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a26" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a26 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a25 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 517 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a25" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a25 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a24 " "Node \"prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_2071.tdf" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/db/altsyncram_2071.tdf" 498 2 0 } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" "" { Assignment "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/Assignment Editor.qase" 1 { { 0 "prnf5ccc:inst2\|altsyncram:altsyncram_component\|altsyncram_2071:auto_generated\|ram_block1a24" } } } } { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/linux/TimingClosureFloorplan.fld" "" "" { prnf5ccc:inst2|altsyncram:altsyncram_component|altsyncram_2071:auto_generated|ram_block1a24 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466932087672 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Quartus II" 0 -1 1466932087672 ""}  } { { "/media/sundw/daf219fb-c455-4dde-a1d5-31fffcb16c05/opt/Quartus13/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1466932087672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466932087684 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1466932087685 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1466932088033 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1466932088034 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/AD9708_TEST_Code.fit.smsg " "Generated suppressed messages file /home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/AD9708_TEST_Code.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1466932088172 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 13 s Quartus II 32-bit " "Quartus II 32-bit Fitter was unsuccessful. 2 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466932088202 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 26 17:08:08 2016 " "Processing ended: Sun Jun 26 17:08:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466932088202 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466932088202 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466932088202 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1466932088202 ""}
