<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\git\Pmod\Pmod_DS2\impl\gwsynthesis\nes.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\git\Pmod\Pmod_DS2\src\nestang.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\git\Pmod\Pmod_DS2\src\nes.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Aug 10 16:33:59 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2400</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3029</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>78</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>167</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>all_inputs</td>
</tr>
<tr>
<td>2</td>
<td>clk_sdram</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td>all_outputs</td>
</tr>
<tr>
<td>3</td>
<td>controller/W_scan_seq_pls</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controller/pls/O_SCAN_SEQ_PLS_s0/Q </td>
</tr>
<tr>
<td>4</td>
<td>controller/n50_13</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controller/n50_s1/F </td>
</tr>
<tr>
<td>5</td>
<td>sclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sclk_s1/Q </td>
</tr>
<tr>
<td>6</td>
<td>controller/W_TXSET</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controller/pls/W_TXSET_s/F </td>
</tr>
<tr>
<td>7</td>
<td>controller2/W_TXSET</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controller2/pls/W_TXSET_s/F </td>
</tr>
<tr>
<td>8</td>
<td>controller2/W_RXWT</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controller2/pls/W_RXWT_s/F </td>
</tr>
<tr>
<td>9</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_sdram</td>
<td>25.000(MHz)</td>
<td>76.161(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>controller/n50_13</td>
<td>100.000(MHz)</td>
<td>199.825(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>sclk</td>
<td>100.000(MHz)</td>
<td>147.248(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>controller/W_TXSET</td>
<td>100.000(MHz)</td>
<td>287.021(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>controller2/W_TXSET</td>
<td>100.000(MHz)</td>
<td>291.279(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>370.542(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk!</h4>
<h4>No timing paths to get frequency of controller/W_scan_seq_pls!</h4>
<h4>No timing paths to get frequency of controller2/W_RXWT!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram</td>
<td>Hold</td>
<td>-18.059</td>
<td>65</td>
</tr>
<tr>
<td>controller/W_scan_seq_pls</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller/W_scan_seq_pls</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller/n50_13</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller/n50_13</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller/W_TXSET</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller/W_TXSET</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller2/W_TXSET</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller2/W_TXSET</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller2/W_RXWT</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller2/W_RXWT</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.065</td>
<td>controller/pls/O_byte_cnt_0_s0/Q</td>
<td>controller/O_RXD_2_5_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.035</td>
<td>4.609</td>
</tr>
<tr>
<td>2</td>
<td>0.074</td>
<td>controller/pls/O_byte_cnt_0_s0/Q</td>
<td>controller/O_RXD_2_6_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.026</td>
<td>4.609</td>
</tr>
<tr>
<td>3</td>
<td>0.348</td>
<td>controller/pls/O_byte_cnt_0_s0/Q</td>
<td>controller/O_RXD_2_3_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.028</td>
<td>4.332</td>
</tr>
<tr>
<td>4</td>
<td>0.787</td>
<td>controller/pls/O_byte_cnt_0_s0/Q</td>
<td>controller/O_RXD_2_0_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.055</td>
<td>3.866</td>
</tr>
<tr>
<td>5</td>
<td>0.795</td>
<td>controller/pls/O_byte_cnt_0_s0/Q</td>
<td>controller/O_RXD_2_7_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.048</td>
<td>3.866</td>
</tr>
<tr>
<td>6</td>
<td>0.931</td>
<td>controller/pls/O_byte_cnt_0_s0/Q</td>
<td>controller/O_RXD_2_1_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.080</td>
<td>3.698</td>
</tr>
<tr>
<td>7</td>
<td>0.942</td>
<td>controller/pls/O_byte_cnt_3_s0/Q</td>
<td>controller/O_RXD_1_4_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.031</td>
<td>3.736</td>
</tr>
<tr>
<td>8</td>
<td>1.130</td>
<td>controller/pls/O_byte_cnt_0_s0/Q</td>
<td>controller/O_RXD_2_2_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.074</td>
<td>3.505</td>
</tr>
<tr>
<td>9</td>
<td>1.340</td>
<td>controller/txd/n8_s3/I2</td>
<td>controller/txd/O_psTXD_s0/SET</td>
<td>clk_sdram:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>-2.321</td>
<td>5.628</td>
</tr>
<tr>
<td>10</td>
<td>1.781</td>
<td>controller2/txd/n25_s1/I0</td>
<td>controller2/txd/O_psTXD_s0/CE</td>
<td>clk_sdram:[F]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>-2.318</td>
<td>5.246</td>
</tr>
<tr>
<td>11</td>
<td>2.099</td>
<td>controller/txd/ps_7_s3/I2</td>
<td>controller/txd/ps_7_s1/CE</td>
<td>clk_sdram:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>-2.269</td>
<td>4.878</td>
</tr>
<tr>
<td>12</td>
<td>2.099</td>
<td>controller/txd/ps_7_s3/I2</td>
<td>controller/txd/ps_6_s1/CE</td>
<td>clk_sdram:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>-2.269</td>
<td>4.878</td>
</tr>
<tr>
<td>13</td>
<td>2.099</td>
<td>controller/txd/ps_7_s3/I2</td>
<td>controller/txd/ps_5_s1/CE</td>
<td>clk_sdram:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>-2.269</td>
<td>4.878</td>
</tr>
<tr>
<td>14</td>
<td>2.099</td>
<td>controller/txd/ps_7_s3/I2</td>
<td>controller/txd/ps_4_s1/CE</td>
<td>clk_sdram:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>-2.269</td>
<td>4.878</td>
</tr>
<tr>
<td>15</td>
<td>2.099</td>
<td>controller/txd/ps_7_s3/I2</td>
<td>controller/txd/ps_3_s1/CE</td>
<td>clk_sdram:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>-2.269</td>
<td>4.878</td>
</tr>
<tr>
<td>16</td>
<td>2.286</td>
<td>controller/txd/ps_7_s3/I2</td>
<td>controller/txd/ps_0_s1/CE</td>
<td>clk_sdram:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>-2.263</td>
<td>4.686</td>
</tr>
<tr>
<td>17</td>
<td>2.286</td>
<td>controller/txd/ps_7_s3/I2</td>
<td>controller/txd/ps_1_s1/CE</td>
<td>clk_sdram:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>-2.263</td>
<td>4.686</td>
</tr>
<tr>
<td>18</td>
<td>2.286</td>
<td>controller/txd/ps_7_s3/I2</td>
<td>controller/txd/ps_2_s1/CE</td>
<td>clk_sdram:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>-2.263</td>
<td>4.686</td>
</tr>
<tr>
<td>19</td>
<td>1.635</td>
<td>controller2/pls/psCLK_gate_s2/Q</td>
<td>controller2/txd/O_psTXD_s0/SET</td>
<td>sclk:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>0.124</td>
<td>2.924</td>
</tr>
<tr>
<td>20</td>
<td>1.800</td>
<td>controller/pls/TXWT_s1/Q</td>
<td>controller/txd/O_psTXD_s0/CE</td>
<td>sclk:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>0.094</td>
<td>2.850</td>
</tr>
<tr>
<td>21</td>
<td>2.498</td>
<td>controller/rxd/O_RXD_DAT_2_s0/Q</td>
<td>controller/O_RXD_2_2_s1/D</td>
<td>controller/n50_13:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.188</td>
<td>2.305</td>
</tr>
<tr>
<td>22</td>
<td>2.619</td>
<td>controller/rxd/O_RXD_DAT_3_s0/Q</td>
<td>controller/O_RXD_2_3_s1/D</td>
<td>controller/n50_13:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.168</td>
<td>2.204</td>
</tr>
<tr>
<td>23</td>
<td>2.712</td>
<td>controller/rxd/O_RXD_DAT_4_s0/Q</td>
<td>controller/O_RXD_1_4_s1/D</td>
<td>controller/n50_13:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.171</td>
<td>2.114</td>
</tr>
<tr>
<td>24</td>
<td>2.801</td>
<td>controller/rxd/O_RXD_DAT_5_s0/Q</td>
<td>controller/O_RXD_2_5_s1/D</td>
<td>controller/n50_13:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.176</td>
<td>2.020</td>
</tr>
<tr>
<td>25</td>
<td>2.839</td>
<td>controller/rxd/O_RXD_DAT_1_s0/Q</td>
<td>controller/O_RXD_2_1_s1/D</td>
<td>controller/n50_13:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.194</td>
<td>1.958</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.342</td>
<td>n301_s/CIN</td>
<td>sclk_cnt_1_s0/D</td>
<td>clk_sdram:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.387</td>
<td>0.105</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.305</td>
<td>sclk_s1/RESET</td>
<td>sclk_s1/RESET</td>
<td>clk_sdram:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.364</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.302</td>
<td>n301_s/CIN</td>
<td>sclk_cnt_3_s0/D</td>
<td>clk_sdram:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.387</td>
<td>0.145</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.297</td>
<td>n301_s/CIN</td>
<td>sclk_cnt_2_s0/D</td>
<td>clk_sdram:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.387</td>
<td>0.150</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.262</td>
<td>n301_s/CIN</td>
<td>sclk_cnt_5_s0/D</td>
<td>clk_sdram:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.387</td>
<td>0.185</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.257</td>
<td>n301_s/CIN</td>
<td>sclk_cnt_4_s0/D</td>
<td>clk_sdram:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.387</td>
<td>0.190</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.217</td>
<td>n301_s/CIN</td>
<td>sclk_cnt_6_s0/D</td>
<td>clk_sdram:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.387</td>
<td>0.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.212</td>
<td>controller/txd/n4_s2/I0</td>
<td>sclk_s1/D</td>
<td>sclk:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.364</td>
<td>0.212</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.016</td>
<td>controller2/rxd/sp_0_s0/RESET</td>
<td>controller2/rxd/sp_0_s0/RESET</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-1.110</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.016</td>
<td>controller2/rxd/sp_1_s0/RESET</td>
<td>controller2/rxd/sp_1_s0/RESET</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-1.110</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.012</td>
<td>controller2/rxd/sp_2_s0/RESET</td>
<td>controller2/rxd/sp_2_s0/RESET</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-1.106</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.012</td>
<td>controller2/rxd/sp_3_s0/RESET</td>
<td>controller2/rxd/sp_3_s0/RESET</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-1.106</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.008</td>
<td>controller2/rxd/sp_4_s0/RESET</td>
<td>controller2/rxd/sp_4_s0/RESET</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-1.102</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.008</td>
<td>controller2/rxd/sp_5_s0/RESET</td>
<td>controller2/rxd/sp_5_s0/RESET</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-1.102</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.008</td>
<td>controller2/rxd/sp_6_s0/RESET</td>
<td>controller2/rxd/sp_6_s0/RESET</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-1.102</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.983</td>
<td>controller/cmd/conf_state_0_s1/RESET</td>
<td>controller/cmd/conf_state_0_s1/RESET</td>
<td>clk_sdram:[R]</td>
<td>controller/W_TXSET:[R]</td>
<td>0.000</td>
<td>-1.042</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.983</td>
<td>controller/cmd/conf_entry_s1/RESET</td>
<td>controller/cmd/conf_entry_s1/RESET</td>
<td>clk_sdram:[R]</td>
<td>controller/W_TXSET:[R]</td>
<td>0.000</td>
<td>-1.042</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.981</td>
<td>controller2/rxd/O_RXD_DAT_3_s0/RESET</td>
<td>controller2/rxd/O_RXD_DAT_3_s0/RESET</td>
<td>clk_sdram:[R]</td>
<td>controller2/W_RXWT:[R]</td>
<td>0.000</td>
<td>-1.040</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.981</td>
<td>controller2/rxd/O_RXD_DAT_4_s0/RESET</td>
<td>controller2/rxd/O_RXD_DAT_4_s0/RESET</td>
<td>clk_sdram:[R]</td>
<td>controller2/W_RXWT:[R]</td>
<td>0.000</td>
<td>-1.040</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.981</td>
<td>controller2/rxd/O_RXD_DAT_5_s0/RESET</td>
<td>controller2/rxd/O_RXD_DAT_5_s0/RESET</td>
<td>clk_sdram:[R]</td>
<td>controller2/W_RXWT:[R]</td>
<td>0.000</td>
<td>-1.040</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.981</td>
<td>controller2/rxd/O_RXD_DAT_6_s0/RESET</td>
<td>controller2/rxd/O_RXD_DAT_6_s0/RESET</td>
<td>clk_sdram:[R]</td>
<td>controller2/W_RXWT:[R]</td>
<td>0.000</td>
<td>-1.040</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.981</td>
<td>controller2/rxd/O_RXD_DAT_7_s0/RESET</td>
<td>controller2/rxd/O_RXD_DAT_7_s0/RESET</td>
<td>clk_sdram:[R]</td>
<td>controller2/W_RXWT:[R]</td>
<td>0.000</td>
<td>-1.040</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.979</td>
<td>controller/cmd/conf_state_2_s1/RESET</td>
<td>controller/cmd/conf_state_2_s1/RESET</td>
<td>clk_sdram:[R]</td>
<td>controller/W_TXSET:[R]</td>
<td>0.000</td>
<td>-1.038</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.979</td>
<td>controller/cmd/conf_ent_reg_s1/RESET</td>
<td>controller/cmd/conf_ent_reg_s1/RESET</td>
<td>clk_sdram:[R]</td>
<td>controller/W_TXSET:[R]</td>
<td>0.000</td>
<td>-1.038</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.979</td>
<td>controller/cmd/pad_id_s0/RESET</td>
<td>controller/cmd/pad_id_s0/RESET</td>
<td>clk_sdram:[R]</td>
<td>controller/W_TXSET:[R]</td>
<td>0.000</td>
<td>-1.038</td>
<td>0.000</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>19.653</td>
<td>sdram_controller0/sdrc_top_inst/U1/Addr_row_reg_0_s1/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U1/Addr_row_reg_0_s1/CLEAR</td>
<td>clk_sdram:[F]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>0.000</td>
</tr>
<tr>
<td>2</td>
<td>19.653</td>
<td>sdram_controller0/sdrc_top_inst/U0/I_selfrefresh_reg_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/I_selfrefresh_reg_s0/CLEAR</td>
<td>clk_sdram:[F]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>0.000</td>
</tr>
<tr>
<td>3</td>
<td>19.653</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0/CLEAR</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0/CLEAR</td>
<td>clk_sdram:[F]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>0.000</td>
</tr>
<tr>
<td>4</td>
<td>19.680</td>
<td>sdram_controller0/sdrc_top_inst/U0/O_sdram_ras_n_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/O_sdram_ras_n_s0/CLEAR</td>
<td>clk_sdram:[F]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>-0.327</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>19.680</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_8_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_8_s0/CLEAR</td>
<td>clk_sdram:[F]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>-0.327</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>19.680</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_9_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_9_s0/CLEAR</td>
<td>clk_sdram:[F]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>-0.327</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>19.680</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_10_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_10_s0/CLEAR</td>
<td>clk_sdram:[F]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>-0.327</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>19.680</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_11_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_11_s0/CLEAR</td>
<td>clk_sdram:[F]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>-0.327</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>19.680</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_12_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_12_s0/CLEAR</td>
<td>clk_sdram:[F]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>-0.327</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>19.680</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_13_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_13_s0/CLEAR</td>
<td>clk_sdram:[F]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>-0.327</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>19.788</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_0_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_0_s0/CLEAR</td>
<td>clk_sdram:[F]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>-0.327</td>
<td>0.192</td>
</tr>
<tr>
<td>12</td>
<td>19.788</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_1_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_1_s0/CLEAR</td>
<td>clk_sdram:[F]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>-0.327</td>
<td>0.192</td>
</tr>
<tr>
<td>13</td>
<td>19.788</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_2_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_2_s0/CLEAR</td>
<td>clk_sdram:[F]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>-0.327</td>
<td>0.192</td>
</tr>
<tr>
<td>14</td>
<td>19.788</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_3_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_3_s0/CLEAR</td>
<td>clk_sdram:[F]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>-0.327</td>
<td>0.192</td>
</tr>
<tr>
<td>15</td>
<td>19.788</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_4_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_4_s0/CLEAR</td>
<td>clk_sdram:[F]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>-0.327</td>
<td>0.192</td>
</tr>
<tr>
<td>16</td>
<td>19.788</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_5_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_5_s0/CLEAR</td>
<td>clk_sdram:[F]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>-0.327</td>
<td>0.192</td>
</tr>
<tr>
<td>17</td>
<td>19.788</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_6_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_6_s0/CLEAR</td>
<td>clk_sdram:[F]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>-0.327</td>
<td>0.192</td>
</tr>
<tr>
<td>18</td>
<td>19.788</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_7_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_7_s0/CLEAR</td>
<td>clk_sdram:[F]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>-0.327</td>
<td>0.192</td>
</tr>
<tr>
<td>19</td>
<td>19.788</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_14_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_14_s0/CLEAR</td>
<td>clk_sdram:[F]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>-0.327</td>
<td>0.192</td>
</tr>
<tr>
<td>20</td>
<td>19.788</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_15_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_15_s0/CLEAR</td>
<td>clk_sdram:[F]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>-0.327</td>
<td>0.192</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.022</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_0_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_0_s0/CLEAR</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-0.173</td>
<td>0.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.022</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_1_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_1_s0/CLEAR</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-0.173</td>
<td>0.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.022</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_2_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_2_s0/CLEAR</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-0.173</td>
<td>0.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.022</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_3_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_3_s0/CLEAR</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-0.173</td>
<td>0.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.022</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_4_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_4_s0/CLEAR</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-0.173</td>
<td>0.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.022</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_5_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_5_s0/CLEAR</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-0.173</td>
<td>0.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.022</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_6_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_6_s0/CLEAR</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-0.173</td>
<td>0.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.022</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_7_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_7_s0/CLEAR</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-0.173</td>
<td>0.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.022</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_14_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_14_s0/CLEAR</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-0.173</td>
<td>0.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.022</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_15_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_15_s0/CLEAR</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-0.173</td>
<td>0.098</td>
</tr>
<tr>
<td>11</td>
<td>0.053</td>
<td>sdram_controller0/sdrc_top_inst/U1/Addr_row_reg_0_s1/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U1/Addr_row_reg_0_s1/CLEAR</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.000</td>
</tr>
<tr>
<td>12</td>
<td>0.053</td>
<td>sdram_controller0/sdrc_top_inst/U0/I_selfrefresh_reg_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/I_selfrefresh_reg_s0/CLEAR</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.000</td>
</tr>
<tr>
<td>13</td>
<td>0.053</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0/CLEAR</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0/CLEAR</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.000</td>
</tr>
<tr>
<td>14</td>
<td>0.053</td>
<td>sdram_controller0/sdrc_top_inst/U0/O_sdram_ras_n_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/O_sdram_ras_n_s0/CLEAR</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-0.173</td>
<td>0.173</td>
</tr>
<tr>
<td>15</td>
<td>0.053</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_8_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_8_s0/CLEAR</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-0.173</td>
<td>0.173</td>
</tr>
<tr>
<td>16</td>
<td>0.053</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_9_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_9_s0/CLEAR</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-0.173</td>
<td>0.173</td>
</tr>
<tr>
<td>17</td>
<td>0.053</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_10_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_10_s0/CLEAR</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-0.173</td>
<td>0.173</td>
</tr>
<tr>
<td>18</td>
<td>0.053</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_11_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_11_s0/CLEAR</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-0.173</td>
<td>0.173</td>
</tr>
<tr>
<td>19</td>
<td>0.053</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_12_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_12_s0/CLEAR</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-0.173</td>
<td>0.173</td>
</tr>
<tr>
<td>20</td>
<td>0.053</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_13_s0/CLEAR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_13_s0/CLEAR</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-0.173</td>
<td>0.173</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.029</td>
<td>3.279</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller2/W_RXWT</td>
<td>controller2/rxd/O_RXD_DAT_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.029</td>
<td>3.279</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller2/W_RXWT</td>
<td>controller2/rxd/O_RXD_DAT_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.029</td>
<td>3.279</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller2/W_RXWT</td>
<td>controller2/rxd/O_RXD_DAT_5_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.029</td>
<td>3.279</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller2/W_RXWT</td>
<td>controller2/rxd/O_RXD_DAT_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.029</td>
<td>3.279</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller2/W_RXWT</td>
<td>controller2/rxd/O_RXD_DAT_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.035</td>
<td>3.285</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller2/W_RXWT</td>
<td>controller2/rxd/O_RXD_DAT_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.035</td>
<td>3.285</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller2/W_RXWT</td>
<td>controller2/rxd/O_RXD_DAT_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.035</td>
<td>3.285</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller2/W_RXWT</td>
<td>controller2/rxd/O_RXD_DAT_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.132</td>
<td>3.382</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>controller2/W_RXWT</td>
<td>controller2/rxd/O_RXD_DAT_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.132</td>
<td>3.382</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>controller2/W_RXWT</td>
<td>controller2/rxd/O_RXD_DAT_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.436</td>
<td>2.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>controller/pls/O_byte_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.803</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.226</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td>controller/n279_s1/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.905</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.366</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>7.045</td>
<td>2.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C39[1][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.401</td>
<td>2.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td>controller/O_RXD_2_5_s1/CLK</td>
</tr>
<tr>
<td>7.366</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_5_s1</td>
</tr>
<tr>
<td>7.109</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>controller/O_RXD_2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.977, 21.210%; route: 3.264, 70.816%; tC2Q: 0.368, 7.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.401, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.436</td>
<td>2.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>controller/pls/O_byte_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.803</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.226</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td>controller/n279_s1/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.905</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.366</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>7.045</td>
<td>2.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C39[1][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.410</td>
<td>2.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[B]</td>
<td>controller/O_RXD_2_6_s1/CLK</td>
</tr>
<tr>
<td>7.375</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_6_s1</td>
</tr>
<tr>
<td>7.119</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[B]</td>
<td>controller/O_RXD_2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.977, 21.210%; route: 3.264, 70.816%; tC2Q: 0.368, 7.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.410, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.436</td>
<td>2.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>controller/pls/O_byte_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.803</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.226</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td>controller/n279_s1/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.905</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.366</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.768</td>
<td>2.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C39[1][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.408</td>
<td>2.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>controller/O_RXD_2_3_s1/CLK</td>
</tr>
<tr>
<td>7.373</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_3_s1</td>
</tr>
<tr>
<td>7.117</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL5[A]</td>
<td>controller/O_RXD_2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.977, 22.562%; route: 2.988, 68.956%; tC2Q: 0.368, 8.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.408, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.436</td>
<td>2.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>controller/pls/O_byte_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.803</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.226</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td>controller/n279_s1/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.905</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.366</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.302</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C39[1][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.381</td>
<td>2.381</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL9[B]</td>
<td>controller/O_RXD_2_0_s1/CLK</td>
</tr>
<tr>
<td>7.346</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_0_s1</td>
</tr>
<tr>
<td>7.090</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[B]</td>
<td>controller/O_RXD_2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.977, 25.283%; route: 2.521, 65.212%; tC2Q: 0.368, 9.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.381, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.436</td>
<td>2.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>controller/pls/O_byte_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.803</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.226</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td>controller/n279_s1/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.905</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.366</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.302</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C39[1][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.388</td>
<td>2.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL9[A]</td>
<td>controller/O_RXD_2_7_s1/CLK</td>
</tr>
<tr>
<td>7.353</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_7_s1</td>
</tr>
<tr>
<td>7.097</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>controller/O_RXD_2_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.977, 25.283%; route: 2.521, 65.212%; tC2Q: 0.368, 9.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.388, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.436</td>
<td>2.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>controller/pls/O_byte_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.803</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.226</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td>controller/n279_s1/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.905</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.366</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.133</td>
<td>1.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C39[1][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.356</td>
<td>2.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[A]</td>
<td>controller/O_RXD_2_1_s1/CLK</td>
</tr>
<tr>
<td>7.321</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_1_s1</td>
</tr>
<tr>
<td>7.065</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>controller/O_RXD_2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.080</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.977, 26.437%; route: 2.353, 63.624%; tC2Q: 0.368, 9.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.356, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_1_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.436</td>
<td>2.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td>controller/pls/O_byte_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.803</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R14C39[0][A]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.605</td>
<td>0.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>controller/n271_s1/I1</td>
</tr>
<tr>
<td>4.121</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C36[0][A]</td>
<td style=" background: #97FFFF;">controller/n271_s1/F</td>
</tr>
<tr>
<td>4.126</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>controller/n271_s0/I1</td>
</tr>
<tr>
<td>4.388</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td style=" background: #97FFFF;">controller/n271_s0/F</td>
</tr>
<tr>
<td>6.172</td>
<td>1.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_1_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C39[1][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.405</td>
<td>2.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL5[B]</td>
<td>controller/O_RXD_1_4_s1/CLK</td>
</tr>
<tr>
<td>7.370</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_1_4_s1</td>
</tr>
<tr>
<td>7.114</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL5[B]</td>
<td>controller/O_RXD_1_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.779, 20.843%; route: 2.590, 69.321%; tC2Q: 0.368, 9.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.405, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.436</td>
<td>2.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>controller/pls/O_byte_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.803</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.226</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td>controller/n279_s1/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.905</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.366</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>5.941</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C39[1][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.362</td>
<td>2.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[B]</td>
<td>controller/O_RXD_2_2_s1/CLK</td>
</tr>
<tr>
<td>7.327</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_2_s1</td>
</tr>
<tr>
<td>7.071</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[B]</td>
<td>controller/O_RXD_2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.074</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.977, 27.889%; route: 2.160, 61.626%; tC2Q: 0.368, 10.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.362, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/txd/n8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/txd/O_psTXD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C40[2][A]</td>
<td>controller/pls/psSEL_s0/Q</td>
</tr>
<tr>
<td>3.437</td>
<td>3.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[3][A]</td>
<td style=" font-weight:bold;">controller/txd/n8_s3/I2</td>
</tr>
<tr>
<td>3.702</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C39[3][A]</td>
<td style=" background: #97FFFF;">controller/txd/n8_s3/F</td>
</tr>
<tr>
<td>5.628</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">controller/txd/O_psTXD_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.321</td>
<td>2.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td>controller/txd/O_psTXD_s0/CLK</td>
</tr>
<tr>
<td>7.286</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/txd/O_psTXD_s0</td>
</tr>
<tr>
<td>6.968</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>controller/txd/O_psTXD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.265, 4.708%; route: 1.926, 34.225%; tC2Q: 3.437, 61.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.321, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.027</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/txd/n25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/txd/O_psTXD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>15</td>
<td>R15C42[2][A]</td>
<td>controller2/pls/psSEL_s0/Q</td>
</tr>
<tr>
<td>23.244</td>
<td>3.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][A]</td>
<td style=" font-weight:bold;">controller2/txd/n25_s1/I0</td>
</tr>
<tr>
<td>23.509</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C41[3][A]</td>
<td style=" background: #97FFFF;">controller2/txd/n25_s1/F</td>
</tr>
<tr>
<td>25.246</td>
<td>1.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">controller2/txd/O_psTXD_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>27.318</td>
<td>2.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[B]</td>
<td>controller2/txd/O_psTXD_s0/CLK</td>
</tr>
<tr>
<td>27.283</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/txd/O_psTXD_s0</td>
</tr>
<tr>
<td>27.027</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>controller2/txd/O_psTXD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.318</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.265, 5.052%; route: 1.736, 33.099%; tC2Q: 3.244, 61.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.318, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/txd/ps_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/txd/ps_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C40[2][A]</td>
<td>controller/pls/psSEL_s0/Q</td>
</tr>
<tr>
<td>3.437</td>
<td>3.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td style=" font-weight:bold;">controller/txd/ps_7_s3/I2</td>
</tr>
<tr>
<td>3.953</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">controller/txd/ps_7_s3/F</td>
</tr>
<tr>
<td>4.878</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td style=" font-weight:bold;">controller/txd/ps_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.269</td>
<td>2.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>controller/txd/ps_7_s1/CLK</td>
</tr>
<tr>
<td>7.234</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/txd/ps_7_s1</td>
</tr>
<tr>
<td>6.978</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>controller/txd/ps_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 10.583%; route: 0.925, 18.962%; tC2Q: 3.437, 70.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/txd/ps_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/txd/ps_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C40[2][A]</td>
<td>controller/pls/psSEL_s0/Q</td>
</tr>
<tr>
<td>3.437</td>
<td>3.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td style=" font-weight:bold;">controller/txd/ps_7_s3/I2</td>
</tr>
<tr>
<td>3.953</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">controller/txd/ps_7_s3/F</td>
</tr>
<tr>
<td>4.878</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][B]</td>
<td style=" font-weight:bold;">controller/txd/ps_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.269</td>
<td>2.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[1][B]</td>
<td>controller/txd/ps_6_s1/CLK</td>
</tr>
<tr>
<td>7.234</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/txd/ps_6_s1</td>
</tr>
<tr>
<td>6.978</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[1][B]</td>
<td>controller/txd/ps_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 10.583%; route: 0.925, 18.962%; tC2Q: 3.437, 70.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/txd/ps_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/txd/ps_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C40[2][A]</td>
<td>controller/pls/psSEL_s0/Q</td>
</tr>
<tr>
<td>3.437</td>
<td>3.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td style=" font-weight:bold;">controller/txd/ps_7_s3/I2</td>
</tr>
<tr>
<td>3.953</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">controller/txd/ps_7_s3/F</td>
</tr>
<tr>
<td>4.878</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td style=" font-weight:bold;">controller/txd/ps_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.269</td>
<td>2.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td>controller/txd/ps_5_s1/CLK</td>
</tr>
<tr>
<td>7.234</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/txd/ps_5_s1</td>
</tr>
<tr>
<td>6.978</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[2][A]</td>
<td>controller/txd/ps_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 10.583%; route: 0.925, 18.962%; tC2Q: 3.437, 70.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/txd/ps_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/txd/ps_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C40[2][A]</td>
<td>controller/pls/psSEL_s0/Q</td>
</tr>
<tr>
<td>3.437</td>
<td>3.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td style=" font-weight:bold;">controller/txd/ps_7_s3/I2</td>
</tr>
<tr>
<td>3.953</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">controller/txd/ps_7_s3/F</td>
</tr>
<tr>
<td>4.878</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td style=" font-weight:bold;">controller/txd/ps_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.269</td>
<td>2.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>controller/txd/ps_4_s1/CLK</td>
</tr>
<tr>
<td>7.234</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/txd/ps_4_s1</td>
</tr>
<tr>
<td>6.978</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>controller/txd/ps_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 10.583%; route: 0.925, 18.962%; tC2Q: 3.437, 70.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/txd/ps_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/txd/ps_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C40[2][A]</td>
<td>controller/pls/psSEL_s0/Q</td>
</tr>
<tr>
<td>3.437</td>
<td>3.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td style=" font-weight:bold;">controller/txd/ps_7_s3/I2</td>
</tr>
<tr>
<td>3.953</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">controller/txd/ps_7_s3/F</td>
</tr>
<tr>
<td>4.878</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td style=" font-weight:bold;">controller/txd/ps_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.269</td>
<td>2.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>controller/txd/ps_3_s1/CLK</td>
</tr>
<tr>
<td>7.234</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/txd/ps_3_s1</td>
</tr>
<tr>
<td>6.978</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>controller/txd/ps_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 10.583%; route: 0.925, 18.962%; tC2Q: 3.437, 70.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/txd/ps_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/txd/ps_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C40[2][A]</td>
<td>controller/pls/psSEL_s0/Q</td>
</tr>
<tr>
<td>3.437</td>
<td>3.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td style=" font-weight:bold;">controller/txd/ps_7_s3/I2</td>
</tr>
<tr>
<td>3.953</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">controller/txd/ps_7_s3/F</td>
</tr>
<tr>
<td>4.686</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][A]</td>
<td style=" font-weight:bold;">controller/txd/ps_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.263</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][A]</td>
<td>controller/txd/ps_0_s1/CLK</td>
</tr>
<tr>
<td>7.228</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/txd/ps_0_s1</td>
</tr>
<tr>
<td>6.972</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C39[1][A]</td>
<td>controller/txd/ps_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.263</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 11.018%; route: 0.733, 15.633%; tC2Q: 3.437, 73.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.263, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/txd/ps_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/txd/ps_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C40[2][A]</td>
<td>controller/pls/psSEL_s0/Q</td>
</tr>
<tr>
<td>3.437</td>
<td>3.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td style=" font-weight:bold;">controller/txd/ps_7_s3/I2</td>
</tr>
<tr>
<td>3.953</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">controller/txd/ps_7_s3/F</td>
</tr>
<tr>
<td>4.686</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td style=" font-weight:bold;">controller/txd/ps_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.263</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>controller/txd/ps_1_s1/CLK</td>
</tr>
<tr>
<td>7.228</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/txd/ps_1_s1</td>
</tr>
<tr>
<td>6.972</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>controller/txd/ps_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.263</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 11.018%; route: 0.733, 15.633%; tC2Q: 3.437, 73.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.263, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/txd/ps_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/txd/ps_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C40[2][A]</td>
<td>controller/pls/psSEL_s0/Q</td>
</tr>
<tr>
<td>3.437</td>
<td>3.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td style=" font-weight:bold;">controller/txd/ps_7_s3/I2</td>
</tr>
<tr>
<td>3.953</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">controller/txd/ps_7_s3/F</td>
</tr>
<tr>
<td>4.686</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td style=" font-weight:bold;">controller/txd/ps_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.263</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>controller/txd/ps_2_s1/CLK</td>
</tr>
<tr>
<td>7.228</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/txd/ps_2_s1</td>
</tr>
<tr>
<td>6.972</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>controller/txd/ps_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.263</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 11.018%; route: 0.733, 15.633%; tC2Q: 3.437, 73.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.263, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/pls/psCLK_gate_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/txd/O_psTXD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.442</td>
<td>2.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>controller2/pls/psCLK_gate_s2/CLK</td>
</tr>
<tr>
<td>2.824</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C41[0][A]</td>
<td style=" font-weight:bold;">controller2/pls/psCLK_gate_s2/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td>controller2/txd/n8_s3/I1</td>
</tr>
<tr>
<td>3.629</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td style=" background: #97FFFF;">controller2/txd/n8_s3/F</td>
</tr>
<tr>
<td>5.366</td>
<td>1.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">controller2/txd/O_psTXD_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.318</td>
<td>2.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[B]</td>
<td>controller2/txd/O_psTXD_s0/CLK</td>
</tr>
<tr>
<td>7.000</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>controller2/txd/O_psTXD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.124</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.415, 14.194%; route: 2.126, 72.723%; tC2Q: 0.382, 13.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.318, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.064</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/TXWT_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/txd/O_psTXD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.415</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>controller/pls/TXWT_s1/CLK</td>
</tr>
<tr>
<td>2.797</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">controller/pls/TXWT_s1/Q</td>
</tr>
<tr>
<td>4.400</td>
<td>1.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[0][A]</td>
<td>controller/txd/n25_s1/I1</td>
</tr>
<tr>
<td>4.861</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C2[0][A]</td>
<td style=" background: #97FFFF;">controller/txd/n25_s1/F</td>
</tr>
<tr>
<td>5.265</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">controller/txd/O_psTXD_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.321</td>
<td>2.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td>controller/txd/O_psTXD_s0/CLK</td>
</tr>
<tr>
<td>7.064</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>controller/txd/O_psTXD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.094</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.415, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 16.184%; route: 2.006, 70.395%; tC2Q: 0.382, 13.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.321, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_13:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R14C39[1][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.550</td>
<td>2.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>controller/rxd/O_RXD_DAT_2_s0/CLK</td>
</tr>
<tr>
<td>2.933</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_2_s0/Q</td>
</tr>
<tr>
<td>4.855</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C39[1][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.362</td>
<td>2.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[B]</td>
<td>controller/O_RXD_2_2_s1/CLK</td>
</tr>
<tr>
<td>7.353</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[B]</td>
<td>controller/O_RXD_2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.188</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.550, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 83.406%; tC2Q: 0.382, 16.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.362, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_13:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R14C39[1][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>controller/rxd/O_RXD_DAT_3_s0/CLK</td>
</tr>
<tr>
<td>2.959</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C37[0][A]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_3_s0/Q</td>
</tr>
<tr>
<td>4.780</td>
<td>1.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C39[1][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.408</td>
<td>2.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>controller/O_RXD_2_3_s1/CLK</td>
</tr>
<tr>
<td>7.399</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL5[A]</td>
<td>controller/O_RXD_2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.168</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.576, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.821, 82.643%; tC2Q: 0.382, 17.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.408, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_1_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_13:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R14C39[1][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>controller/rxd/O_RXD_DAT_4_s0/CLK</td>
</tr>
<tr>
<td>2.944</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_4_s0/Q</td>
</tr>
<tr>
<td>4.690</td>
<td>1.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL5[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_1_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C39[1][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.405</td>
<td>2.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL5[B]</td>
<td>controller/O_RXD_1_4_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>-0.004</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL5[B]</td>
<td>controller/O_RXD_1_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.576, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.746, 82.614%; tC2Q: 0.368, 17.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.405, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_13:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R14C39[1][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>controller/rxd/O_RXD_DAT_5_s0/CLK</td>
</tr>
<tr>
<td>2.944</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C37[1][A]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_5_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C39[1][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.401</td>
<td>2.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td>controller/O_RXD_2_5_s1/CLK</td>
</tr>
<tr>
<td>7.397</td>
<td>-0.004</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>controller/O_RXD_2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.176</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.576, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.652, 81.807%; tC2Q: 0.368, 18.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.401, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_13:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R14C39[1][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.550</td>
<td>2.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td>controller/rxd/O_RXD_DAT_1_s0/CLK</td>
</tr>
<tr>
<td>2.933</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C36[0][B]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_1_s0/Q</td>
</tr>
<tr>
<td>4.508</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C39[1][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.356</td>
<td>2.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[A]</td>
<td>controller/O_RXD_2_1_s1/CLK</td>
</tr>
<tr>
<td>7.347</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>controller/O_RXD_2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.194</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.550, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.575, 80.460%; tC2Q: 0.382, 19.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.356, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>n301_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sclk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">n301_s/CIN</td>
</tr>
<tr>
<td>0.105</td>
<td>0.105</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">n301_s/SUM</td>
</tr>
<tr>
<td>0.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">sclk_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.387</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>sclk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sclk_cnt_1_s0</td>
</tr>
<tr>
<td>1.447</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>sclk_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.387</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.105, 100.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">From</td>
<td>sclk_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sclk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[2][A]</td>
<td style=" font-weight:bold;">sclk_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.364</td>
<td>0.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/CLK</td>
</tr>
<tr>
<td>1.399</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sclk_s1</td>
</tr>
<tr>
<td>1.305</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C39[2][A]</td>
<td>sclk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.364</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.682, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>n301_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sclk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">n301_s/CIN</td>
</tr>
<tr>
<td>0.020</td>
<td>0.020</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">n301_s/COUT</td>
</tr>
<tr>
<td>0.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[0][B]</td>
<td>n300_s/CIN</td>
</tr>
<tr>
<td>0.040</td>
<td>0.020</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">n300_s/COUT</td>
</tr>
<tr>
<td>0.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[1][A]</td>
<td>n299_s/CIN</td>
</tr>
<tr>
<td>0.145</td>
<td>0.105</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" background: #97FFFF;">n299_s/SUM</td>
</tr>
<tr>
<td>0.145</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">sclk_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.387</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>sclk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sclk_cnt_3_s0</td>
</tr>
<tr>
<td>1.447</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>sclk_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.387</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.145, 100.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>n301_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sclk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">n301_s/CIN</td>
</tr>
<tr>
<td>0.020</td>
<td>0.020</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">n301_s/COUT</td>
</tr>
<tr>
<td>0.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[0][B]</td>
<td>n300_s/CIN</td>
</tr>
<tr>
<td>0.150</td>
<td>0.130</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">n300_s/SUM</td>
</tr>
<tr>
<td>0.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">sclk_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.387</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>sclk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sclk_cnt_2_s0</td>
</tr>
<tr>
<td>1.447</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>sclk_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.387</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.150, 100.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>n301_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sclk_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">n301_s/CIN</td>
</tr>
<tr>
<td>0.020</td>
<td>0.020</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">n301_s/COUT</td>
</tr>
<tr>
<td>0.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[0][B]</td>
<td>n300_s/CIN</td>
</tr>
<tr>
<td>0.040</td>
<td>0.020</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">n300_s/COUT</td>
</tr>
<tr>
<td>0.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[1][A]</td>
<td>n299_s/CIN</td>
</tr>
<tr>
<td>0.060</td>
<td>0.020</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" background: #97FFFF;">n299_s/COUT</td>
</tr>
<tr>
<td>0.060</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[1][B]</td>
<td>n298_s/CIN</td>
</tr>
<tr>
<td>0.080</td>
<td>0.020</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td style=" background: #97FFFF;">n298_s/COUT</td>
</tr>
<tr>
<td>0.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[2][A]</td>
<td>n297_s/CIN</td>
</tr>
<tr>
<td>0.185</td>
<td>0.105</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C36[2][A]</td>
<td style=" background: #97FFFF;">n297_s/SUM</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[2][A]</td>
<td style=" font-weight:bold;">sclk_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.387</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[2][A]</td>
<td>sclk_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sclk_cnt_5_s0</td>
</tr>
<tr>
<td>1.447</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[2][A]</td>
<td>sclk_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.387</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.185, 100.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>n301_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sclk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">n301_s/CIN</td>
</tr>
<tr>
<td>0.020</td>
<td>0.020</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">n301_s/COUT</td>
</tr>
<tr>
<td>0.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[0][B]</td>
<td>n300_s/CIN</td>
</tr>
<tr>
<td>0.040</td>
<td>0.020</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">n300_s/COUT</td>
</tr>
<tr>
<td>0.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[1][A]</td>
<td>n299_s/CIN</td>
</tr>
<tr>
<td>0.060</td>
<td>0.020</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" background: #97FFFF;">n299_s/COUT</td>
</tr>
<tr>
<td>0.060</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[1][B]</td>
<td>n298_s/CIN</td>
</tr>
<tr>
<td>0.190</td>
<td>0.130</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td style=" background: #97FFFF;">n298_s/SUM</td>
</tr>
<tr>
<td>0.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td style=" font-weight:bold;">sclk_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.387</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>sclk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sclk_cnt_4_s0</td>
</tr>
<tr>
<td>1.447</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>sclk_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.387</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.190, 100.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>n301_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sclk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">n301_s/CIN</td>
</tr>
<tr>
<td>0.020</td>
<td>0.020</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">n301_s/COUT</td>
</tr>
<tr>
<td>0.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[0][B]</td>
<td>n300_s/CIN</td>
</tr>
<tr>
<td>0.040</td>
<td>0.020</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">n300_s/COUT</td>
</tr>
<tr>
<td>0.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[1][A]</td>
<td>n299_s/CIN</td>
</tr>
<tr>
<td>0.060</td>
<td>0.020</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" background: #97FFFF;">n299_s/COUT</td>
</tr>
<tr>
<td>0.060</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[1][B]</td>
<td>n298_s/CIN</td>
</tr>
<tr>
<td>0.080</td>
<td>0.020</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td style=" background: #97FFFF;">n298_s/COUT</td>
</tr>
<tr>
<td>0.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[2][A]</td>
<td>n297_s/CIN</td>
</tr>
<tr>
<td>0.100</td>
<td>0.020</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[2][A]</td>
<td style=" background: #97FFFF;">n297_s/COUT</td>
</tr>
<tr>
<td>0.100</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[2][B]</td>
<td>n296_s/CIN</td>
</tr>
<tr>
<td>0.230</td>
<td>0.130</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td style=" background: #97FFFF;">n296_s/SUM</td>
</tr>
<tr>
<td>0.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td style=" font-weight:bold;">sclk_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.387</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td>sclk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sclk_cnt_6_s0</td>
</tr>
<tr>
<td>1.447</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[2][B]</td>
<td>sclk_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.387</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.230, 100.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/txd/n4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sclk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>40.006</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[2][A]</td>
<td style=" font-weight:bold;">controller/txd/n4_s2/I0</td>
</tr>
<tr>
<td>40.212</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C39[2][A]</td>
<td style=" background: #97FFFF;">controller/txd/n4_s2/F</td>
</tr>
<tr>
<td>40.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][A]</td>
<td style=" font-weight:bold;">sclk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>40.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>41.364</td>
<td>0.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[2][A]</td>
<td>sclk_s1/CLK</td>
</tr>
<tr>
<td>41.399</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sclk_s1</td>
</tr>
<tr>
<td>41.424</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C39[2][A]</td>
<td>sclk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.364</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 97.170%; route: 0.000, 0.000%; tC2Q: 0.006, 2.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.682, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/rxd/sp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/rxd/sp_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" font-weight:bold;">controller2/rxd/sp_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R13C41[0][B]</td>
<td>controller2/pls/joystick_clk2_d_s/F</td>
</tr>
<tr>
<td>1.110</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>controller2/rxd/sp_0_s0/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>controller2/rxd/sp_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.110, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/rxd/sp_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/rxd/sp_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" font-weight:bold;">controller2/rxd/sp_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R13C41[0][B]</td>
<td>controller2/pls/joystick_clk2_d_s/F</td>
</tr>
<tr>
<td>1.110</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>controller2/rxd/sp_1_s0/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>controller2/rxd/sp_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.110, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/rxd/sp_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/rxd/sp_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">controller2/rxd/sp_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R13C41[0][B]</td>
<td>controller2/pls/joystick_clk2_d_s/F</td>
</tr>
<tr>
<td>1.106</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>controller2/rxd/sp_2_s0/CLK</td>
</tr>
<tr>
<td>1.012</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>controller2/rxd/sp_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.106</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/rxd/sp_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/rxd/sp_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" font-weight:bold;">controller2/rxd/sp_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R13C41[0][B]</td>
<td>controller2/pls/joystick_clk2_d_s/F</td>
</tr>
<tr>
<td>1.106</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>controller2/rxd/sp_3_s0/CLK</td>
</tr>
<tr>
<td>1.012</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>controller2/rxd/sp_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.106</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/rxd/sp_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/rxd/sp_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][A]</td>
<td style=" font-weight:bold;">controller2/rxd/sp_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R13C41[0][B]</td>
<td>controller2/pls/joystick_clk2_d_s/F</td>
</tr>
<tr>
<td>1.102</td>
<td>1.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][A]</td>
<td>controller2/rxd/sp_4_s0/CLK</td>
</tr>
<tr>
<td>1.008</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[2][A]</td>
<td>controller2/rxd/sp_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.102, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/rxd/sp_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/rxd/sp_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" font-weight:bold;">controller2/rxd/sp_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R13C41[0][B]</td>
<td>controller2/pls/joystick_clk2_d_s/F</td>
</tr>
<tr>
<td>1.102</td>
<td>1.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>controller2/rxd/sp_5_s0/CLK</td>
</tr>
<tr>
<td>1.008</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>controller2/rxd/sp_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.102, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/rxd/sp_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/rxd/sp_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" font-weight:bold;">controller2/rxd/sp_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R13C41[0][B]</td>
<td>controller2/pls/joystick_clk2_d_s/F</td>
</tr>
<tr>
<td>1.102</td>
<td>1.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>controller2/rxd/sp_6_s0/CLK</td>
</tr>
<tr>
<td>1.008</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>controller2/rxd/sp_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.102, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/cmd/conf_state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cmd/conf_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" font-weight:bold;">controller/cmd/conf_state_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R15C40[0][A]</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>1.042</td>
<td>1.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>controller/cmd/conf_state_0_s1/CLK</td>
</tr>
<tr>
<td>1.077</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/cmd/conf_state_0_s1</td>
</tr>
<tr>
<td>0.983</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>controller/cmd/conf_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.042, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/cmd/conf_entry_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cmd/conf_entry_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" font-weight:bold;">controller/cmd/conf_entry_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R15C40[0][A]</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>1.042</td>
<td>1.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>controller/cmd/conf_entry_s1/CLK</td>
</tr>
<tr>
<td>1.077</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/cmd/conf_entry_s1</td>
</tr>
<tr>
<td>0.983</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>controller/cmd/conf_entry_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.042, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.981</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/rxd/O_RXD_DAT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/rxd/O_RXD_DAT_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller2/W_RXWT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td style=" font-weight:bold;">controller2/rxd/O_RXD_DAT_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R13C41[1][B]</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>1.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td>controller2/rxd/O_RXD_DAT_3_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/rxd/O_RXD_DAT_3_s0</td>
</tr>
<tr>
<td>0.981</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C42[1][A]</td>
<td>controller2/rxd/O_RXD_DAT_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.040</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.981</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/rxd/O_RXD_DAT_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/rxd/O_RXD_DAT_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller2/W_RXWT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td style=" font-weight:bold;">controller2/rxd/O_RXD_DAT_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R13C41[1][B]</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>1.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>controller2/rxd/O_RXD_DAT_4_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/rxd/O_RXD_DAT_4_s0</td>
</tr>
<tr>
<td>0.981</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>controller2/rxd/O_RXD_DAT_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.040</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.981</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/rxd/O_RXD_DAT_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/rxd/O_RXD_DAT_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller2/W_RXWT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" font-weight:bold;">controller2/rxd/O_RXD_DAT_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R13C41[1][B]</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>1.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>controller2/rxd/O_RXD_DAT_5_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/rxd/O_RXD_DAT_5_s0</td>
</tr>
<tr>
<td>0.981</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>controller2/rxd/O_RXD_DAT_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.040</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.981</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/rxd/O_RXD_DAT_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/rxd/O_RXD_DAT_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller2/W_RXWT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][B]</td>
<td style=" font-weight:bold;">controller2/rxd/O_RXD_DAT_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R13C41[1][B]</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>1.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][B]</td>
<td>controller2/rxd/O_RXD_DAT_6_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/rxd/O_RXD_DAT_6_s0</td>
</tr>
<tr>
<td>0.981</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C42[2][B]</td>
<td>controller2/rxd/O_RXD_DAT_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.040</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.981</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/rxd/O_RXD_DAT_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/rxd/O_RXD_DAT_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller2/W_RXWT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][A]</td>
<td style=" font-weight:bold;">controller2/rxd/O_RXD_DAT_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R13C41[1][B]</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>1.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][A]</td>
<td>controller2/rxd/O_RXD_DAT_7_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/rxd/O_RXD_DAT_7_s0</td>
</tr>
<tr>
<td>0.981</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C42[3][A]</td>
<td>controller2/rxd/O_RXD_DAT_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.040</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.979</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/cmd/conf_state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cmd/conf_state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" font-weight:bold;">controller/cmd/conf_state_2_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R15C40[0][A]</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>1.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>controller/cmd/conf_state_2_s1/CLK</td>
</tr>
<tr>
<td>1.073</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/cmd/conf_state_2_s1</td>
</tr>
<tr>
<td>0.979</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>controller/cmd/conf_state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.038</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.038, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.979</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/cmd/conf_ent_reg_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cmd/conf_ent_reg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" font-weight:bold;">controller/cmd/conf_ent_reg_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R15C40[0][A]</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>1.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>controller/cmd/conf_ent_reg_s1/CLK</td>
</tr>
<tr>
<td>1.073</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/cmd/conf_ent_reg_s1</td>
</tr>
<tr>
<td>0.979</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>controller/cmd/conf_ent_reg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.038</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.038, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.979</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/cmd/pad_id_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cmd/pad_id_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" font-weight:bold;">controller/cmd/pad_id_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R15C40[0][A]</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>1.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>controller/cmd/pad_id_s0/CLK</td>
</tr>
<tr>
<td>1.073</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/cmd/pad_id_s0</td>
</tr>
<tr>
<td>0.979</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>controller/cmd/pad_id_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.038</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.038, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/Addr_row_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U1/Addr_row_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/Addr_row_reg_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/Addr_row_reg_0_s1/CLK</td>
</tr>
<tr>
<td>39.653</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C41[2][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/Addr_row_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/I_selfrefresh_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/I_selfrefresh_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][B]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/I_selfrefresh_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[0][B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/I_selfrefresh_reg_s0/CLK</td>
</tr>
<tr>
<td>39.653</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C37[0][B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/I_selfrefresh_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C54[1][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0/CLK</td>
</tr>
<tr>
<td>39.653</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C54[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/O_sdram_ras_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/O_sdram_ras_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>20.300</td>
<td>0.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/O_sdram_ras_n_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>40.327</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/O_sdram_ras_n_s0/CLK</td>
</tr>
<tr>
<td>39.980</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT15[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/O_sdram_ras_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.300, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>20.300</td>
<td>0.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB12[B]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>40.327</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB12[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_8_s0/CLK</td>
</tr>
<tr>
<td>39.980</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB12[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.300, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>20.300</td>
<td>0.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>40.327</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_9_s0/CLK</td>
</tr>
<tr>
<td>39.980</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.300, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>20.300</td>
<td>0.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB26[A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>40.327</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB26[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_10_s0/CLK</td>
</tr>
<tr>
<td>39.980</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB26[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.300, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>20.300</td>
<td>0.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB26[B]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>40.327</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB26[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_11_s0/CLK</td>
</tr>
<tr>
<td>39.980</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB26[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.300, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>20.300</td>
<td>0.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB4[A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>40.327</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_12_s0/CLK</td>
</tr>
<tr>
<td>39.980</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.300, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>20.300</td>
<td>0.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>40.327</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_13_s0/CLK</td>
</tr>
<tr>
<td>39.980</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.300, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>20.192</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[B]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>40.327</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_0_s0/CLK</td>
</tr>
<tr>
<td>39.980</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR20[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.192, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>20.192</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>40.327</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_1_s0/CLK</td>
</tr>
<tr>
<td>39.980</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.192, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>20.192</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR18[B]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>40.327</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR18[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_2_s0/CLK</td>
</tr>
<tr>
<td>39.980</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR18[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.192, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>20.192</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR18[A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>40.327</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR18[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_3_s0/CLK</td>
</tr>
<tr>
<td>39.980</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR18[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.192, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>20.192</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR22[B]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>40.327</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_4_s0/CLK</td>
</tr>
<tr>
<td>39.980</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR22[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.192, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>20.192</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR22[A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>40.327</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_5_s0/CLK</td>
</tr>
<tr>
<td>39.980</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR22[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.192, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>20.192</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR24[B]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>40.327</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_6_s0/CLK</td>
</tr>
<tr>
<td>39.980</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR24[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.192, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>20.192</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR24[A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>40.327</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_7_s0/CLK</td>
</tr>
<tr>
<td>39.980</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR24[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.192, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>20.192</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR31[A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>40.327</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_14_s0/CLK</td>
</tr>
<tr>
<td>39.980</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR31[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.192, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>20.192</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR31[B]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>40.327</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR31[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_15_s0/CLK</td>
</tr>
<tr>
<td>39.980</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR31[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.192, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.098</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[B]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_0_s0/CLK</td>
</tr>
<tr>
<td>0.120</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR20[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.098, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.173, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.098</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_1_s0/CLK</td>
</tr>
<tr>
<td>0.120</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.098, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.173, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.098</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR18[B]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR18[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_2_s0/CLK</td>
</tr>
<tr>
<td>0.120</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR18[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.098, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.173, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.098</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR18[A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR18[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_3_s0/CLK</td>
</tr>
<tr>
<td>0.120</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR18[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.098, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.173, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.098</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[B]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_4_s0/CLK</td>
</tr>
<tr>
<td>0.120</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR22[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.098, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.173, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.098</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_5_s0/CLK</td>
</tr>
<tr>
<td>0.120</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR22[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.098, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.173, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.098</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_6_s0/CLK</td>
</tr>
<tr>
<td>0.120</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR24[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.098, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.173, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.098</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_7_s0/CLK</td>
</tr>
<tr>
<td>0.120</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR24[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.098, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.173, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.098</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_14_s0/CLK</td>
</tr>
<tr>
<td>0.120</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR31[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.098, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.173, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.098</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR31[B]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR31[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_15_s0/CLK</td>
</tr>
<tr>
<td>0.120</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR31[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.098, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.173, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/Addr_row_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U1/Addr_row_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/Addr_row_reg_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/Addr_row_reg_0_s1/CLK</td>
</tr>
<tr>
<td>-0.053</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C41[2][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/Addr_row_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/I_selfrefresh_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/I_selfrefresh_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[0][B]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/I_selfrefresh_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[0][B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/I_selfrefresh_reg_s0/CLK</td>
</tr>
<tr>
<td>-0.053</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C37[0][B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/I_selfrefresh_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[1][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0/CLK</td>
</tr>
<tr>
<td>-0.053</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C54[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/O_sdram_ras_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/O_sdram_ras_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/O_sdram_ras_n_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/O_sdram_ras_n_s0/CLK</td>
</tr>
<tr>
<td>0.120</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT15[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/O_sdram_ras_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.173, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.173, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB12[B]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB12[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_8_s0/CLK</td>
</tr>
<tr>
<td>0.120</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB12[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.173, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.173, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_9_s0/CLK</td>
</tr>
<tr>
<td>0.120</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.173, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.173, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB26[A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB26[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_10_s0/CLK</td>
</tr>
<tr>
<td>0.120</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB26[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.173, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.173, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB26[B]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB26[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_11_s0/CLK</td>
</tr>
<tr>
<td>0.120</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB26[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.173, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.173, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_12_s0/CLK</td>
</tr>
<tr>
<td>0.120</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB4[A]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.173, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.173, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1757</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.173</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_13_s0/CLK</td>
</tr>
<tr>
<td>0.120</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB4[B]</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.173, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.173, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.279</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controller2/rxd/O_RXD_DAT_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>2.733</td>
<td>2.733</td>
<td>tNET</td>
<td>RR</td>
<td>controller2/rxd/O_RXD_DAT_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>6.012</td>
<td>1.012</td>
<td>tNET</td>
<td>FF</td>
<td>controller2/rxd/O_RXD_DAT_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.279</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controller2/rxd/O_RXD_DAT_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>2.733</td>
<td>2.733</td>
<td>tNET</td>
<td>RR</td>
<td>controller2/rxd/O_RXD_DAT_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>6.012</td>
<td>1.012</td>
<td>tNET</td>
<td>FF</td>
<td>controller2/rxd/O_RXD_DAT_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.279</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controller2/rxd/O_RXD_DAT_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>2.733</td>
<td>2.733</td>
<td>tNET</td>
<td>RR</td>
<td>controller2/rxd/O_RXD_DAT_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>6.012</td>
<td>1.012</td>
<td>tNET</td>
<td>FF</td>
<td>controller2/rxd/O_RXD_DAT_5_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.279</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controller2/rxd/O_RXD_DAT_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>2.733</td>
<td>2.733</td>
<td>tNET</td>
<td>RR</td>
<td>controller2/rxd/O_RXD_DAT_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>6.012</td>
<td>1.012</td>
<td>tNET</td>
<td>FF</td>
<td>controller2/rxd/O_RXD_DAT_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.279</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controller2/rxd/O_RXD_DAT_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>2.733</td>
<td>2.733</td>
<td>tNET</td>
<td>RR</td>
<td>controller2/rxd/O_RXD_DAT_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>6.012</td>
<td>1.012</td>
<td>tNET</td>
<td>FF</td>
<td>controller2/rxd/O_RXD_DAT_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.035</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.285</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controller2/rxd/O_RXD_DAT_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>2.723</td>
<td>2.723</td>
<td>tNET</td>
<td>RR</td>
<td>controller2/rxd/O_RXD_DAT_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>6.008</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>controller2/rxd/O_RXD_DAT_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.035</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.285</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controller2/rxd/O_RXD_DAT_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>2.723</td>
<td>2.723</td>
<td>tNET</td>
<td>RR</td>
<td>controller2/rxd/O_RXD_DAT_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>6.008</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>controller2/rxd/O_RXD_DAT_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.035</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.285</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controller2/rxd/O_RXD_DAT_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>2.723</td>
<td>2.723</td>
<td>tNET</td>
<td>RR</td>
<td>controller2/rxd/O_RXD_DAT_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>6.008</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>controller2/rxd/O_RXD_DAT_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controller2/rxd/O_RXD_DAT_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>7.658</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>controller2/rxd/O_RXD_DAT_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>11.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>controller2/rxd/O_RXD_DAT_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controller2/rxd/O_RXD_DAT_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>7.658</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>controller2/rxd/O_RXD_DAT_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>11.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>controller2/rxd/O_RXD_DAT_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1757</td>
<td>GND</td>
<td>6.811</td>
<td>0.522</td>
</tr>
<tr>
<td>64</td>
<td>sclk</td>
<td>0.065</td>
<td>2.588</td>
</tr>
<tr>
<td>51</td>
<td>User_model_state[1]</td>
<td>36.252</td>
<td>1.351</td>
</tr>
<tr>
<td>47</td>
<td>User_model_state[2]</td>
<td>36.079</td>
<td>1.201</td>
</tr>
<tr>
<td>42</td>
<td>de_d</td>
<td>37.769</td>
<td>1.400</td>
</tr>
<tr>
<td>39</td>
<td>current_state[2]</td>
<td>32.346</td>
<td>1.702</td>
</tr>
<tr>
<td>38</td>
<td>n1197_6</td>
<td>15.850</td>
<td>0.725</td>
</tr>
<tr>
<td>32</td>
<td>Ctrl_wr_data_valid</td>
<td>35.670</td>
<td>3.575</td>
</tr>
<tr>
<td>31</td>
<td>User_model_state[0]</td>
<td>36.170</td>
<td>1.622</td>
</tr>
<tr>
<td>30</td>
<td>O_ctrl_fsm_addr_bk_0_4</td>
<td>18.470</td>
<td>0.757</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R25C53</td>
<td>44.44%</td>
</tr>
<tr>
<td>R11C53</td>
<td>43.06%</td>
</tr>
<tr>
<td>R23C42</td>
<td>43.06%</td>
</tr>
<tr>
<td>R25C49</td>
<td>43.06%</td>
</tr>
<tr>
<td>R24C43</td>
<td>43.06%</td>
</tr>
<tr>
<td>R24C49</td>
<td>41.67%</td>
</tr>
<tr>
<td>R22C45</td>
<td>41.67%</td>
</tr>
<tr>
<td>R22C49</td>
<td>41.67%</td>
</tr>
<tr>
<td>R27C53</td>
<td>40.28%</td>
</tr>
<tr>
<td>R25C42</td>
<td>40.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 20 -waveform {0 10} [all_inputs]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_sdram -period 40 -waveform {0 20} [all_outputs]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
