==39516== Cachegrind, a cache and branch-prediction profiler
==39516== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39516== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39516== Command: ./sift .
==39516== 
--39516-- warning: L3 cache found, using its data for the LL simulation.
--39516-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39516-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39516== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39516== (see section Limitations in user manual)
==39516== NOTE: further instances of this message will not be shown
==39516== 
==39516== I   refs:      3,167,698,646
==39516== I1  misses:            1,836
==39516== LLi misses:            1,822
==39516== I1  miss rate:          0.00%
==39516== LLi miss rate:          0.00%
==39516== 
==39516== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39516== D1  misses:        6,238,896  (  3,936,159 rd   +   2,302,737 wr)
==39516== LLd misses:        4,728,564  (  2,655,286 rd   +   2,073,278 wr)
==39516== D1  miss rate:           0.6% (        0.6%     +         0.8%  )
==39516== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39516== 
==39516== LL refs:           6,240,732  (  3,937,995 rd   +   2,302,737 wr)
==39516== LL misses:         4,730,386  (  2,657,108 rd   +   2,073,278 wr)
==39516== LL miss rate:            0.1% (        0.1%     +         0.7%  )
