#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr  5 22:52:26 2021
# Process ID: 21956
# Current directory: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_5/project_5.runs/impl_1
# Command line: vivado -log wrapper_memory.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source wrapper_memory.tcl -notrace
# Log file: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_5/project_5.runs/impl_1/wrapper_memory.vdi
# Journal file: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_5/project_5.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source wrapper_memory.tcl -notrace
Command: link_design -top wrapper_memory -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1765.941 ; gain = 0.000 ; free physical = 1093 ; free virtual = 3952
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_5/project_5.srcs/constrs_1/new/ports.xdc]
Finished Parsing XDC File [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_5/project_5.srcs/constrs_1/new/ports.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1916.316 ; gain = 0.000 ; free physical = 1003 ; free virtual = 3862
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1922.254 ; gain = 405.551 ; free physical = 1003 ; free virtual = 3862
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2084.473 ; gain = 162.219 ; free physical = 992 ; free virtual = 3858

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d7b9fba3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2439.465 ; gain = 354.992 ; free physical = 636 ; free virtual = 3504

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d7b9fba3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2596.402 ; gain = 0.000 ; free physical = 477 ; free virtual = 3345
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d7b9fba3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2596.402 ; gain = 0.000 ; free physical = 477 ; free virtual = 3345
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d7b9fba3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2596.402 ; gain = 0.000 ; free physical = 477 ; free virtual = 3345
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1d7b9fba3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2596.402 ; gain = 0.000 ; free physical = 477 ; free virtual = 3345
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d7b9fba3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2596.402 ; gain = 0.000 ; free physical = 477 ; free virtual = 3345
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d7b9fba3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2596.402 ; gain = 0.000 ; free physical = 477 ; free virtual = 3345
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.402 ; gain = 0.000 ; free physical = 477 ; free virtual = 3345
Ending Logic Optimization Task | Checksum: 1d7b9fba3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2596.402 ; gain = 0.000 ; free physical = 477 ; free virtual = 3345

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d7b9fba3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2596.402 ; gain = 0.000 ; free physical = 476 ; free virtual = 3344

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d7b9fba3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.402 ; gain = 0.000 ; free physical = 476 ; free virtual = 3344

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.402 ; gain = 0.000 ; free physical = 476 ; free virtual = 3344
Ending Netlist Obfuscation Task | Checksum: 1d7b9fba3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.402 ; gain = 0.000 ; free physical = 476 ; free virtual = 3344
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2596.402 ; gain = 674.148 ; free physical = 476 ; free virtual = 3344
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.402 ; gain = 0.000 ; free physical = 476 ; free virtual = 3344
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2628.418 ; gain = 0.000 ; free physical = 473 ; free virtual = 3343
INFO: [Common 17-1381] The checkpoint '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_5/project_5.runs/impl_1/wrapper_memory_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file wrapper_memory_drc_opted.rpt -pb wrapper_memory_drc_opted.pb -rpx wrapper_memory_drc_opted.rpx
Command: report_drc -file wrapper_memory_drc_opted.rpt -pb wrapper_memory_drc_opted.pb -rpx wrapper_memory_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_5/project_5.runs/impl_1/wrapper_memory_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 409 ; free virtual = 3278
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13d05c788

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 409 ; free virtual = 3278
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 409 ; free virtual = 3278

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 162f311ca

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 388 ; free virtual = 3257

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f3952eaa

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 390 ; free virtual = 3259

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f3952eaa

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 393 ; free virtual = 3262
Phase 1 Placer Initialization | Checksum: 1f3952eaa

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 393 ; free virtual = 3262

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17f7a10ae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 377 ; free virtual = 3247

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 5 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 2 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 198 ; free virtual = 3079

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 27626d4d4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 196 ; free virtual = 3078
Phase 2.2 Global Placement Core | Checksum: 23b359879

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 155 ; free virtual = 3037
Phase 2 Global Placement | Checksum: 23b359879

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 155 ; free virtual = 3037

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2aef1e278

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 149 ; free virtual = 3030

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dfb49778

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 140 ; free virtual = 3022

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 273ed4691

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 140 ; free virtual = 3022

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22b16b353

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 140 ; free virtual = 3022

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1dd5cd7b0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 143 ; free virtual = 2999

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d4beca0d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 142 ; free virtual = 2999

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10e14b34f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 142 ; free virtual = 2999
Phase 3 Detail Placement | Checksum: 10e14b34f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 142 ; free virtual = 2999

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 9a70cd36

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 9a70cd36

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 140 ; free virtual = 2998
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.132. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 897a6d40

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 140 ; free virtual = 2998
Phase 4.1 Post Commit Optimization | Checksum: 897a6d40

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 140 ; free virtual = 2998

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 897a6d40

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 140 ; free virtual = 2998

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 897a6d40

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 139 ; free virtual = 2997

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 139 ; free virtual = 2997
Phase 4.4 Final Placement Cleanup | Checksum: ec46dea1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 139 ; free virtual = 2997
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ec46dea1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 139 ; free virtual = 2997
Ending Placer Task | Checksum: 91adaeae

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 139 ; free virtual = 2997
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 143 ; free virtual = 3001
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 143 ; free virtual = 3001
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 138 ; free virtual = 2998
INFO: [Common 17-1381] The checkpoint '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_5/project_5.runs/impl_1/wrapper_memory_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file wrapper_memory_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 141 ; free virtual = 2943
INFO: [runtcl-4] Executing : report_utilization -file wrapper_memory_utilization_placed.rpt -pb wrapper_memory_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file wrapper_memory_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 153 ; free virtual = 2919
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 130 ; free virtual = 2884
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2698.156 ; gain = 0.000 ; free physical = 134 ; free virtual = 2883
INFO: [Common 17-1381] The checkpoint '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_5/project_5.runs/impl_1/wrapper_memory_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 12ce2acd ConstDB: 0 ShapeSum: 7edf83e1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1251dfdd0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 146 ; free virtual = 2556
Post Restoration Checksum: NetGraph: 277adf4e NumContArr: fda31e82 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1251dfdd0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 137 ; free virtual = 2549

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1251dfdd0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 119 ; free virtual = 2519

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1251dfdd0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 122 ; free virtual = 2519
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fa80a8b5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 133 ; free virtual = 2514
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.015  | TNS=0.000  | WHS=-0.091 | THS=-0.898 |

Phase 2 Router Initialization | Checksum: 1df858414

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 132 ; free virtual = 2514

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 42
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 42
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15cf17c07

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 143 ; free virtual = 2525

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.879  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 190235d34

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 151 ; free virtual = 2534

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.879  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 7964b480

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 152 ; free virtual = 2535
Phase 4 Rip-up And Reroute | Checksum: 7964b480

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 152 ; free virtual = 2535

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 7964b480

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 152 ; free virtual = 2535

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 7964b480

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 152 ; free virtual = 2535
Phase 5 Delay and Skew Optimization | Checksum: 7964b480

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 152 ; free virtual = 2535

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ec9f8ea4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 152 ; free virtual = 2535
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.032  | TNS=0.000  | WHS=0.196  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: b40a97c3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 152 ; free virtual = 2535
Phase 6 Post Hold Fix | Checksum: b40a97c3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 152 ; free virtual = 2535

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.019848 %
  Global Horizontal Routing Utilization  = 0.0107996 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2de47101

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 152 ; free virtual = 2535

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2de47101

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 151 ; free virtual = 2535

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 73e2de15

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 151 ; free virtual = 2535

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.032  | TNS=0.000  | WHS=0.196  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 73e2de15

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 152 ; free virtual = 2535
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 183 ; free virtual = 2567

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2789.312 ; gain = 91.156 ; free physical = 183 ; free virtual = 2568
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 183 ; free virtual = 2568
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2789.312 ; gain = 0.000 ; free physical = 180 ; free virtual = 2567
INFO: [Common 17-1381] The checkpoint '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_5/project_5.runs/impl_1/wrapper_memory_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file wrapper_memory_drc_routed.rpt -pb wrapper_memory_drc_routed.pb -rpx wrapper_memory_drc_routed.rpx
Command: report_drc -file wrapper_memory_drc_routed.rpt -pb wrapper_memory_drc_routed.pb -rpx wrapper_memory_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_5/project_5.runs/impl_1/wrapper_memory_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2921.805 ; gain = 132.492 ; free physical = 424 ; free virtual = 2823
INFO: [runtcl-4] Executing : report_methodology -file wrapper_memory_methodology_drc_routed.rpt -pb wrapper_memory_methodology_drc_routed.pb -rpx wrapper_memory_methodology_drc_routed.rpx
Command: report_methodology -file wrapper_memory_methodology_drc_routed.rpt -pb wrapper_memory_methodology_drc_routed.pb -rpx wrapper_memory_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_5/project_5.runs/impl_1/wrapper_memory_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file wrapper_memory_power_routed.rpt -pb wrapper_memory_power_summary_routed.pb -rpx wrapper_memory_power_routed.rpx
Command: report_power -file wrapper_memory_power_routed.rpt -pb wrapper_memory_power_summary_routed.pb -rpx wrapper_memory_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file wrapper_memory_route_status.rpt -pb wrapper_memory_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file wrapper_memory_timing_summary_routed.rpt -pb wrapper_memory_timing_summary_routed.pb -rpx wrapper_memory_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file wrapper_memory_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file wrapper_memory_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file wrapper_memory_bus_skew_routed.rpt -pb wrapper_memory_bus_skew_routed.pb -rpx wrapper_memory_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force wrapper_memory.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./wrapper_memory.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_5/project_5.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Apr  5 22:54:01 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 3087.113 ; gain = 165.309 ; free physical = 551 ; free virtual = 2834
INFO: [Common 17-206] Exiting Vivado at Mon Apr  5 22:54:01 2021...
