Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Dec 14 19:09:04 2020
| Host         : DESKTOP-VKQ7EPH running 64-bit major release  (build 9200)
| Command      : report_drc -file WRAPPER_drc_routed.rpt -pb WRAPPER_drc_routed.pb -rpx WRAPPER_drc_routed.rpx
| Design       : WRAPPER
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 21
+----------+----------+--------------------+------------+
| Rule     | Severity | Description        | Violations |
+----------+----------+--------------------+------------+
| PDRC-153 | Warning  | Gated clock check  | 20         |
| ZPS7-1   | Warning  | PS7 block required | 1          |
+----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net cells/Tr40/dff_stat/count_reg[2]_C is a gated clock net sourced by a combinational pin cells/Tr40/dff_stat/data_reg[7]_LDC_i_1/O, cell cells/Tr40/dff_stat/data_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net cells/Tr41/dff_stat/count_reg[2]_C is a gated clock net sourced by a combinational pin cells/Tr41/dff_stat/data_reg[6]_LDC_i_1/O, cell cells/Tr41/dff_stat/data_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net cells/Tr42/dff_stat/count_reg[2]_C is a gated clock net sourced by a combinational pin cells/Tr42/dff_stat/data_reg[5]_LDC_i_1/O, cell cells/Tr42/dff_stat/data_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net cells/Tr43/dff_stat/count_reg[2]_C is a gated clock net sourced by a combinational pin cells/Tr43/dff_stat/data_reg[4]_LDC_i_1/O, cell cells/Tr43/dff_stat/data_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net cells/Tr44/dff_stat/count_reg[2]_C is a gated clock net sourced by a combinational pin cells/Tr44/dff_stat/data_reg[3]_LDC_i_1/O, cell cells/Tr44/dff_stat/data_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net cells/Tr45/dff_stat/count_reg[2]_C is a gated clock net sourced by a combinational pin cells/Tr45/dff_stat/data_reg[2]_LDC_i_1/O, cell cells/Tr45/dff_stat/data_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net cells/Tr46/dff_stat/count_reg[2]_C is a gated clock net sourced by a combinational pin cells/Tr46/dff_stat/data_reg[1]_LDC_i_1/O, cell cells/Tr46/dff_stat/data_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net cells/Tr47/dff_stat/count_reg[2]_C is a gated clock net sourced by a combinational pin cells/Tr47/dff_stat/data_reg[0]_LDC_i_1/O, cell cells/Tr47/dff_stat/data_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net count_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin count_reg[0]_LDC_i_1/O, cell count_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net count_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin count_reg[1]_LDC_i_1/O, cell count_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net count_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin count_reg[2]_LDC_i_1/O, cell count_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net count_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin count_reg[3]_LDC_i_1/O, cell count_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net row_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin row_reg[0]_LDC_i_1/O, cell row_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net row_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin row_reg[1]_LDC_i_1/O, cell row_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net row_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin row_reg[2]_LDC_i_1/O, cell row_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net row_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin row_reg[3]_LDC_i_1/O, cell row_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net row_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin row_reg[4]_LDC_i_1/O, cell row_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net row_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin row_reg[5]_LDC_i_1/O, cell row_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net row_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin row_reg[6]_LDC_i_1/O, cell row_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net row_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin row_reg[7]_LDC_i_1/O, cell row_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


