

================================================================
== Vitis HLS Report for 'operator_2_Pipeline_VITIS_LOOP_506_1'
================================================================
* Date:           Tue Feb  8 15:34:41 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.587 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_506_1  |        2|        2|         1|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1928|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|      68|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      68|    1955|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln506_fu_268_p2     |         +|   0|  0|    9|           2|           2|
    |add_ln509_1_fu_156_p2   |         +|   0|  0|   45|          38|           6|
    |add_ln509_2_fu_166_p2   |         +|   0|  0|   45|          38|           7|
    |add_ln509_fu_138_p2     |         +|   0|  0|   39|          32|          32|
    |sub_ln509_fu_212_p2     |         -|   0|  0|  135|         128|         128|
    |and_ln509_fu_218_p2     |       and|   0|  0|  128|         128|         128|
    |icmp_ln506_fu_116_p2    |      icmp|   0|  0|    8|           2|           1|
    |icmp_ln508_fu_132_p2    |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln509_1_fu_246_p2  |      icmp|   0|  0|    8|           2|           1|
    |icmp_ln509_fu_192_p2    |      icmp|   0|  0|   19|          31|           1|
    |lshr_ln509_fu_224_p2    |      lshr|   0|  0|  423|         128|         128|
    |num_res_1_fu_238_p3     |    select|   0|  0|   32|           1|           1|
    |num_res_2_6_fu_252_p3   |    select|   0|  0|   32|           1|          32|
    |num_res_2_7_fu_260_p3   |    select|   0|  0|   32|           1|          32|
    |select_ln509_fu_198_p3  |    select|   0|  0|  107|           1|           1|
    |shl_ln509_1_fu_206_p2   |       shl|   0|  0|  423|           1|         128|
    |shl_ln509_fu_176_p2     |       shl|   0|  0|  423|           1|         128|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 1928|         567|         788|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7  |   9|          2|    2|          4|
    |i_fu_64               |   9|          2|    2|          4|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    5|         10|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   1|   0|    1|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |i_fu_64             |   2|   0|    2|          0|
    |num_res_2_01_fu_68  |  32|   0|   32|          0|
    |num_res_2_fu_72     |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  68|   0|   68|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  operator+.2_Pipeline_VITIS_LOOP_506_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  operator+.2_Pipeline_VITIS_LOOP_506_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  operator+.2_Pipeline_VITIS_LOOP_506_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  operator+.2_Pipeline_VITIS_LOOP_506_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  operator+.2_Pipeline_VITIS_LOOP_506_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  operator+.2_Pipeline_VITIS_LOOP_506_1|  return value|
|sub_i1                   |   in|   32|     ap_none|                                 sub_i1|        scalar|
|res_p                    |   in|   32|     ap_none|                                  res_p|        scalar|
|p_read13                 |   in|  128|     ap_none|                               p_read13|        scalar|
|num_res_1_02_out         |  out|   32|      ap_vld|                       num_res_1_02_out|       pointer|
|num_res_1_02_out_ap_vld  |  out|    1|      ap_vld|                       num_res_1_02_out|       pointer|
|num_res_2_01_out         |  out|   32|      ap_vld|                       num_res_2_01_out|       pointer|
|num_res_2_01_out_ap_vld  |  out|    1|      ap_vld|                       num_res_2_01_out|       pointer|
+-------------------------+-----+-----+------------+---------------------------------------+--------------+

