

================================================================
== Vitis HLS Report for 'master_fix'
================================================================
* Date:           Tue Jul 26 16:54:14 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.40 ns|  7.591 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9523|     9523|  99.039 us|  99.039 us|  9524|  9524|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_254_1  |     3744|     3744|       234|          -|          -|    16|        no|
        |- VITIS_LOOP_297_2  |      108|      108|        27|          -|          -|     4|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 52
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 13 
10 --> 11 
11 --> 12 
12 --> 9 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 52 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 25 
52 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 53 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%m_3_10_loc = alloca i64 1"   --->   Operation 54 'alloca' 'm_3_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%m_3_7_loc = alloca i64 1"   --->   Operation 55 'alloca' 'm_3_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%m_2_03_loc = alloca i64 1"   --->   Operation 56 'alloca' 'm_2_03_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%m_3_04_loc = alloca i64 1"   --->   Operation 57 'alloca' 'm_3_04_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%den2_V_0_0_05_loc = alloca i64 1"   --->   Operation 58 'alloca' 'den2_V_0_0_05_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%den2_V_0_1_06_loc = alloca i64 1"   --->   Operation 59 'alloca' 'den2_V_0_1_06_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%den2_V_0_2_07_loc = alloca i64 1"   --->   Operation 60 'alloca' 'den2_V_0_2_07_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%den2_V_0_3_08_loc = alloca i64 1"   --->   Operation 61 'alloca' 'den2_V_0_3_08_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%num_V_8_loc = alloca i64 1"   --->   Operation 62 'alloca' 'num_V_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv1 = alloca i64 1"   --->   Operation 63 'alloca' 'conv1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%max1_V_0 = alloca i64 1" [master.cpp:9]   --->   Operation 64 'alloca' 'max1_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv2_0 = alloca i64 1"   --->   Operation 65 'alloca' 'conv2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%max2_V_0 = alloca i64 1" [master.cpp:11]   --->   Operation 66 'alloca' 'max2_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%den1_V_0 = alloca i64 1" [master.cpp:12]   --->   Operation 67 'alloca' 'den1_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_1 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln15 = call void @convolution1_fix, i16 %input_r, i35 %conv1, i19 %firstKernel_f_V_0_0, i19 %firstKernel_f_V_0_1, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_0, i18 %firstKernel_f_V_1_1, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_2_1, i18 %firstKernel_f_V_2_2, i18 %firstKernel_f_V_3_0, i19 %firstKernel_f_V_3_1, i19 %firstKernel_f_V_3_2, i22 %firstBias_f_V" [master.cpp:15]   --->   Operation 68 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln254 = store i5 0, i5 %d" [model_functions.cpp:254]   --->   Operation 69 'store' 'store_ln254' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln15 = call void @convolution1_fix, i16 %input_r, i35 %conv1, i19 %firstKernel_f_V_0_0, i19 %firstKernel_f_V_0_1, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_0, i18 %firstKernel_f_V_1_1, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_2_1, i18 %firstKernel_f_V_2_2, i18 %firstKernel_f_V_3_0, i19 %firstKernel_f_V_3_1, i19 %firstKernel_f_V_3_2, i22 %firstBias_f_V" [master.cpp:15]   --->   Operation 70 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_213_1_VITIS_LOOP_214_2, i35 %conv1, i35 %max1_V_0"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_213_1_VITIS_LOOP_214_2, i35 %conv1, i35 %max1_V_0"   --->   Operation 72 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln17 = call void @convolution2_fix, i35 %max1_V_0, i35 %conv2_0, i20 %secondKernel_f_V_0_0, i19 %secondKernel_f_V_0_1, i20 %secondKernel_f_V_0_2, i20 %secondKernel_f_V_0_3, i20 %secondKernel_f_V_0_4, i20 %secondKernel_f_V_0_5, i19 %secondKernel_f_V_0_6, i19 %secondKernel_f_V_0_7, i18 %secondKernel_f_V_1_0, i20 %secondKernel_f_V_1_1, i19 %secondKernel_f_V_1_2, i19 %secondKernel_f_V_1_3, i20 %secondKernel_f_V_1_4, i19 %secondKernel_f_V_1_5, i20 %secondKernel_f_V_1_6, i19 %secondKernel_f_V_1_7, i18 %secondKernel_f_V_2_0, i21 %secondKernel_f_V_2_1, i19 %secondKernel_f_V_2_2, i19 %secondKernel_f_V_2_3, i20 %secondKernel_f_V_2_4, i20 %secondKernel_f_V_2_5, i20 %secondKernel_f_V_2_6, i19 %secondKernel_f_V_2_7, i20 %secondKernel_f_V_3_0, i21 %secondKernel_f_V_3_1, i19 %secondKernel_f_V_3_2, i18 %secondKernel_f_V_3_3, i20 %secondKernel_f_V_3_4, i20 %secondKernel_f_V_3_5, i20 %secondKernel_f_V_3_6, i20 %secondKernel_f_V_3_7, i21 %secondBias_f_V" [master.cpp:17]   --->   Operation 73 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln17 = call void @convolution2_fix, i35 %max1_V_0, i35 %conv2_0, i20 %secondKernel_f_V_0_0, i19 %secondKernel_f_V_0_1, i20 %secondKernel_f_V_0_2, i20 %secondKernel_f_V_0_3, i20 %secondKernel_f_V_0_4, i20 %secondKernel_f_V_0_5, i19 %secondKernel_f_V_0_6, i19 %secondKernel_f_V_0_7, i18 %secondKernel_f_V_1_0, i20 %secondKernel_f_V_1_1, i19 %secondKernel_f_V_1_2, i19 %secondKernel_f_V_1_3, i20 %secondKernel_f_V_1_4, i19 %secondKernel_f_V_1_5, i20 %secondKernel_f_V_1_6, i19 %secondKernel_f_V_1_7, i18 %secondKernel_f_V_2_0, i21 %secondKernel_f_V_2_1, i19 %secondKernel_f_V_2_2, i19 %secondKernel_f_V_2_3, i20 %secondKernel_f_V_2_4, i20 %secondKernel_f_V_2_5, i20 %secondKernel_f_V_2_6, i19 %secondKernel_f_V_2_7, i20 %secondKernel_f_V_3_0, i21 %secondKernel_f_V_3_1, i19 %secondKernel_f_V_3_2, i18 %secondKernel_f_V_3_3, i20 %secondKernel_f_V_3_4, i20 %secondKernel_f_V_3_5, i20 %secondKernel_f_V_3_6, i20 %secondKernel_f_V_3_7, i21 %secondBias_f_V" [master.cpp:17]   --->   Operation 74 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 75 [2/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_235_2, i35 %conv2_0, i35 %max2_V_0"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 76 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_12, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_12, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_235_2, i35 %conv2_0, i35 %max2_V_0"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln254 = br void %_Z12maxPool2_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EES5_.exit" [model_functions.cpp:254]   --->   Operation 82 'br' 'br_ln254' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.36>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%d_2 = load i5 %d" [model_functions.cpp:254]   --->   Operation 83 'load' 'd_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (1.36ns)   --->   "%icmp_ln254 = icmp_eq  i5 %d_2, i5 16" [model_functions.cpp:254]   --->   Operation 84 'icmp' 'icmp_ln254' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 85 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (1.78ns)   --->   "%add_ln254 = add i5 %d_2, i5 1" [model_functions.cpp:254]   --->   Operation 86 'add' 'add_ln254' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln254 = br i1 %icmp_ln254, void %.split17, void %_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader" [model_functions.cpp:254]   --->   Operation 87 'br' 'br_ln254' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i5 %d_2" [model_functions.cpp:254]   --->   Operation 88 'zext' 'zext_ln254' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%thirdBias_f_V_addr = getelementptr i21 %thirdBias_f_V, i64 0, i64 %zext_ln254" [model_functions.cpp:255]   --->   Operation 89 'getelementptr' 'thirdBias_f_V_addr' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_9 : Operation 90 [2/2] (2.32ns)   --->   "%num_V = load i4 %thirdBias_f_V_addr" [model_functions.cpp:255]   --->   Operation 90 'load' 'num_V' <Predicate = (!icmp_ln254)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_9 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln254 = store i5 %add_ln254, i5 %d" [model_functions.cpp:254]   --->   Operation 91 'store' 'store_ln254' <Predicate = (!icmp_ln254)> <Delay = 1.58>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 92 'alloca' 'sum' <Predicate = (icmp_ln254)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 93 'alloca' 'i' <Predicate = (icmp_ln254)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%den1_V_0_addr = getelementptr i35 %den1_V_0, i64 0, i64 0" [model_functions.cpp:279]   --->   Operation 94 'getelementptr' 'den1_V_0_addr' <Predicate = (icmp_ln254)> <Delay = 0.00>
ST_9 : Operation 95 [2/2] (2.32ns)   --->   "%den1_V_0_load = load i4 %den1_V_0_addr"   --->   Operation 95 'load' 'den1_V_0_load' <Predicate = (icmp_ln254)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%den1_V_0_addr_1 = getelementptr i35 %den1_V_0, i64 0, i64 1" [model_functions.cpp:279]   --->   Operation 96 'getelementptr' 'den1_V_0_addr_1' <Predicate = (icmp_ln254)> <Delay = 0.00>
ST_9 : Operation 97 [2/2] (2.32ns)   --->   "%den1_V_0_load_1 = load i4 %den1_V_0_addr_1"   --->   Operation 97 'load' 'den1_V_0_load_1' <Predicate = (icmp_ln254)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_9 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln297 = store i3 0, i3 %i" [model_functions.cpp:297]   --->   Operation 98 'store' 'store_ln297' <Predicate = (icmp_ln254)> <Delay = 1.58>
ST_9 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln297 = store i64 0, i64 %sum" [model_functions.cpp:297]   --->   Operation 99 'store' 'store_ln297' <Predicate = (icmp_ln254)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 3.91>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %d_2, i4 0" [model_functions.cpp:259]   --->   Operation 100 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i9 %tmp_s" [model_functions.cpp:259]   --->   Operation 101 'zext' 'zext_ln259' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %d_2, i1 0" [model_functions.cpp:259]   --->   Operation 102 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln259_4 = zext i6 %tmp_16" [model_functions.cpp:259]   --->   Operation 103 'zext' 'zext_ln259_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (1.82ns)   --->   "%sub_ln259 = sub i10 %zext_ln259, i10 %zext_ln259_4" [model_functions.cpp:259]   --->   Operation 104 'sub' 'sub_ln259' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/2] (2.32ns)   --->   "%num_V = load i4 %thirdBias_f_V_addr" [model_functions.cpp:255]   --->   Operation 105 'load' 'num_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_10 : Operation 106 [2/2] (1.58ns)   --->   "%call_ln255 = call void @master_fix_Pipeline_VITIS_LOOP_256_2_VITIS_LOOP_257_3, i21 %num_V, i10 %sub_ln259, i35 %max2_V_0, i36 %num_V_8_loc, i21 %firstDense_f_V" [model_functions.cpp:255]   --->   Operation 106 'call' 'call_ln255' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 107 [1/2] (0.00ns)   --->   "%call_ln255 = call void @master_fix_Pipeline_VITIS_LOOP_256_2_VITIS_LOOP_257_3, i21 %num_V, i10 %sub_ln259, i35 %max2_V_0, i36 %num_V_8_loc, i21 %firstDense_f_V" [model_functions.cpp:255]   --->   Operation 107 'call' 'call_ln255' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.34>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln249 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [model_functions.cpp:249]   --->   Operation 108 'specloopname' 'specloopname_ln249' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%num_V_8_loc_load = load i36 %num_V_8_loc"   --->   Operation 109 'load' 'num_V_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i36 %num_V_8_loc_load" [model_functions.cpp:256]   --->   Operation 110 'trunc' 'trunc_ln256' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %num_V_8_loc_load, i32 35"   --->   Operation 111 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (1.02ns)   --->   "%num_V_3 = select i1 %tmp, i35 0, i35 %trunc_ln256" [model_functions.cpp:263]   --->   Operation 112 'select' 'num_V_3' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%den1_V_0_addr_16 = getelementptr i35 %den1_V_0, i64 0, i64 %zext_ln254" [model_functions.cpp:264]   --->   Operation 113 'getelementptr' 'den1_V_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (2.32ns)   --->   "%store_ln264 = store i35 %num_V_3, i4 %den1_V_0_addr_16" [model_functions.cpp:264]   --->   Operation 114 'store' 'store_ln264' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z12maxPool2_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EES5_.exit"   --->   Operation 115 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 9> <Delay = 2.32>
ST_13 : Operation 116 [1/2] (2.32ns)   --->   "%den1_V_0_load = load i4 %den1_V_0_addr"   --->   Operation 116 'load' 'den1_V_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_13 : Operation 117 [1/2] (2.32ns)   --->   "%den1_V_0_load_1 = load i4 %den1_V_0_addr_1"   --->   Operation 117 'load' 'den1_V_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%den1_V_0_addr_2 = getelementptr i35 %den1_V_0, i64 0, i64 2" [model_functions.cpp:279]   --->   Operation 118 'getelementptr' 'den1_V_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [2/2] (2.32ns)   --->   "%den1_V_0_load_2 = load i4 %den1_V_0_addr_2"   --->   Operation 119 'load' 'den1_V_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%den1_V_0_addr_3 = getelementptr i35 %den1_V_0, i64 0, i64 3" [model_functions.cpp:279]   --->   Operation 120 'getelementptr' 'den1_V_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [2/2] (2.32ns)   --->   "%den1_V_0_load_3 = load i4 %den1_V_0_addr_3"   --->   Operation 121 'load' 'den1_V_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 14 <SV = 10> <Delay = 2.32>
ST_14 : Operation 122 [1/2] (2.32ns)   --->   "%den1_V_0_load_2 = load i4 %den1_V_0_addr_2"   --->   Operation 122 'load' 'den1_V_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_14 : Operation 123 [1/2] (2.32ns)   --->   "%den1_V_0_load_3 = load i4 %den1_V_0_addr_3"   --->   Operation 123 'load' 'den1_V_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%den1_V_0_addr_4 = getelementptr i35 %den1_V_0, i64 0, i64 4" [model_functions.cpp:279]   --->   Operation 124 'getelementptr' 'den1_V_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [2/2] (2.32ns)   --->   "%den1_V_0_load_4 = load i4 %den1_V_0_addr_4"   --->   Operation 125 'load' 'den1_V_0_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%den1_V_0_addr_5 = getelementptr i35 %den1_V_0, i64 0, i64 5" [model_functions.cpp:279]   --->   Operation 126 'getelementptr' 'den1_V_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [2/2] (2.32ns)   --->   "%den1_V_0_load_5 = load i4 %den1_V_0_addr_5"   --->   Operation 127 'load' 'den1_V_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 15 <SV = 11> <Delay = 2.32>
ST_15 : Operation 128 [1/2] (2.32ns)   --->   "%den1_V_0_load_4 = load i4 %den1_V_0_addr_4"   --->   Operation 128 'load' 'den1_V_0_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_15 : Operation 129 [1/2] (2.32ns)   --->   "%den1_V_0_load_5 = load i4 %den1_V_0_addr_5"   --->   Operation 129 'load' 'den1_V_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%den1_V_0_addr_6 = getelementptr i35 %den1_V_0, i64 0, i64 6" [model_functions.cpp:279]   --->   Operation 130 'getelementptr' 'den1_V_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [2/2] (2.32ns)   --->   "%den1_V_0_load_6 = load i4 %den1_V_0_addr_6"   --->   Operation 131 'load' 'den1_V_0_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%den1_V_0_addr_7 = getelementptr i35 %den1_V_0, i64 0, i64 7" [model_functions.cpp:279]   --->   Operation 132 'getelementptr' 'den1_V_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [2/2] (2.32ns)   --->   "%den1_V_0_load_7 = load i4 %den1_V_0_addr_7"   --->   Operation 133 'load' 'den1_V_0_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 16 <SV = 12> <Delay = 2.32>
ST_16 : Operation 134 [1/2] (2.32ns)   --->   "%den1_V_0_load_6 = load i4 %den1_V_0_addr_6"   --->   Operation 134 'load' 'den1_V_0_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_16 : Operation 135 [1/2] (2.32ns)   --->   "%den1_V_0_load_7 = load i4 %den1_V_0_addr_7"   --->   Operation 135 'load' 'den1_V_0_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%den1_V_0_addr_8 = getelementptr i35 %den1_V_0, i64 0, i64 8" [model_functions.cpp:279]   --->   Operation 136 'getelementptr' 'den1_V_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 137 [2/2] (2.32ns)   --->   "%den1_V_0_load_8 = load i4 %den1_V_0_addr_8"   --->   Operation 137 'load' 'den1_V_0_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%den1_V_0_addr_9 = getelementptr i35 %den1_V_0, i64 0, i64 9" [model_functions.cpp:279]   --->   Operation 138 'getelementptr' 'den1_V_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 139 [2/2] (2.32ns)   --->   "%den1_V_0_load_9 = load i4 %den1_V_0_addr_9"   --->   Operation 139 'load' 'den1_V_0_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 17 <SV = 13> <Delay = 2.32>
ST_17 : Operation 140 [1/2] (2.32ns)   --->   "%den1_V_0_load_8 = load i4 %den1_V_0_addr_8"   --->   Operation 140 'load' 'den1_V_0_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_17 : Operation 141 [1/2] (2.32ns)   --->   "%den1_V_0_load_9 = load i4 %den1_V_0_addr_9"   --->   Operation 141 'load' 'den1_V_0_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%den1_V_0_addr_10 = getelementptr i35 %den1_V_0, i64 0, i64 10" [model_functions.cpp:279]   --->   Operation 142 'getelementptr' 'den1_V_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 143 [2/2] (2.32ns)   --->   "%den1_V_0_load_10 = load i4 %den1_V_0_addr_10"   --->   Operation 143 'load' 'den1_V_0_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%den1_V_0_addr_11 = getelementptr i35 %den1_V_0, i64 0, i64 11" [model_functions.cpp:279]   --->   Operation 144 'getelementptr' 'den1_V_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 145 [2/2] (2.32ns)   --->   "%den1_V_0_load_11 = load i4 %den1_V_0_addr_11"   --->   Operation 145 'load' 'den1_V_0_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 18 <SV = 14> <Delay = 2.32>
ST_18 : Operation 146 [1/2] (2.32ns)   --->   "%den1_V_0_load_10 = load i4 %den1_V_0_addr_10"   --->   Operation 146 'load' 'den1_V_0_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_18 : Operation 147 [1/2] (2.32ns)   --->   "%den1_V_0_load_11 = load i4 %den1_V_0_addr_11"   --->   Operation 147 'load' 'den1_V_0_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%den1_V_0_addr_12 = getelementptr i35 %den1_V_0, i64 0, i64 12" [model_functions.cpp:279]   --->   Operation 148 'getelementptr' 'den1_V_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [2/2] (2.32ns)   --->   "%den1_V_0_load_12 = load i4 %den1_V_0_addr_12"   --->   Operation 149 'load' 'den1_V_0_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%den1_V_0_addr_13 = getelementptr i35 %den1_V_0, i64 0, i64 13" [model_functions.cpp:279]   --->   Operation 150 'getelementptr' 'den1_V_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 151 [2/2] (2.32ns)   --->   "%den1_V_0_load_13 = load i4 %den1_V_0_addr_13"   --->   Operation 151 'load' 'den1_V_0_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 19 <SV = 15> <Delay = 2.32>
ST_19 : Operation 152 [1/2] (2.32ns)   --->   "%den1_V_0_load_12 = load i4 %den1_V_0_addr_12"   --->   Operation 152 'load' 'den1_V_0_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_19 : Operation 153 [1/2] (2.32ns)   --->   "%den1_V_0_load_13 = load i4 %den1_V_0_addr_13"   --->   Operation 153 'load' 'den1_V_0_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%den1_V_0_addr_14 = getelementptr i35 %den1_V_0, i64 0, i64 14" [model_functions.cpp:279]   --->   Operation 154 'getelementptr' 'den1_V_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [2/2] (2.32ns)   --->   "%den1_V_0_load_14 = load i4 %den1_V_0_addr_14"   --->   Operation 155 'load' 'den1_V_0_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%den1_V_0_addr_15 = getelementptr i35 %den1_V_0, i64 0, i64 15" [model_functions.cpp:279]   --->   Operation 156 'getelementptr' 'den1_V_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [2/2] (2.32ns)   --->   "%den1_V_0_load_15 = load i4 %den1_V_0_addr_15"   --->   Operation 157 'load' 'den1_V_0_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 20 <SV = 16> <Delay = 2.32>
ST_20 : Operation 158 [1/2] (2.32ns)   --->   "%den1_V_0_load_14 = load i4 %den1_V_0_addr_14"   --->   Operation 158 'load' 'den1_V_0_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_20 : Operation 159 [1/2] (2.32ns)   --->   "%den1_V_0_load_15 = load i4 %den1_V_0_addr_15"   --->   Operation 159 'load' 'den1_V_0_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_20 : Operation 160 [2/2] (0.00ns)   --->   "%call_ln1169 = call void @master_fix_Pipeline_VITIS_LOOP_276_1, i35 %den1_V_0_load, i35 %den1_V_0_load_1, i35 %den1_V_0_load_2, i35 %den1_V_0_load_3, i35 %den1_V_0_load_4, i35 %den1_V_0_load_5, i35 %den1_V_0_load_6, i35 %den1_V_0_load_7, i35 %den1_V_0_load_8, i35 %den1_V_0_load_9, i35 %den1_V_0_load_10, i35 %den1_V_0_load_11, i35 %den1_V_0_load_12, i35 %den1_V_0_load_13, i35 %den1_V_0_load_14, i35 %den1_V_0_load_15, i36 %den2_V_0_3_08_loc, i36 %den2_V_0_2_07_loc, i36 %den2_V_0_1_06_loc, i36 %den2_V_0_0_05_loc"   --->   Operation 160 'call' 'call_ln1169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 17> <Delay = 0.00>
ST_21 : Operation 161 [1/2] (0.00ns)   --->   "%call_ln1169 = call void @master_fix_Pipeline_VITIS_LOOP_276_1, i35 %den1_V_0_load, i35 %den1_V_0_load_1, i35 %den1_V_0_load_2, i35 %den1_V_0_load_3, i35 %den1_V_0_load_4, i35 %den1_V_0_load_5, i35 %den1_V_0_load_6, i35 %den1_V_0_load_7, i35 %den1_V_0_load_8, i35 %den1_V_0_load_9, i35 %den1_V_0_load_10, i35 %den1_V_0_load_11, i35 %den1_V_0_load_12, i35 %den1_V_0_load_13, i35 %den1_V_0_load_14, i35 %den1_V_0_load_15, i36 %den2_V_0_3_08_loc, i36 %den2_V_0_2_07_loc, i36 %den2_V_0_1_06_loc, i36 %den2_V_0_0_05_loc"   --->   Operation 161 'call' 'call_ln1169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 18> <Delay = 5.67>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%den2_V_0_3_08_loc_load = load i36 %den2_V_0_3_08_loc"   --->   Operation 162 'load' 'den2_V_0_3_08_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%den2_V_0_2_07_loc_load = load i36 %den2_V_0_2_07_loc"   --->   Operation 163 'load' 'den2_V_0_2_07_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%den2_V_0_1_06_loc_load = load i36 %den2_V_0_1_06_loc"   --->   Operation 164 'load' 'den2_V_0_1_06_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%den2_V_0_0_05_loc_load = load i36 %den2_V_0_0_05_loc"   --->   Operation 165 'load' 'den2_V_0_0_05_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 166 [2/2] (5.67ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_291_1, i36 %den2_V_0_0_05_loc_load, i36 %den2_V_0_1_06_loc_load, i36 %den2_V_0_2_07_loc_load, i36 %den2_V_0_3_08_loc_load, i64 %m_3_04_loc, i64 %m_2_03_loc, i64 %m_3_7_loc, i64 %m_3_10_loc"   --->   Operation 166 'call' 'call_ln0' <Predicate = true> <Delay = 5.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 19> <Delay = 0.00>
ST_23 : Operation 167 [1/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_291_1, i36 %den2_V_0_0_05_loc_load, i36 %den2_V_0_1_06_loc_load, i36 %den2_V_0_2_07_loc_load, i36 %den2_V_0_3_08_loc_load, i64 %m_3_04_loc, i64 %m_2_03_loc, i64 %m_3_7_loc, i64 %m_3_10_loc"   --->   Operation 167 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 20> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%m_3_04_loc_load = load i64 %m_3_04_loc"   --->   Operation 168 'load' 'm_3_04_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%m_2_03_loc_load = load i64 %m_2_03_loc"   --->   Operation 169 'load' 'm_2_03_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%m_3_7_loc_load = load i64 %m_3_7_loc"   --->   Operation 170 'load' 'm_3_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%m_3_10_loc_load = load i64 %m_3_10_loc"   --->   Operation 171 'load' 'm_3_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln297 = br void %.preheader7" [model_functions.cpp:297]   --->   Operation 172 'br' 'br_ln297' <Predicate = true> <Delay = 0.00>

State 25 <SV = 21> <Delay = 3.23>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i" [model_functions.cpp:299]   --->   Operation 173 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (1.13ns)   --->   "%icmp_ln297 = icmp_eq  i3 %i_3, i3 4" [model_functions.cpp:297]   --->   Operation 174 'icmp' 'icmp_ln297' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 175 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (1.65ns)   --->   "%add_ln297 = add i3 %i_3, i3 1" [model_functions.cpp:297]   --->   Operation 176 'add' 'add_ln297' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln297 = br i1 %icmp_ln297, void %.split7, void %.preheader.preheader" [model_functions.cpp:297]   --->   Operation 177 'br' 'br_ln297' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln299 = trunc i3 %i_3" [model_functions.cpp:299]   --->   Operation 178 'trunc' 'trunc_ln299' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (1.82ns)   --->   "%tmp_17 = mux i64 @_ssdm_op_Mux.ap_auto.4double.i2, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i2 %trunc_ln299" [model_functions.cpp:299]   --->   Operation 179 'mux' 'tmp_17' <Predicate = (!icmp_ln297)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 180 [1/1] (1.58ns)   --->   "%store_ln297 = store i3 %add_ln297, i3 %i" [model_functions.cpp:297]   --->   Operation 180 'store' 'store_ln297' <Predicate = (!icmp_ln297)> <Delay = 1.58>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%sum_load_1 = load i64 %sum"   --->   Operation 181 'load' 'sum_load_1' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_25 : Operation 182 [2/2] (1.82ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_302_3, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i64 %sum_load_1, i32 %out_r"   --->   Operation 182 'call' 'call_ln0' <Predicate = (icmp_ln297)> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 22> <Delay = 7.32>
ST_26 : Operation 183 [18/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17" [model_functions.cpp:299]   --->   Operation 183 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 23> <Delay = 7.32>
ST_27 : Operation 184 [17/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17" [model_functions.cpp:299]   --->   Operation 184 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 24> <Delay = 7.32>
ST_28 : Operation 185 [16/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17" [model_functions.cpp:299]   --->   Operation 185 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 25> <Delay = 7.32>
ST_29 : Operation 186 [15/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17" [model_functions.cpp:299]   --->   Operation 186 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 26> <Delay = 7.32>
ST_30 : Operation 187 [14/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17" [model_functions.cpp:299]   --->   Operation 187 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 27> <Delay = 7.32>
ST_31 : Operation 188 [13/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17" [model_functions.cpp:299]   --->   Operation 188 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 28> <Delay = 7.32>
ST_32 : Operation 189 [12/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17" [model_functions.cpp:299]   --->   Operation 189 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 29> <Delay = 7.32>
ST_33 : Operation 190 [11/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17" [model_functions.cpp:299]   --->   Operation 190 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 30> <Delay = 7.32>
ST_34 : Operation 191 [10/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17" [model_functions.cpp:299]   --->   Operation 191 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 31> <Delay = 7.32>
ST_35 : Operation 192 [9/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17" [model_functions.cpp:299]   --->   Operation 192 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 32> <Delay = 7.32>
ST_36 : Operation 193 [8/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17" [model_functions.cpp:299]   --->   Operation 193 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 33> <Delay = 7.32>
ST_37 : Operation 194 [7/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17" [model_functions.cpp:299]   --->   Operation 194 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 34> <Delay = 7.32>
ST_38 : Operation 195 [6/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17" [model_functions.cpp:299]   --->   Operation 195 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 35> <Delay = 7.32>
ST_39 : Operation 196 [5/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17" [model_functions.cpp:299]   --->   Operation 196 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 36> <Delay = 7.32>
ST_40 : Operation 197 [4/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17" [model_functions.cpp:299]   --->   Operation 197 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 37> <Delay = 7.32>
ST_41 : Operation 198 [3/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17" [model_functions.cpp:299]   --->   Operation 198 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 38> <Delay = 7.32>
ST_42 : Operation 199 [2/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17" [model_functions.cpp:299]   --->   Operation 199 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 39> <Delay = 7.32>
ST_43 : Operation 200 [1/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17" [model_functions.cpp:299]   --->   Operation 200 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 40> <Delay = 7.29>
ST_44 : Operation 201 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [model_functions.cpp:299]   --->   Operation 201 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 202 [7/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:299]   --->   Operation 202 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 41> <Delay = 7.29>
ST_45 : Operation 203 [6/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:299]   --->   Operation 203 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 42> <Delay = 7.29>
ST_46 : Operation 204 [5/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:299]   --->   Operation 204 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 43> <Delay = 7.29>
ST_47 : Operation 205 [4/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:299]   --->   Operation 205 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 44> <Delay = 7.29>
ST_48 : Operation 206 [3/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:299]   --->   Operation 206 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 45> <Delay = 7.29>
ST_49 : Operation 207 [2/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:299]   --->   Operation 207 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 46> <Delay = 7.29>
ST_50 : Operation 208 [1/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:299]   --->   Operation 208 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 47> <Delay = 1.58>
ST_51 : Operation 209 [1/1] (0.00ns)   --->   "%specloopname_ln290 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [model_functions.cpp:290]   --->   Operation 209 'specloopname' 'specloopname_ln290' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 210 [1/1] (1.58ns)   --->   "%store_ln299 = store i64 %sum_1, i64 %sum" [model_functions.cpp:299]   --->   Operation 210 'store' 'store_ln299' <Predicate = true> <Delay = 1.58>
ST_51 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7"   --->   Operation 211 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 52 <SV = 22> <Delay = 0.00>
ST_52 : Operation 212 [1/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_302_3, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i64 %sum_load_1, i32 %out_r"   --->   Operation 212 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 213 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [master.cpp:23]   --->   Operation 213 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.4ns, clock uncertainty: 2.81ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('d') [51]  (0 ns)
	'store' operation ('store_ln254', model_functions.cpp:254) of constant 0 on local variable 'd' [75]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 3.37ns
The critical path consists of the following:
	'load' operation ('d', model_functions.cpp:254) on local variable 'd' [78]  (0 ns)
	'add' operation ('add_ln254', model_functions.cpp:254) [81]  (1.78 ns)
	'store' operation ('store_ln254', model_functions.cpp:254) of variable 'add_ln254', model_functions.cpp:254 on local variable 'd' [100]  (1.59 ns)

 <State 10>: 3.91ns
The critical path consists of the following:
	'load' operation ('num.V', model_functions.cpp:255) on array 'thirdBias_f_V' [92]  (2.32 ns)
	'call' operation ('call_ln255', model_functions.cpp:255) to 'master_fix_Pipeline_VITIS_LOOP_256_2_VITIS_LOOP_257_3' [93]  (1.59 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 3.34ns
The critical path consists of the following:
	'load' operation ('num_V_8_loc_load') on local variable 'num_V_8_loc' [94]  (0 ns)
	'select' operation ('num.V', model_functions.cpp:263) [97]  (1.02 ns)
	'store' operation ('store_ln264', model_functions.cpp:264) of variable 'num.V', model_functions.cpp:263 on array 'den1.V[0]', master.cpp:12 [99]  (2.32 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'load' operation ('den1_V_0_load') on array 'den1.V[0]', master.cpp:12 [106]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'load' operation ('den1_V_0_load_2') on array 'den1.V[0]', master.cpp:12 [110]  (2.32 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'load' operation ('den1_V_0_load_4') on array 'den1.V[0]', master.cpp:12 [114]  (2.32 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'load' operation ('den1_V_0_load_6') on array 'den1.V[0]', master.cpp:12 [118]  (2.32 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'load' operation ('den1_V_0_load_8') on array 'den1.V[0]', master.cpp:12 [122]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'load' operation ('den1_V_0_load_10') on array 'den1.V[0]', master.cpp:12 [126]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'load' operation ('den1_V_0_load_12') on array 'den1.V[0]', master.cpp:12 [130]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'load' operation ('den1_V_0_load_14') on array 'den1.V[0]', master.cpp:12 [134]  (2.32 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 5.67ns
The critical path consists of the following:
	'load' operation ('den2_V_0_3_08_loc_load') on local variable 'den2_V_0_3_08_loc' [138]  (0 ns)
	'call' operation ('call_ln0') to 'master_fix_Pipeline_VITIS_LOOP_291_1' [142]  (5.67 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 3.24ns
The critical path consists of the following:
	'load' operation ('i', model_functions.cpp:299) on local variable 'i' [151]  (0 ns)
	'add' operation ('add_ln297', model_functions.cpp:297) [154]  (1.65 ns)
	'store' operation ('store_ln297', model_functions.cpp:297) of variable 'add_ln297', model_functions.cpp:297 on local variable 'i' [163]  (1.59 ns)

 <State 26>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:299) [161]  (7.32 ns)

 <State 27>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:299) [161]  (7.32 ns)

 <State 28>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:299) [161]  (7.32 ns)

 <State 29>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:299) [161]  (7.32 ns)

 <State 30>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:299) [161]  (7.32 ns)

 <State 31>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:299) [161]  (7.32 ns)

 <State 32>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:299) [161]  (7.32 ns)

 <State 33>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:299) [161]  (7.32 ns)

 <State 34>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:299) [161]  (7.32 ns)

 <State 35>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:299) [161]  (7.32 ns)

 <State 36>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:299) [161]  (7.32 ns)

 <State 37>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:299) [161]  (7.32 ns)

 <State 38>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:299) [161]  (7.32 ns)

 <State 39>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:299) [161]  (7.32 ns)

 <State 40>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:299) [161]  (7.32 ns)

 <State 41>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:299) [161]  (7.32 ns)

 <State 42>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:299) [161]  (7.32 ns)

 <State 43>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:299) [161]  (7.32 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	'load' operation ('sum_load', model_functions.cpp:299) on local variable 'sum' [157]  (0 ns)
	'dadd' operation ('sum', model_functions.cpp:299) [162]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:299) [162]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:299) [162]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:299) [162]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:299) [162]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:299) [162]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:299) [162]  (7.3 ns)

 <State 51>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln299', model_functions.cpp:299) of variable 'sum', model_functions.cpp:299 on local variable 'sum' [164]  (1.59 ns)

 <State 52>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
