// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (C) 2020-2022 MaxLinear, Inc.
 * Copyright (C) 2019-2020 Intel Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License, as published by the Free
 * Software Foundation; either version 2 of the License, or (at your option)
 * any later version.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.
 * See the GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, see <http://www.gnu.org/licenses/>.
 */

/dts-v1/;
#include <dt-bindings/thermal/thermal.h>

#include "osp_tb341.dtsi"
#include "lgp_thermal_no_fan_big_heatsink.dtsi"

/ {
	model = "mxl,osp-tb341";

	chosen {
		/* ramfs */
		bootargs = "earlycon console=ttyLTQ0,115200n8r root=/dev/ram init=/init maxcpus=4 initcall_debug=0 clk_ignore_unused loglevel=8";
		stdout-path = "serial0";
	};

	wan {
		ifname = "eth1";
	};
};

&gpio2 {
	sfp_eth_tx_disable {
		gpio-hog;
		gpios = <9 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "sfp_eth_tx_dis";
	};
};

&toe_dma30 {
	status = "okay";
};

&toe_dma31 {
	status = "okay";
};

/* combo PHY setting */
/* combo phy 0 */
&combophy0 {
	status = "okay";
};

/* combo phy 1 */
&combophy1 {
	status = "okay";
};

/* combo phy 2 */
&combophy2 {
	status = "okay";
};

/* combo phy 3 */
&combophy3 {
	status = "okay";
};

&wan_xpcs_phy {
	status = "okay";
};

/* XPCS setting */
&wan_xpcs {
	status = "okay";
};

&lan_xpcs {
	status = "okay";
};

&hsiol_xpcs0 {
	status = "okay";
};

&hsiol_xpcs1 {
	status = "okay";
};

&pcie20 { /* M2_KeyB */
	status = "disabled";
};

&pcie21 { /* M2_KeyB */
	status = "okay";
};

&pcie30 { /* WIFI - 615(2.4G) */ 
	status = "okay";
};

&pcie31 { /* WIFI - 665(6G) */ 
	status = "okay";
};

&pcie40 { /* DSL - VRX619 */ 
	status = "disabled";
};

&pcie41 { /* WIFI - 665(5G) */ 
	status = "okay";
};

&usb0_phy {
	status = "okay";
	vbus-supply = <&usb0_vbus>;
	/* extcon = <&ptn5150_1>; */
};

&usb0 {
	status = "okay";
};

&usb1_phy {
	status = "okay";
	vbus-supply = <&usb1_vbus>;
};

&usb1 {
	status = "okay";
};

&i2c0 {
	status = "okay";
};

&i2c1 {
	status = "okay";
	lis2dh12@19 {
		compatible = "st,lis2dh12-accel";
		reg = <0x19>;
	};
};

&i2c2 {
	status = "okay";
};

&i2c3 {
	status = "disabled";
};

/******************************************************************************
 ** Board configuration: Voice subsystem settings
 ******************************************************************************/

&ssx_voice {
	status = "okay";
};

&cru {
	status = "okay";
};

&intc {
	status = "okay";
};

&irc0 { /* vcodec0 irq */
	status = "okay";
};

&c55 {
	status = "okay";
};

&vcodec0 {
	status = "okay";
};


&pwm {
	status = "disabled";
    intel,fan-wire = <2>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_fan_ctrl_in_1 &pinctrl_fan_ctrl_out>;
};

&fan0 {
	status = "disabled";
	pwms = <&pwm 0 40000>;
	#cooling-cells = <2>;
	cooling-levels = <0 30 80 120 150 170 200 220 255>;
};

/******************************************************************************
 ** TB341 Board configuration: Ethernet Phy and Network Subsystem
 ******************************************************************************/
&mac0_mdio {
	mdc-clkdiv = <62>;	// 6.4516Mhz

	gphy4: ethernet-phy@4 {
		reg = <0x4>;
		/* Gphy is not up yet at initial probe.
		 * We set the phy-id here to avoid early
		 * mdio-scan at that point.
		 */
		compatible = "ethernet-phy-id67c9.dc00";
		interrupt-parent = <&ioapic1>;
		/*interrupts = <GIC_SHARED 126 IRQ_TYPE_LEVEL_HIGH>;*/
		status = "okay";
	};
	gphy5: ethernet-phy@5 {
		reg = <0x5>;
		/* Gphy is not up yet at initial probe.
		 * We set the phy-id here to avoid early
		 * mdio-scan at that point.
		 */
		compatible = "ethernet-phy-id67c9.dc00";
		interrupt-parent = <&ioapic1>;
		/*interrupts = <GIC_SHARED 126 IRQ_TYPE_LEVEL_HIGH>;*/
		status = "okay";
	};
	gphy6: ethernet-phy@6 {
		reg = <0x6>;
		/* Gphy is not up yet at initial probe.
		 * We set the phy-id here to avoid early
		 * mdio-scan at that point.
		 */
		compatible = "ethernet-phy-id67c9.dc00";
		interrupt-parent = <&ioapic1>;
		/*interrupts = <GIC_SHARED 126 IRQ_TYPE_LEVEL_HIGH>;*/
		status = "okay";
	};
	gphy7: ethernet-phy@7 {
		reg = <0x7>;
		/* Gphy is not up yet at initial probe.
		 * We set the phy-id here to avoid early
		 * mdio-scan at that point.
		 */
		compatible = "ethernet-phy-id67c9.dc00";
		interrupt-parent = <&ioapic1>;
		/*interrupts = <GIC_SHARED 126 IRQ_TYPE_LEVEL_HIGH>;*/
		status = "okay";
	};
	
	gphy8: ethernet-phy@8 {
		reg = <0x8>;
		compatible = "ethernet-phy-ieee802.3-c45";
		status = "okay";
	};
};

&gphy0 {
	reg = <0x0>;
	compatible = "ethernet-phy-ieee802.3-c45";
	status = "okay";
};
&lan0 {
	phy = <&gphy0>;
};
&lan2 {
	phy = <&gphy4>;
};
&lan3 {
	phy = <&gphy5>;
};
&lan4 {
	phy = <&gphy6>;
};
&lan5 {
	phy = <&gphy7>;
};
&p34x {
	phyaddr = <4>;
};
&gphy1 {
	status = "disabled";
};
&gphy2 {
	status = "disabled";
};
&gphy3 {
	status = "disabled";
};
