/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [21:0] _01_;
  reg [4:0] _02_;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [17:0] celloutsig_0_7z;
  wire [24:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [22:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [28:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = !(_00_ ? celloutsig_0_9z : celloutsig_0_9z);
  assign celloutsig_0_13z = !(celloutsig_0_10z ? celloutsig_0_8z[12] : celloutsig_0_10z);
  assign celloutsig_1_3z = !(celloutsig_1_2z[0] ? celloutsig_1_2z[4] : celloutsig_1_0z[17]);
  assign celloutsig_1_4z = in_data[118] | celloutsig_1_2z[3];
  assign celloutsig_1_6z = in_data[109] | celloutsig_1_0z[0];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _02_ <= 5'h00;
    else _02_ <= in_data[67:63];
  reg [21:0] _09_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _09_ <= 22'h000000;
    else _09_ <= { in_data[57:37], celloutsig_0_2z };
  assign { _01_[21:1], _00_ } = _09_;
  reg [6:0] _10_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _10_ <= 7'h00;
    else _10_ <= celloutsig_0_7z[16:10];
  assign out_data[38:32] = _10_;
  assign celloutsig_1_10z = { in_data[146:145], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z } == { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_9z = ! { celloutsig_0_4z[3:1], celloutsig_0_1z };
  assign celloutsig_1_9z = ! { celloutsig_1_0z[13:9], celloutsig_1_5z };
  assign celloutsig_1_16z = ! { celloutsig_1_2z[5:0], celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_19z = celloutsig_1_18z[2] & ~(celloutsig_1_18z[8]);
  assign celloutsig_1_13z = celloutsig_1_8z[21] & ~(celloutsig_1_10z);
  assign celloutsig_1_18z = { celloutsig_1_1z[7:0], celloutsig_1_6z, celloutsig_1_13z } % { 1'h1, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_11z };
  assign celloutsig_1_2z = celloutsig_1_1z[7:1] % { 1'h1, celloutsig_1_0z[15:10] };
  assign celloutsig_1_11z = { celloutsig_1_9z, celloutsig_1_7z } % { 1'h1, celloutsig_1_1z[5:0] };
  assign celloutsig_1_5z = celloutsig_1_0z[22:5] !== { celloutsig_1_2z[1:0], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_1z = _02_[3] & _02_[2];
  assign celloutsig_0_2z = _02_[2] & celloutsig_0_1z;
  assign celloutsig_0_4z = _02_[4:1] >> _02_[4:1];
  assign celloutsig_0_7z = in_data[20:3] >> { _02_[3:0], _02_, _02_, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_8z = { _02_[4:3], celloutsig_0_1z, _01_[21:1], _00_ } >> { _01_[20:3], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[187:165] >> in_data[133:111];
  assign celloutsig_1_7z = celloutsig_1_2z[5:0] >> { celloutsig_1_2z[6:4], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_5z = in_data[13:11] << _02_[2:0];
  assign celloutsig_1_1z = celloutsig_1_0z[20:12] << in_data[146:138];
  assign celloutsig_1_8z = { in_data[183:156], celloutsig_1_3z } << { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z };
  assign _01_[0] = _00_;
  assign { out_data[137:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z };
endmodule
