#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Nov 11 15:26:40 2021
# Process ID: 8596
# Current directory: c:/Users/japni/ibert_7series_gtp_0_ex
# Command line: vivado.exe -notrace -source c:/Users/japni/project_2/project_2.gen/sources_1/ip/ibert_7series_gtp_0/ibert_7series_gtp_0_ex.tcl
# Log file: c:/Users/japni/ibert_7series_gtp_0_ex/vivado.log
# Journal file: c:/Users/japni/ibert_7series_gtp_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source c:/Users/japni/project_2/project_2.gen/sources_1/ip/ibert_7series_gtp_0/ibert_7series_gtp_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1135.914 ; gain = 0.000
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'ibert_7series_gtp_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'ibert_7series_gtp_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'ibert_7series_gtp_0'. Target already exists and is up to date.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Sourcing extension script: tcl/gtp_example_script_extn.tcl
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/xsim/ibert_7series_gtp_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/xsim/count_ones_zeros_pblock.tcl'
INFO: [SIM-utils-43] Exported 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/xsim/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/modelsim/ibert_7series_gtp_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/modelsim/count_ones_zeros_pblock.tcl'
INFO: [SIM-utils-43] Exported 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/modelsim/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/questa/ibert_7series_gtp_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/questa/count_ones_zeros_pblock.tcl'
INFO: [SIM-utils-43] Exported 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/questa/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/ies/ibert_7series_gtp_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/ies/count_ones_zeros_pblock.tcl'
INFO: [SIM-utils-43] Exported 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/ies/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/xcelium/ibert_7series_gtp_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/xcelium/count_ones_zeros_pblock.tcl'
INFO: [SIM-utils-43] Exported 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/xcelium/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/vcs/ibert_7series_gtp_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/vcs/count_ones_zeros_pblock.tcl'
INFO: [SIM-utils-43] Exported 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/vcs/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/riviera/ibert_7series_gtp_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/riviera/count_ones_zeros_pblock.tcl'
INFO: [SIM-utils-43] Exported 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/riviera/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/activehdl/ibert_7series_gtp_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/activehdl/count_ones_zeros_pblock.tcl'
INFO: [SIM-utils-43] Exported 'C:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/activehdl/GT_pblocks.tcl'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Nov 11 15:27:31 2021] Launched synth_1...
Run output will be captured here: c:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.runs/synth_1/runme.log
[Thu Nov 11 15:27:31 2021] Launched impl_1...
Run output will be captured here: c:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.runs/impl_1/runme.log
open_project C:/Users/japni/IO_check/IO_check.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/japni/IO_check/IO_check.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.C_SYSCLK_IO_PIN_LOC_P {U3} CONFIG.C_SYSCLK_IO_PIN_LOC_N {V3} CONFIG.C_PROTOCOL_MAXLINERATE_1 {3.125} CONFIG.C_PROTOCOL_MAXLINERATE_2 {3.125} CONFIG.C_PROTOCOL_MAXLINERATE_3 {3.125}] [get_ips ibert_7series_gtp_0]
WARNING: [Coretcl 2-176] No IPs found
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.C_SYSCLK_IO_PIN_LOC_P {U3} CONFIG.C_SYSCLK_IO_PIN_LOC_N {V3} CONFIG.C_PROTOCOL_MAXLINERATE_1 {3.125} CONFIG.C_PROTOCOL_MAXLINERATE_2 {3.125} CONFIG.C_PROTOCOL_MAXLINERATE_3 {3.125}] [get_ips ibert_7series_gtp_0]'
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
current_project ibert_7series_gtp_0_ex
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory c:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Nov 11 15:40:08 2021] Launched synth_1...
Run output will be captured here: c:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.runs/synth_1/runme.log
[Thu Nov 11 15:40:09 2021] Launched impl_1...
Run output will be captured here: c:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.runs/impl_1/runme.log
open_hw_manager
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-10:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1163.137 ; gain = 0.000
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [Labtools 27-3419] Disconnecting from hw_server since it's not responding to requests.  It is recommended to investigate hw_server to find any issues.
ERROR: [Labtools 27-3094] Timeout while opening port to xvc server LAPTOP-RGVKIBK7:2542.
INFO: [Common 17-344] 'open_hw_target' was cancelled
close_project
****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source c:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/Users/japni/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu Nov 11 15:45:29 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 11 15:45:29 2021...
