Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Aug 31 00:15:17 2024
| Host         : honer running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_logic_control_sets_placed.rpt
| Design       : system_logic
| Device       : xc7a75t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              83 |           29 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             128 |           36 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              87 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------------+--------------------------------+------------------+----------------+--------------+
|            Clock Signal            |         Enable Signal        |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+------------------------------+--------------------------------+------------------+----------------+--------------+
|  u_ERZP1/admin_temp                |                              |                                |                1 |              1 |         1.00 |
| ~u_ERZP/load_button                |                              |                                |                1 |              2 |         2.00 |
| ~u_ERZP2/ok_signal                 |                              |                                |                1 |              3 |         3.00 |
| ~clk_IBUF_BUFG                     |                              |                                |                1 |              4 |         4.00 |
|  pswd_reg/new_pswd_reg[7]_i_1_n_0  |                              |                                |                1 |              4 |         4.00 |
|  pswd_reg/new_pswd_reg[3]_i_1_n_0  |                              |                                |                1 |              4 |         4.00 |
|  pswd_reg/new_pswd_reg[11]_i_1_n_0 |                              |                                |                1 |              4 |         4.00 |
|  pswd_reg/new_pswd_reg[15]_i_1_n_0 |                              |                                |                2 |              4 |         2.00 |
|  pswd_reg/q_reg[15]_i_1_n_0        |                              |                                |                1 |              4 |         4.00 |
|  pswd_reg/q_reg[3]_i_1_n_0         |                              |                                |                1 |              4 |         4.00 |
|  pswd_reg/q_reg[11]_i_1_n_0        |                              |                                |                1 |              4 |         4.00 |
|  pswd_reg/q_reg[7]_i_1_n_0         |                              |                                |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                     | pswd_reg/tubesreg[6]_i_2_n_0 | pswd_reg/tubesreg[6]_i_1_n_0   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                     |                              | ok_button_IBUF                 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                     |                              | key_button_IBUF                |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                     |                              | load_IBUF                      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                     |                              | admin_button_IBUF              |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                     |                              | u_ERZP/clear                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                     |                              | u_ERZP1/KH[7]_i_1__1_n_0       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                     |                              | u_ERZP2/KH[7]_i_1__2_n_0       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                     |                              | u_ERZP3/next_state3            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                     | pswd_reg/sel                 | u_ERZP/KOUT_reg_0[0]           |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                     |                              | pswd_reg/sel                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                     |                              | u_timer/cnt[31]_i_1_n_0        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                     | u_timer/cnt_1ms[31]_i_2_n_0  | u_timer/cnt_1ms[31]_i_1__0_n_0 |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                     | u_timer/cnt_1s               | u_timer/cnt_1s[0]_i_1_n_0      |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                     |                              |                                |               15 |             41 |         2.73 |
+------------------------------------+------------------------------+--------------------------------+------------------+----------------+--------------+


