$comment
	File created using the following command:
		vcd file EightBitComparator.msim.vcd -direction
$end
$date
	Tue Oct 11 09:19:59 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module EightBitComparator_vlg_vec_tst $end
$var reg 8 ! A [0:7] $end
$var reg 8 " B [0:7] $end
$var wire 1 # AGEB $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * AGEB~output_o $end
$var wire 1 + A[3]~input_o $end
$var wire 1 , B[3]~input_o $end
$var wire 1 - A[1]~input_o $end
$var wire 1 . B[1]~input_o $end
$var wire 1 / A[2]~input_o $end
$var wire 1 0 B[2]~input_o $end
$var wire 1 1 A[0]~input_o $end
$var wire 1 2 B[0]~input_o $end
$var wire 1 3 inst|inst8~combout $end
$var wire 1 4 A[4]~input_o $end
$var wire 1 5 B[4]~input_o $end
$var wire 1 6 A[7]~input_o $end
$var wire 1 7 B[7]~input_o $end
$var wire 1 8 A[5]~input_o $end
$var wire 1 9 B[5]~input_o $end
$var wire 1 : A[6]~input_o $end
$var wire 1 ; B[6]~input_o $end
$var wire 1 < inst1|inst8~combout $end
$var wire 1 = inst1|inst11~0_combout $end
$var wire 1 > inst1|inst11~1_combout $end
$var wire 1 ? inst6~0_combout $end
$var wire 1 @ inst4~0_combout $end
$var wire 1 A inst4~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11000000 !
b0 "
1#
0$
1%
x&
1'
1(
1)
1*
0+
0,
1-
0.
0/
00
11
02
03
04
05
06
07
08
09
0:
0;
1<
0=
1>
1?
1@
1A
$end
#150000
b10000000 !
b0 !
0-
01
0@
13
#500000
b10000 "
b110000 "
b1110000 "
b11110000 "
1,
10
1.
12
03
0A
0*
0#
#970000
b11100000 "
b11000000 "
b10000000 "
b0 "
0,
00
0.
02
13
1A
1*
1#
#1000000
