INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Personal Files/Codes/Vivado/Experiment1/Experiment1.srcs/sources_1/new/CLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Personal Files/Codes/Vivado/Experiment1/Experiment1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
