

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Fri Aug  7 11:25:46 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.806|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  1261|  12613|  1261|  12613|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+-------+------------+-----------+-----------+--------+----------+
        |                 |    Latency   |  Iteration |  Initiation Interval  |  Trip  |          |
        |    Loop Name    |  min |  max  |   Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------+------+-------+------------+-----------+-----------+--------+----------+
        |- Loop 1         |  1260|  12612| 105 ~ 1051 |          -|          -|      12|    no    |
        | + Loop 1.1      |     6|     72|           6|          -|          -| 1 ~ 12 |    no    |
        | + Loop 1.2      |    96|    976|  12 ~ 122  |          -|          -|       8|    no    |
        |  ++ Loop 1.2.1  |    10|    120|          10|          -|          -| 1 ~ 12 |    no    |
        +-----------------+------+-------+------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    256|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     12|     700|    236|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    178|    -|
|Register         |        -|      -|     484|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     12|    1184|    670|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      5|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+-------+-----+----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +------------------------------+---------------------------+---------+-------+-----+----+-----+
    |kernel_control_s_axi_U        |kernel_control_s_axi       |        0|      0|   36|  40|    0|
    |kernel_mul_32s_32s_32_3_1_U1  |kernel_mul_32s_32s_32_3_1  |        0|      3|  166|  49|    0|
    |kernel_mul_32s_32s_32_3_1_U2  |kernel_mul_32s_32s_32_3_1  |        0|      3|  166|  49|    0|
    |kernel_mul_32s_32s_32_3_1_U3  |kernel_mul_32s_32s_32_3_1  |        0|      3|  166|  49|    0|
    |kernel_mul_32s_32s_32_3_1_U4  |kernel_mul_32s_32s_32_3_1  |        0|      3|  166|  49|    0|
    +------------------------------+---------------------------+---------+-------+-----+----+-----+
    |Total                         |                           |        0|     12|  700| 236|    0|
    +------------------------------+---------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_336_p2   |     +    |      0|  0|  13|           4|           1|
    |add_ln18_fu_294_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln209_fu_407_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln215_fu_325_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln31_fu_358_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln33_fu_380_p2   |     +    |      0|  0|  15|           8|           8|
    |i_fu_230_p2          |     +    |      0|  0|  13|           4|           1|
    |j2_V_fu_348_p2       |     +    |      0|  0|  13|           4|           1|
    |j_V_fu_284_p2        |     +    |      0|  0|  13|           4|           1|
    |k_fu_315_p2          |     +    |      0|  0|  13|           4|           1|
    |tmp_fu_399_p2        |     +    |      0|  0|  39|          32|          32|
    |sub_ln18_fu_260_p2   |     -    |      0|  0|  15|           9|           9|
    |icmp_ln11_fu_224_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln15_fu_278_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln24_fu_309_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln28_fu_342_p2  |   icmp   |      0|  0|   9|           4|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 256|         143|         129|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |C_V_address0         |  21|          4|    8|         32|
    |C_V_d0               |  15|          3|   32|         96|
    |ap_NS_fsm            |  97|         20|    1|         20|
    |indvars_iv1_reg_164  |   9|          2|    4|          8|
    |k_0_reg_198          |   9|          2|    4|          8|
    |op2_assign_reg_176   |   9|          2|    4|          8|
    |p_0218_0_reg_187     |   9|          2|    4|          8|
    |p_0222_0_reg_209     |   9|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 178|         37|   61|        188|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |A_V_addr_reg_478      |   7|   0|    7|          0|
    |A_V_load_reg_531      |  32|   0|   32|          0|
    |A_j2_k_V_reg_521      |  32|   0|   32|          0|
    |B_V_addr_reg_483      |   7|   0|    7|          0|
    |B_V_load_reg_526      |  32|   0|   32|          0|
    |B_i_k_V_reg_516       |  32|   0|   32|          0|
    |C_V_addr_1_reg_501    |   8|   0|    8|          0|
    |C_V_addr_reg_450      |   8|   0|    8|          0|
    |alpha_V_load_reg_546  |  32|   0|   32|          0|
    |ap_CS_fsm             |  19|   0|   19|          0|
    |beta_V_load_reg_455   |  32|   0|   32|          0|
    |i_reg_426             |   4|   0|    4|          0|
    |indvars_iv1_reg_164   |   4|   0|    4|          0|
    |j2_V_reg_496          |   4|   0|    4|          0|
    |j_V_reg_445           |   4|   0|    4|          0|
    |k_0_reg_198           |   4|   0|    4|          0|
    |k_reg_468             |   4|   0|    4|          0|
    |mul_ln209_1_reg_536   |  32|   0|   32|          0|
    |mul_ln209_2_reg_541   |  32|   0|   32|          0|
    |mul_ln209_reg_460     |  32|   0|   32|          0|
    |op2_assign_reg_176    |   4|   0|    4|          0|
    |p_0218_0_reg_187      |   4|   0|    4|          0|
    |p_0222_0_reg_209      |   4|   0|    4|          0|
    |reg_220               |  32|   0|   32|          0|
    |sub_ln18_reg_431      |   7|   0|    9|          2|
    |tmp457_reg_556        |  32|   0|   32|          0|
    |tmp_reg_551           |  32|   0|   32|          0|
    |zext_ln15_reg_437     |   4|   0|    8|          4|
    |zext_ln215_reg_473    |   4|   0|    8|          4|
    +----------------------+----+----+-----+-----------+
    |Total                 | 484|   0|  494|         10|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|alpha_V_address0       | out |    1|  ap_memory |    alpha_V   |     array    |
|alpha_V_ce0            | out |    1|  ap_memory |    alpha_V   |     array    |
|alpha_V_q0             |  in |   32|  ap_memory |    alpha_V   |     array    |
|beta_V_address0        | out |    1|  ap_memory |    beta_V    |     array    |
|beta_V_ce0             | out |    1|  ap_memory |    beta_V    |     array    |
|beta_V_q0              |  in |   32|  ap_memory |    beta_V    |     array    |
|C_V_address0           | out |    8|  ap_memory |      C_V     |     array    |
|C_V_ce0                | out |    1|  ap_memory |      C_V     |     array    |
|C_V_we0                | out |    1|  ap_memory |      C_V     |     array    |
|C_V_d0                 | out |   32|  ap_memory |      C_V     |     array    |
|C_V_q0                 |  in |   32|  ap_memory |      C_V     |     array    |
|A_V_address0           | out |    7|  ap_memory |      A_V     |     array    |
|A_V_ce0                | out |    1|  ap_memory |      A_V     |     array    |
|A_V_q0                 |  in |   32|  ap_memory |      A_V     |     array    |
|A_V_address1           | out |    7|  ap_memory |      A_V     |     array    |
|A_V_ce1                | out |    1|  ap_memory |      A_V     |     array    |
|A_V_q1                 |  in |   32|  ap_memory |      A_V     |     array    |
|B_V_address0           | out |    7|  ap_memory |      B_V     |     array    |
|B_V_ce0                | out |    1|  ap_memory |      B_V     |     array    |
|B_V_q0                 |  in |   32|  ap_memory |      B_V     |     array    |
|B_V_address1           | out |    7|  ap_memory |      B_V     |     array    |
|B_V_ce1                | out |    1|  ap_memory |      B_V     |     array    |
|B_V_q1                 |  in |   32|  ap_memory |      B_V     |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

