ckid0_0:@|S:DDR_MEM_1_inst.lscc_ddr_mem_inst.PLL_ENA\.u_pll.gen_no_refclk_mon\.u_PLL.CLKOS@|E:DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.flag[1]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0
ckid0_1:@|S:DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.DIVOUT@|E:DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[1]@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1
