ARM GAS  /var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccES93Rw.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SystemClock_Config,"ax",%progbits
  18              		.align	1
  19              		.global	SystemClock_Config
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	SystemClock_Config:
  27              	.LFB124:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "usart.h"
  23:Core/Src/main.c **** #include "gpio.h"
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccES93Rw.s 			page 2


  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE END PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  57:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END 0 */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /**
  62:Core/Src/main.c ****   * @brief  The application entry point.
  63:Core/Src/main.c ****   * @retval int
  64:Core/Src/main.c ****   */
  65:Core/Src/main.c **** int main(void)
  66:Core/Src/main.c **** {
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* USER CODE END 1 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  74:Core/Src/main.c ****   HAL_Init();
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE END Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* Configure the system clock */
  81:Core/Src/main.c ****   SystemClock_Config();
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE END SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Initialize all configured peripherals */
ARM GAS  /var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccES93Rw.s 			page 3


  88:Core/Src/main.c ****   MX_GPIO_Init();
  89:Core/Src/main.c ****   MX_USART2_UART_Init();
  90:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END 2 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Infinite loop */
  95:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  96:Core/Src/main.c ****   while (1)
  97:Core/Src/main.c ****   {
  98:Core/Src/main.c ****     /* USER CODE END WHILE */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 101:Core/Src/main.c ****   }
 102:Core/Src/main.c ****   /* USER CODE END 3 */
 103:Core/Src/main.c **** }
 104:Core/Src/main.c **** 
 105:Core/Src/main.c **** /**
 106:Core/Src/main.c ****   * @brief System Clock Configuration
 107:Core/Src/main.c ****   * @retval None
 108:Core/Src/main.c ****   */
 109:Core/Src/main.c **** void SystemClock_Config(void)
 110:Core/Src/main.c **** {
  29              		.loc 1 110 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 64
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 30B5     		push	{r4, r5, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 12
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 5, -8
  38              		.cfi_offset 14, -4
  39 0002 91B0     		sub	sp, sp, #68
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 80
 111:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  42              		.loc 1 111 3 view .LVU1
  43              		.loc 1 111 22 is_stmt 0 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0794     		str	r4, [sp, #28]
  46 0008 0894     		str	r4, [sp, #32]
  47 000a 0994     		str	r4, [sp, #36]
  48 000c 0C94     		str	r4, [sp, #48]
 112:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  49              		.loc 1 112 3 is_stmt 1 view .LVU3
  50              		.loc 1 112 22 is_stmt 0 view .LVU4
  51 000e 0194     		str	r4, [sp, #4]
  52 0010 0294     		str	r4, [sp, #8]
  53 0012 0394     		str	r4, [sp, #12]
  54 0014 0494     		str	r4, [sp, #16]
  55 0016 0594     		str	r4, [sp, #20]
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 115:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 116:Core/Src/main.c ****   */
 117:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
ARM GAS  /var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccES93Rw.s 			page 4


  56              		.loc 1 117 3 is_stmt 1 view .LVU5
  57              		.loc 1 117 36 is_stmt 0 view .LVU6
  58 0018 0225     		movs	r5, #2
  59 001a 0695     		str	r5, [sp, #24]
 118:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  60              		.loc 1 118 3 is_stmt 1 view .LVU7
  61              		.loc 1 118 30 is_stmt 0 view .LVU8
  62 001c 0123     		movs	r3, #1
  63 001e 0A93     		str	r3, [sp, #40]
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  64              		.loc 1 119 3 is_stmt 1 view .LVU9
  65              		.loc 1 119 41 is_stmt 0 view .LVU10
  66 0020 1023     		movs	r3, #16
  67 0022 0B93     		str	r3, [sp, #44]
 120:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  68              		.loc 1 120 3 is_stmt 1 view .LVU11
  69              		.loc 1 120 34 is_stmt 0 view .LVU12
  70 0024 0D95     		str	r5, [sp, #52]
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  71              		.loc 1 121 3 is_stmt 1 view .LVU13
  72              		.loc 1 121 35 is_stmt 0 view .LVU14
  73 0026 0E94     		str	r4, [sp, #56]
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
  74              		.loc 1 122 3 is_stmt 1 view .LVU15
  75              		.loc 1 122 32 is_stmt 0 view .LVU16
  76 0028 4FF46013 		mov	r3, #3670016
  77 002c 0F93     		str	r3, [sp, #60]
 123:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  78              		.loc 1 123 3 is_stmt 1 view .LVU17
  79              		.loc 1 123 7 is_stmt 0 view .LVU18
  80 002e 06A8     		add	r0, sp, #24
  81 0030 FFF7FEFF 		bl	HAL_RCC_OscConfig
  82              	.LVL0:
 124:Core/Src/main.c ****   {
 125:Core/Src/main.c ****     Error_Handler();
 126:Core/Src/main.c ****   }
 127:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 128:Core/Src/main.c ****   */
 129:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  83              		.loc 1 129 3 is_stmt 1 view .LVU19
  84              		.loc 1 129 31 is_stmt 0 view .LVU20
  85 0034 0F23     		movs	r3, #15
  86 0036 0193     		str	r3, [sp, #4]
 130:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 131:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  87              		.loc 1 131 3 is_stmt 1 view .LVU21
  88              		.loc 1 131 34 is_stmt 0 view .LVU22
  89 0038 0295     		str	r5, [sp, #8]
 132:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  90              		.loc 1 132 3 is_stmt 1 view .LVU23
  91              		.loc 1 132 35 is_stmt 0 view .LVU24
  92 003a 0394     		str	r4, [sp, #12]
 133:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  93              		.loc 1 133 3 is_stmt 1 view .LVU25
  94              		.loc 1 133 36 is_stmt 0 view .LVU26
  95 003c 4FF48063 		mov	r3, #1024
  96 0040 0493     		str	r3, [sp, #16]
ARM GAS  /var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccES93Rw.s 			page 5


 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  97              		.loc 1 134 3 is_stmt 1 view .LVU27
  98              		.loc 1 134 36 is_stmt 0 view .LVU28
  99 0042 0594     		str	r4, [sp, #20]
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 100              		.loc 1 136 3 is_stmt 1 view .LVU29
 101              		.loc 1 136 7 is_stmt 0 view .LVU30
 102 0044 2946     		mov	r1, r5
 103 0046 01A8     		add	r0, sp, #4
 104 0048 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 105              	.LVL1:
 137:Core/Src/main.c ****   {
 138:Core/Src/main.c ****     Error_Handler();
 139:Core/Src/main.c ****   }
 140:Core/Src/main.c **** }
 106              		.loc 1 140 1 view .LVU31
 107 004c 11B0     		add	sp, sp, #68
 108              	.LCFI2:
 109              		.cfi_def_cfa_offset 12
 110              		@ sp needed
 111 004e 30BD     		pop	{r4, r5, pc}
 112              		.cfi_endproc
 113              	.LFE124:
 115              		.section	.text.main,"ax",%progbits
 116              		.align	1
 117              		.global	main
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 121              		.fpu fpv4-sp-d16
 123              	main:
 124              	.LFB123:
  66:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 125              		.loc 1 66 1 is_stmt 1 view -0
 126              		.cfi_startproc
 127              		@ Volatile: function does not return.
 128              		@ args = 0, pretend = 0, frame = 0
 129              		@ frame_needed = 0, uses_anonymous_args = 0
 130 0000 08B5     		push	{r3, lr}
 131              	.LCFI3:
 132              		.cfi_def_cfa_offset 8
 133              		.cfi_offset 3, -8
 134              		.cfi_offset 14, -4
  74:Core/Src/main.c **** 
 135              		.loc 1 74 3 view .LVU33
 136 0002 FFF7FEFF 		bl	HAL_Init
 137              	.LVL2:
  81:Core/Src/main.c **** 
 138              		.loc 1 81 3 view .LVU34
 139 0006 FFF7FEFF 		bl	SystemClock_Config
 140              	.LVL3:
  88:Core/Src/main.c ****   MX_USART2_UART_Init();
 141              		.loc 1 88 3 view .LVU35
 142 000a FFF7FEFF 		bl	MX_GPIO_Init
 143              	.LVL4:
  89:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
ARM GAS  /var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccES93Rw.s 			page 6


 144              		.loc 1 89 3 view .LVU36
 145 000e FFF7FEFF 		bl	MX_USART2_UART_Init
 146              	.LVL5:
 147              	.L4:
  96:Core/Src/main.c ****   {
 148              		.loc 1 96 3 discriminator 1 view .LVU37
 101:Core/Src/main.c ****   /* USER CODE END 3 */
 149              		.loc 1 101 3 discriminator 1 view .LVU38
  96:Core/Src/main.c ****   {
 150              		.loc 1 96 9 discriminator 1 view .LVU39
 151 0012 FEE7     		b	.L4
 152              		.cfi_endproc
 153              	.LFE123:
 155              		.section	.text.Error_Handler,"ax",%progbits
 156              		.align	1
 157              		.global	Error_Handler
 158              		.syntax unified
 159              		.thumb
 160              		.thumb_func
 161              		.fpu fpv4-sp-d16
 163              	Error_Handler:
 164              	.LFB125:
 141:Core/Src/main.c **** 
 142:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 143:Core/Src/main.c **** 
 144:Core/Src/main.c **** /* USER CODE END 4 */
 145:Core/Src/main.c **** 
 146:Core/Src/main.c **** /**
 147:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 148:Core/Src/main.c ****   * @retval None
 149:Core/Src/main.c ****   */
 150:Core/Src/main.c **** void Error_Handler(void)
 151:Core/Src/main.c **** {
 165              		.loc 1 151 1 view -0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 0
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169              		@ link register save eliminated.
 152:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 153:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /* USER CODE END Error_Handler_Debug */
 156:Core/Src/main.c **** }
 170              		.loc 1 156 1 view .LVU41
 171 0000 7047     		bx	lr
 172              		.cfi_endproc
 173              	.LFE125:
 175              		.text
 176              	.Letext0:
 177              		.file 2 "/usr/local/Cellar/arm-gcc-bin/9-2020-q2-update/arm-none-eabi/include/machine/_default_typ
 178              		.file 3 "/usr/local/Cellar/arm-gcc-bin/9-2020-q2-update/arm-none-eabi/include/sys/_stdint.h"
 179              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 180              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 181              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f302x8.h"
 182              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 183              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 184              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
ARM GAS  /var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccES93Rw.s 			page 7


 185              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 186              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 187              		.file 12 "Core/Inc/usart.h"
 188              		.file 13 "Core/Inc/gpio.h"
ARM GAS  /var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccES93Rw.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccES93Rw.s:18     .text.SystemClock_Config:0000000000000000 $t
/var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccES93Rw.s:26     .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccES93Rw.s:116    .text.main:0000000000000000 $t
/var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccES93Rw.s:123    .text.main:0000000000000000 main
/var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccES93Rw.s:156    .text.Error_Handler:0000000000000000 $t
/var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccES93Rw.s:163    .text.Error_Handler:0000000000000000 Error_Handler

UNDEFINED SYMBOLS
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_USART2_UART_Init
