{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490478081349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490478081355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 25 14:41:21 2017 " "Processing started: Sat Mar 25 14:41:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490478081355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490478081355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nessoc -c nesTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off nessoc -c nesTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490478081366 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1490478082751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1490478082751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/vga_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog/vga_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_out " "Found entity 1: vga_out" {  } { { "verilog/vga_out.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/vga_out.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490478093855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490478093855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/vga_fb.sv 2 2 " "Found 2 design units, including 2 entities, in source file verilog/vga_fb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_fb " "Found entity 1: vga_fb" {  } { { "verilog/vga_fb.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/vga_fb.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490478093877 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_channels " "Found entity 2: decode_channels" {  } { { "verilog/vga_fb.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/vga_fb.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490478093877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490478093877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/roms.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog/roms.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prg_rom " "Found entity 1: prg_rom" {  } { { "verilog/roms.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/roms.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490478093883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490478093883 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "nessoc.svh ppu.sv(7) " "Verilog HDL File I/O error at ppu.sv(7): can't open Verilog Design File \"nessoc.svh\"" {  } { { "verilog/ppu.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/ppu.sv" 7 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490478093930 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ppu_top ppu.sv(11) " "Ignored design unit \"ppu_top\" at ppu.sv(11) due to previous errors" {  } { { "verilog/ppu.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/ppu.sv" 11 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1490478093931 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "ppu.sv(65) " "Verilog HDL Compiler Directive error at ppu.sv(65): missing Compiler Directive" {  } { { "verilog/ppu.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/ppu.sv" 65 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Analysis & Synthesis" 0 -1 1490478093931 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"integer\";  expecting an identifier (\"integer\" is a reserved keyword ) ppu.sv(65) " "Verilog HDL syntax error at ppu.sv(65) near text: \"integer\";  expecting an identifier (\"integer\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "verilog/ppu.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/ppu.sv" 65 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1490478093931 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" ppu.sv(72) " "Verilog HDL syntax error at ppu.sv(72) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "verilog/ppu.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/ppu.sv" 72 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1490478093932 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand ppu.sv(75) " "Verilog HDL syntax error at ppu.sv(75) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "verilog/ppu.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/ppu.sv" 75 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1490478093932 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ppu_core ppu.sv(15) " "Ignored design unit \"ppu_core\" at ppu.sv(15) due to previous errors" {  } { { "verilog/ppu.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/ppu.sv" 15 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1490478093932 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ppu_name_tables ppu.sv(80) " "Ignored design unit \"ppu_name_tables\" at ppu.sv(80) due to previous errors" {  } { { "verilog/ppu.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/ppu.sv" 80 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1490478093933 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "pattern_tables ppu.sv(83) " "Ignored design unit \"pattern_tables\" at ppu.sv(83) due to previous errors" {  } { { "verilog/ppu.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/ppu.sv" 83 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1490478093933 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "palletes ppu.sv(86) " "Ignored design unit \"palletes\" at ppu.sv(86) due to previous errors" {  } { { "verilog/ppu.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/ppu.sv" 86 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1490478093933 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "spr_ram ppu.sv(107) " "Ignored design unit \"spr_ram\" at ppu.sv(107) due to previous errors" {  } { { "verilog/ppu.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/ppu.sv" 107 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1490478093933 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction ppu.sv(122) " "Verilog HDL syntax error at ppu.sv(122) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "verilog/ppu.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/ppu.sv" 122 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1490478093934 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ppa_dma ppu.sv(115) " "Ignored design unit \"ppa_dma\" at ppu.sv(115) due to previous errors" {  } { { "verilog/ppu.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/ppu.sv" 115 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1490478093934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/ppu.sv 0 0 " "Found 0 design units, including 0 entities, in source file verilog/ppu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490478093935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/nestop.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog/nestop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NESOC " "Found entity 1: NESOC" {  } { { "verilog/nesTop.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/nesTop.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490478093939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490478093939 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting an identifier joypad.sv(9) " "Verilog HDL syntax error at joypad.sv(9) near text: \"(\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "verilog/joypad.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/joypad.sv" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1490478093947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/joypad.sv 0 0 " "Found 0 design units, including 0 entities, in source file verilog/joypad.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490478093948 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"endmodule\" CPUMMC.sv(45) " "Verilog HDL syntax error at CPUMMC.sv(45) near text: \")\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "verilog/CPUMMC.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/CPUMMC.sv" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1490478093973 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_ppu_dma_mmc CPUMMC.sv(41) " "Ignored design unit \"cpu_ppu_dma_mmc\" at CPUMMC.sv(41) due to previous errors" {  } { { "verilog/CPUMMC.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/CPUMMC.sv" 41 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1490478093974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/cpummc.sv 0 0 " "Found 0 design units, including 0 entities, in source file verilog/cpummc.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490478093974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "verilog/cpu.v" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490478094003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490478094003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/clocks.sv 0 0 " "Found 0 design units, including 0 entities, in source file verilog/clocks.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490478094010 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "P2FT apu.sv(15) " "Verilog HDL Module Declaration error at apu.sv(15): port \"P2FT\" is declared more than once" {  } { { "verilog/apu.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/apu.sv" 15 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1490478094018 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction apu.sv(17) " "Verilog HDL syntax error at apu.sv(17) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "verilog/apu.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/apu.sv" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1490478094018 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "apu apu.sv(7) " "Ignored design unit \"apu\" at apu.sv(7) due to previous errors" {  } { { "verilog/apu.sv" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/apu.sv" 7 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1490478094019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/apu.sv 0 0 " "Found 0 design units, including 0 entities, in source file verilog/apu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490478094019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "verilog/ALU.v" "" { Text "C:/Users/Cameron/Downloads/_ELEX7660/pjgit/NESSOC/verilog/ALU.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490478094021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490478094021 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "594 " "Peak virtual memory: 594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490478094354 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 25 14:41:34 2017 " "Processing ended: Sat Mar 25 14:41:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490478094354 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490478094354 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490478094354 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490478094354 ""}
