// Seed: 3600273366
module module_0 (
    input  wor  id_0,
    output tri  id_1,
    output tri  id_2,
    input  tri0 id_3,
    output tri  id_4
);
  wire id_6;
endmodule
module module_0 (
    output uwire id_0,
    output wand id_1,
    input wand id_2,
    input tri1 id_3,
    output tri id_4,
    output tri0 id_5,
    output tri1 id_6,
    input supply0 id_7,
    output wire id_8,
    output wand id_9,
    input tri0 id_10,
    output wand id_11,
    input tri1 id_12,
    input tri1 id_13,
    input tri0 id_14,
    output wand id_15,
    input uwire module_1,
    output supply1 id_17,
    input wand id_18,
    input wor id_19,
    output uwire id_20,
    input uwire id_21,
    input wire id_22,
    input uwire id_23,
    input supply1 id_24,
    input tri1 id_25,
    input supply1 id_26
);
  assign id_6 = id_13 * "" == 'b0;
  xnor (
      id_8,
      id_3,
      id_21,
      id_2,
      id_19,
      id_18,
      id_23,
      id_13,
      id_14,
      id_22,
      id_26,
      id_24,
      id_25,
      id_12,
      id_10,
      id_7
  );
  module_0(
      id_23, id_20, id_5, id_22, id_8
  );
endmodule
