{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743258727207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743258727207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 29 11:32:07 2025 " "Processing started: Sat Mar 29 11:32:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743258727207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258727207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testaudio_DE1SoC -c testaudio_DE1SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off testaudio_DE1SoC -c testaudio_DE1SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258727207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743258727453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743258727453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overdrive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file overdrive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 overdrive-a " "Found design unit 1: overdrive-a" {  } { { "overdrive.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/overdrive.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258733994 ""} { "Info" "ISGN_ENTITY_NAME" "1 overdrive " "Found entity 1: overdrive" {  } { { "overdrive.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/overdrive.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258733994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258733994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tremolo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tremolo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tremolo-a " "Found design unit 1: tremolo-a" {  } { { "tremolo.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/tremolo.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258733994 ""} { "Info" "ISGN_ENTITY_NAME" "1 tremolo " "Found entity 1: tremolo" {  } { { "tremolo.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/tremolo.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258733994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258733994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distortion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file distortion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 distortion-a " "Found design unit 1: distortion-a" {  } { { "distortion.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258733995 ""} { "Info" "ISGN_ENTITY_NAME" "1 distortion " "Found entity 1: distortion" {  } { { "distortion.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258733995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258733995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booster-a " "Found design unit 1: booster-a" {  } { { "booster.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/booster.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258733995 ""} { "Info" "ISGN_ENTITY_NAME" "1 booster " "Found entity 1: booster" {  } { { "booster.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/booster.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258733995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258733995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AD7928_cyclic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AD7928_cyclic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD7928_cyclic-a " "Found design unit 1: AD7928_cyclic-a" {  } { { "AD7928_cyclic.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/AD7928_cyclic.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258733996 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD7928_cyclic " "Found entity 1: AD7928_cyclic" {  } { { "AD7928_cyclic.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/AD7928_cyclic.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258733996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258733996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testaudio_DE1SoC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testaudio_DE1SoC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testaudio_DE1SoC-a " "Found design unit 1: testaudio_DE1SoC-a" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258733997 ""} { "Info" "ISGN_ENTITY_NAME" "1 testaudio_DE1SoC " "Found entity 1: testaudio_DE1SoC" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258733997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258733997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au_setup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file au_setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 au_setup-a " "Found design unit 1: au_setup-a" {  } { { "au_setup.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/au_setup.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258733997 ""} { "Info" "ISGN_ENTITY_NAME" "1 au_setup " "Found entity 1: au_setup" {  } { { "au_setup.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/au_setup.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258733997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258733997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file au_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 au_out-a " "Found design unit 1: au_out-a" {  } { { "au_out.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/au_out.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258733998 ""} { "Info" "ISGN_ENTITY_NAME" "1 au_out " "Found entity 1: au_out" {  } { { "au_out.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/au_out.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258733998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258733998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file au_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 au_in-a " "Found design unit 1: au_in-a" {  } { { "au_in.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/au_in.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258733998 ""} { "Info" "ISGN_ENTITY_NAME" "1 au_in " "Found entity 1: au_in" {  } { { "au_in.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/au_in.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258733998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258733998 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testaudio_DE1SoC " "Elaborating entity \"testaudio_DE1SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743258734038 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 testaudio_DE1SoC.vhd(26) " "VHDL Signal Declaration warning at testaudio_DE1SoC.vhd(26): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743258734039 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 testaudio_DE1SoC.vhd(27) " "VHDL Signal Declaration warning at testaudio_DE1SoC.vhd(27): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743258734039 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 testaudio_DE1SoC.vhd(28) " "VHDL Signal Declaration warning at testaudio_DE1SoC.vhd(28): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743258734039 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 testaudio_DE1SoC.vhd(29) " "VHDL Signal Declaration warning at testaudio_DE1SoC.vhd(29): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743258734039 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready testaudio_DE1SoC.vhd(137) " "Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(137): object \"in_ready\" assigned a value but never read" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743258734040 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_ready testaudio_DE1SoC.vhd(138) " "Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(138): object \"out_ready\" assigned a value but never read" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743258734040 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "multiplier testaudio_DE1SoC.vhd(145) " "VHDL Signal Declaration warning at testaudio_DE1SoC.vhd(145): used implicit default value for signal \"multiplier\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743258734040 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready testaudio_DE1SoC.vhd(148) " "Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(148): object \"ready\" assigned a value but never read" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743258734040 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch0 testaudio_DE1SoC.vhd(149) " "Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(149): object \"ch0\" assigned a value but never read" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743258734040 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch1 testaudio_DE1SoC.vhd(149) " "Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(149): object \"ch1\" assigned a value but never read" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743258734040 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch2 testaudio_DE1SoC.vhd(149) " "Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(149): object \"ch2\" assigned a value but never read" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743258734040 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch3 testaudio_DE1SoC.vhd(149) " "Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(149): object \"ch3\" assigned a value but never read" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743258734040 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "velocidad testaudio_DE1SoC.vhd(151) " "Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(151): object \"velocidad\" assigned a value but never read" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743258734040 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ataque testaudio_DE1SoC.vhd(151) " "Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(151): object \"ataque\" assigned a value but never read" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743258734040 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 testaudio_DE1SoC.vhd(239) " "VHDL Process Statement warning at testaudio_DE1SoC.vhd(239): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1743258734044 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 testaudio_DE1SoC.vhd(239) " "VHDL Process Statement warning at testaudio_DE1SoC.vhd(239): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1743258734044 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDR testaudio_DE1SoC.vhd(239) " "VHDL Process Statement warning at testaudio_DE1SoC.vhd(239): inferring latch(es) for signal or variable \"LEDR\", which holds its previous value in one or more paths through the process" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1743258734044 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8..0\] testaudio_DE1SoC.vhd(20) " "Using initial value X (don't care) for net \"LEDR\[8..0\]\" at testaudio_DE1SoC.vhd(20)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258734046 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"LEDR\[9\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258734047 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX5\[6\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258734047 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX5\[5\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258734047 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX5\[4\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258734048 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX5\[3\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258734048 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX5\[2\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258734048 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX5\[1\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258734048 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX5\[0\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258734049 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX4\[6\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258734050 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX4\[5\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258734050 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX4\[4\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258734050 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX4\[3\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258734051 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX4\[2\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258734051 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX4\[1\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258734051 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX4\[0\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258734052 "|testaudio_DE1SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "au_setup au_setup:inst1 " "Elaborating entity \"au_setup\" for hierarchy \"au_setup:inst1\"" {  } { { "testaudio_DE1SoC.vhd" "inst1" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743258734074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "au_in au_in:inst2 " "Elaborating entity \"au_in\" for hierarchy \"au_in:inst2\"" {  } { { "testaudio_DE1SoC.vhd" "inst2" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743258734075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "au_out au_out:inst3 " "Elaborating entity \"au_out\" for hierarchy \"au_out:inst3\"" {  } { { "testaudio_DE1SoC.vhd" "inst3" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743258734076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD7928_cyclic AD7928_cyclic:inst4 " "Elaborating entity \"AD7928_cyclic\" for hierarchy \"AD7928_cyclic:inst4\"" {  } { { "testaudio_DE1SoC.vhd" "inst4" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743258734077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "distortion distortion:inst5 " "Elaborating entity \"distortion\" for hierarchy \"distortion:inst5\"" {  } { { "testaudio_DE1SoC.vhd" "inst5" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743258734078 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sample_in distortion.vhd(44) " "VHDL Process Statement warning at distortion.vhd(44): signal \"sample_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "distortion.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743258734078 "|testaudio_DE1SoC|distortion:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sample_in distortion.vhd(45) " "VHDL Process Statement warning at distortion.vhd(45): signal \"sample_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "distortion.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743258734078 "|testaudio_DE1SoC|distortion:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sample_in distortion.vhd(48) " "VHDL Process Statement warning at distortion.vhd(48): signal \"sample_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "distortion.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743258734078 "|testaudio_DE1SoC|distortion:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sample_in distortion.vhd(51) " "VHDL Process Statement warning at distortion.vhd(51): signal \"sample_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "distortion.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743258734078 "|testaudio_DE1SoC|distortion:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sample_in distortion.vhd(54) " "VHDL Process Statement warning at distortion.vhd(54): signal \"sample_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "distortion.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743258734078 "|testaudio_DE1SoC|distortion:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booster distortion:inst5\|booster:s1 " "Elaborating entity \"booster\" for hierarchy \"distortion:inst5\|booster:s1\"" {  } { { "distortion.vhd" "s1" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743258734079 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX5\[0\]\$latch HEX5\[5\]\$latch " "Duplicate LATCH primitive \"HEX5\[0\]\$latch\" merged with LATCH primitive \"HEX5\[5\]\$latch\"" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1743258734814 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX5\[3\]\$latch HEX5\[5\]\$latch " "Duplicate LATCH primitive \"HEX5\[3\]\$latch\" merged with LATCH primitive \"HEX5\[5\]\$latch\"" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1743258734814 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX5\[4\]\$latch HEX5\[5\]\$latch " "Duplicate LATCH primitive \"HEX5\[4\]\$latch\" merged with LATCH primitive \"HEX5\[5\]\$latch\"" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1743258734814 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1743258734814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[6\]\$latch " "Latch HEX4\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA distortion_value\[3\] " "Ports D and ENA on the latch are fed by the same signal distortion_value\[3\]" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743258734814 ""}  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743258734814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[5\]\$latch " "Latch HEX4\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA distortion_value\[3\] " "Ports D and ENA on the latch are fed by the same signal distortion_value\[3\]" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743258734814 ""}  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743258734814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[4\]\$latch " "Latch HEX4\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA distortion_value\[3\] " "Ports D and ENA on the latch are fed by the same signal distortion_value\[3\]" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743258734814 ""}  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743258734814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[3\]\$latch " "Latch HEX4\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA distortion_value\[4\] " "Ports D and ENA on the latch are fed by the same signal distortion_value\[4\]" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743258734814 ""}  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743258734814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[2\]\$latch " "Latch HEX4\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA distortion_value\[3\] " "Ports D and ENA on the latch are fed by the same signal distortion_value\[3\]" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743258734814 ""}  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743258734814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[1\]\$latch " "Latch HEX4\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA distortion_value\[4\] " "Ports D and ENA on the latch are fed by the same signal distortion_value\[4\]" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743258734814 ""}  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743258734814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[0\]\$latch " "Latch HEX4\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA distortion_value\[1\] " "Ports D and ENA on the latch are fed by the same signal distortion_value\[1\]" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743258734815 ""}  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743258734815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX5\[6\]\$latch " "Latch HEX5\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA distortion_value\[2\] " "Ports D and ENA on the latch are fed by the same signal distortion_value\[2\]" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743258734815 ""}  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743258734815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX5\[5\]\$latch " "Latch HEX5\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA distortion_value\[3\] " "Ports D and ENA on the latch are fed by the same signal distortion_value\[3\]" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743258734815 ""}  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743258734815 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] VCC " "Pin \"LEDR\[9\]\" is stuck at VCC" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258734980 "|testaudio_DE1SoC|HEX5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743258734980 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743258735066 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743258735419 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743258735419 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743258735479 "|testaudio_DE1SoC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743258735479 "|testaudio_DE1SoC|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1743258735479 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "323 " "Implemented 323 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743258735480 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743258735480 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1743258735480 ""} { "Info" "ICUT_CUT_TM_LCELLS" "243 " "Implemented 243 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743258735480 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1743258735480 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743258735480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "504 " "Peak virtual memory: 504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743258735487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 29 11:32:15 2025 " "Processing ended: Sat Mar 29 11:32:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743258735487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743258735487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743258735487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258735487 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1743258736806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743258736806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 29 11:32:16 2025 " "Processing started: Sat Mar 29 11:32:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743258736806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1743258736806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off testaudio_DE1SoC -c testaudio_DE1SoC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off testaudio_DE1SoC -c testaudio_DE1SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1743258736806 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1743258736839 ""}
{ "Info" "0" "" "Project  = testaudio_DE1SoC" {  } {  } 0 0 "Project  = testaudio_DE1SoC" 0 0 "Fitter" 0 0 1743258736839 ""}
{ "Info" "0" "" "Revision = testaudio_DE1SoC" {  } {  } 0 0 "Revision = testaudio_DE1SoC" 0 0 "Fitter" 0 0 1743258736839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1743258736974 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1743258736974 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "testaudio_DE1SoC 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"testaudio_DE1SoC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1743258736979 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743258737036 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743258737036 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1743258737446 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1743258737464 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1743258737511 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1743258748456 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 93 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 93 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1743258748622 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 136 global CLKCTRL_G4 " "KEY\[0\]~inputCLKENA0 with 136 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1743258748622 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1743258748622 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[2\]~inputCLKENA0 9 global CLKCTRL_G7 " "KEY\[2\]~inputCLKENA0 with 9 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1743258748622 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1743258748622 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1743258748622 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[2\]~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[2\]~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[2\] PIN_AA14 " "Refclk input I/O pad KEY\[2\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1743258748622 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1743258748622 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AJ4 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1743258748622 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1743258748622 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1743258748622 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743258748623 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1743258748627 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743258748627 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743258748630 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1743258748632 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1743258748632 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1743258748632 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1743258749338 ""}
{ "Info" "ISTA_SDC_FOUND" "testaudio_DE1SoC.sdc " "Reading SDC File: 'testaudio_DE1SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1743258749339 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1743258749340 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register distortion_value\[4\] KEY\[2\] " "Register distortion_value\[4\] is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743258749341 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1743258749341 "|testaudio_DE1SoC|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7928_cyclic:inst4\|clkdiv\[11\] " "Node: AD7928_cyclic:inst4\|clkdiv\[11\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AD7928_cyclic:inst4\|sr_din\[13\] AD7928_cyclic:inst4\|clkdiv\[11\] " "Register AD7928_cyclic:inst4\|sr_din\[13\] is being clocked by AD7928_cyclic:inst4\|clkdiv\[11\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743258749341 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1743258749341 "|testaudio_DE1SoC|AD7928_cyclic:inst4|clkdiv[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "distortion_value\[0\] " "Node: distortion_value\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch HEX4\[5\]\$latch distortion_value\[0\] " "Latch HEX4\[5\]\$latch is being clocked by distortion_value\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743258749341 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1743258749341 "|testaudio_DE1SoC|distortion_value[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1743258749343 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1743258749344 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1743258749344 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1743258749344 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1743258749344 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1743258749344 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1743258749366 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1743258749367 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1743258749367 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743258749433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1743258754346 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1743258754624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743258755416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1743258756415 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1743258756888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743258756888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1743258757918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1743258761809 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1743258761809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1743258762179 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1743258762179 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1743258762179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743258762182 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1743258763592 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1743258763631 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1743258764052 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1743258764052 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1743258764465 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743258767267 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/output_files/testaudio_DE1SoC.fit.smsg " "Generated suppressed messages file /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/output_files/testaudio_DE1SoC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1743258767624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1963 " "Peak virtual memory: 1963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743258768030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 29 11:32:48 2025 " "Processing ended: Sat Mar 29 11:32:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743258768030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743258768030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743258768030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1743258768030 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1743258769331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743258769331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 29 11:32:49 2025 " "Processing started: Sat Mar 29 11:32:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743258769331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1743258769331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off testaudio_DE1SoC -c testaudio_DE1SoC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off testaudio_DE1SoC -c testaudio_DE1SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1743258769331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1743258769873 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1743258774358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "512 " "Peak virtual memory: 512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743258776196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 29 11:32:56 2025 " "Processing ended: Sat Mar 29 11:32:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743258776196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743258776196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743258776196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1743258776196 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1743258776950 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1743258777605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743258777605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 29 11:32:57 2025 " "Processing started: Sat Mar 29 11:32:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743258777605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1743258777605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta testaudio_DE1SoC -c testaudio_DE1SoC " "Command: quartus_sta testaudio_DE1SoC -c testaudio_DE1SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1743258777606 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1743258777647 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1743258778120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1743258778120 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743258778183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743258778183 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1743258778771 ""}
{ "Info" "ISTA_SDC_FOUND" "testaudio_DE1SoC.sdc " "Reading SDC File: 'testaudio_DE1SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1743258778794 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1743258778796 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register distortion_value\[4\] KEY\[2\] " "Register distortion_value\[4\] is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743258778797 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1743258778797 "|testaudio_DE1SoC|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7928_cyclic:inst4\|clkdiv\[11\] " "Node: AD7928_cyclic:inst4\|clkdiv\[11\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AD7928_cyclic:inst4\|sr_din\[13\] AD7928_cyclic:inst4\|clkdiv\[11\] " "Register AD7928_cyclic:inst4\|sr_din\[13\] is being clocked by AD7928_cyclic:inst4\|clkdiv\[11\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743258778797 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1743258778797 "|testaudio_DE1SoC|AD7928_cyclic:inst4|clkdiv[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "distortion_value\[0\] " "Node: distortion_value\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch HEX4\[5\]\$latch distortion_value\[0\] " "Latch HEX4\[5\]\$latch is being clocked by distortion_value\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743258778797 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1743258778797 "|testaudio_DE1SoC|distortion_value[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743258778799 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1743258778799 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1743258778804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.737 " "Worst-case setup slack is 10.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258778812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258778812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.737               0.000 CLOCK_50  " "   10.737               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258778812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743258778812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.375 " "Worst-case hold slack is 0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258778813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258778813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 CLOCK_50  " "    0.375               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258778813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743258778813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743258778813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743258778814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.076 " "Worst-case minimum pulse width slack is 9.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258778814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258778814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.076               0.000 CLOCK_50  " "    9.076               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258778814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743258778814 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258778829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258778829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258778829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258778829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 30.640 ns " "Worst Case Available Settling Time: 30.640 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258778829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258778829 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743258778829 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743258778833 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1743258778873 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1743258779911 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register distortion_value\[4\] KEY\[2\] " "Register distortion_value\[4\] is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743258779998 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1743258779998 "|testaudio_DE1SoC|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7928_cyclic:inst4\|clkdiv\[11\] " "Node: AD7928_cyclic:inst4\|clkdiv\[11\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AD7928_cyclic:inst4\|sr_din\[13\] AD7928_cyclic:inst4\|clkdiv\[11\] " "Register AD7928_cyclic:inst4\|sr_din\[13\] is being clocked by AD7928_cyclic:inst4\|clkdiv\[11\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743258779999 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1743258779999 "|testaudio_DE1SoC|AD7928_cyclic:inst4|clkdiv[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "distortion_value\[0\] " "Node: distortion_value\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch HEX4\[5\]\$latch distortion_value\[0\] " "Latch HEX4\[5\]\$latch is being clocked by distortion_value\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743258779999 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1743258779999 "|testaudio_DE1SoC|distortion_value[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743258779999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.646 " "Worst-case setup slack is 10.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258780002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258780002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.646               0.000 CLOCK_50  " "   10.646               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258780002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743258780002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.389 " "Worst-case hold slack is 0.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258780004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258780004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 CLOCK_50  " "    0.389               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258780004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743258780004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743258780004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743258780005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.037 " "Worst-case minimum pulse width slack is 9.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258780005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258780005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.037               0.000 CLOCK_50  " "    9.037               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258780005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743258780005 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258780017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258780017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258780017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258780017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 30.635 ns " "Worst Case Available Settling Time: 30.635 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258780017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258780017 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743258780017 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1743258780018 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1743258780170 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1743258781030 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register distortion_value\[4\] KEY\[2\] " "Register distortion_value\[4\] is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743258781101 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1743258781101 "|testaudio_DE1SoC|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7928_cyclic:inst4\|clkdiv\[11\] " "Node: AD7928_cyclic:inst4\|clkdiv\[11\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AD7928_cyclic:inst4\|sr_din\[13\] AD7928_cyclic:inst4\|clkdiv\[11\] " "Register AD7928_cyclic:inst4\|sr_din\[13\] is being clocked by AD7928_cyclic:inst4\|clkdiv\[11\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743258781101 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1743258781101 "|testaudio_DE1SoC|AD7928_cyclic:inst4|clkdiv[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "distortion_value\[0\] " "Node: distortion_value\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch HEX4\[5\]\$latch distortion_value\[0\] " "Latch HEX4\[5\]\$latch is being clocked by distortion_value\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743258781101 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1743258781101 "|testaudio_DE1SoC|distortion_value[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743258781102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.798 " "Worst-case setup slack is 14.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258781105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258781105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.798               0.000 CLOCK_50  " "   14.798               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258781105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743258781105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258781108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258781108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 CLOCK_50  " "    0.182               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258781108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743258781108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743258781110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743258781111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.003 " "Worst-case minimum pulse width slack is 9.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258781112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258781112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.003               0.000 CLOCK_50  " "    9.003               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258781112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743258781112 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258781125 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258781125 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258781125 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258781125 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.531 ns " "Worst Case Available Settling Time: 34.531 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258781125 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258781125 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743258781125 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743258781126 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register distortion_value\[4\] KEY\[2\] " "Register distortion_value\[4\] is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743258781287 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1743258781287 "|testaudio_DE1SoC|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7928_cyclic:inst4\|clkdiv\[11\] " "Node: AD7928_cyclic:inst4\|clkdiv\[11\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AD7928_cyclic:inst4\|sr_din\[13\] AD7928_cyclic:inst4\|clkdiv\[11\] " "Register AD7928_cyclic:inst4\|sr_din\[13\] is being clocked by AD7928_cyclic:inst4\|clkdiv\[11\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743258781287 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1743258781287 "|testaudio_DE1SoC|AD7928_cyclic:inst4|clkdiv[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "distortion_value\[0\] " "Node: distortion_value\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch HEX4\[5\]\$latch distortion_value\[0\] " "Latch HEX4\[5\]\$latch is being clocked by distortion_value\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1743258781287 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1743258781287 "|testaudio_DE1SoC|distortion_value[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743258781287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.127 " "Worst-case setup slack is 15.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258781289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258781289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.127               0.000 CLOCK_50  " "   15.127               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258781289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743258781289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258781291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258781291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 CLOCK_50  " "    0.171               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258781291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743258781291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743258781291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743258781292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.997 " "Worst-case minimum pulse width slack is 8.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258781292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258781292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.997               0.000 CLOCK_50  " "    8.997               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743258781292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743258781292 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258781306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258781306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258781306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258781306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.868 ns " "Worst Case Available Settling Time: 34.868 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258781306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743258781306 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743258781306 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743258782896 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743258782897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "881 " "Peak virtual memory: 881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743258782934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 29 11:33:02 2025 " "Processing ended: Sat Mar 29 11:33:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743258782934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743258782934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743258782934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1743258782934 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1743258784324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743258784324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 29 11:33:04 2025 " "Processing started: Sat Mar 29 11:33:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743258784324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1743258784324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off testaudio_DE1SoC -c testaudio_DE1SoC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off testaudio_DE1SoC -c testaudio_DE1SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1743258784324 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1743258785104 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1743258785147 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testaudio_DE1SoC.vho /home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/simulation/questa/ simulation " "Generated file testaudio_DE1SoC.vho in folder \"/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1743258785334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "689 " "Peak virtual memory: 689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743258785379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 29 11:33:05 2025 " "Processing ended: Sat Mar 29 11:33:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743258785379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743258785379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743258785379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1743258785379 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 113 s " "Quartus Prime Full Compilation was successful. 0 errors, 113 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1743258786024 ""}
