git clone --depth 1 --no-tags https://github.com/zhutmost/cnrv-chisel-competition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298474347
git clone --depth 1 --no-tags https://github.com/moundoye/Video_Processing_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302041083
git clone --depth 1 --no-tags https://github.com/saranyuc3/Trojan-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301594891
git clone --depth 1 --no-tags https://github.com/jontrossbach/hardware-designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300440598
git clone --depth 1 --no-tags https://github.com/zhang617-creat/zlh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293192996
git clone --depth 1 --no-tags https://github.com/lakshya0904/icarus_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292909954
git clone --depth 1 --no-tags https://github.com/jollyredflames/pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292967399
git clone --depth 1 --no-tags https://github.com/gbarman95/verilog_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292662908
git clone --depth 1 --no-tags https://github.com/salierif/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292497022
git clone --depth 1 --no-tags https://github.com/yf-lyu/FPGA_CODE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292440586
git clone --depth 1 --no-tags https://github.com/guanrenchen/1052-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293248762
git clone --depth 1 --no-tags https://github.com/if-nil/Mips32_CPU_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294743375
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/Four.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297195478
git clone --depth 1 --no-tags https://github.com/Pruthvish-E/booths-multiplier-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297765633
git clone --depth 1 --no-tags https://github.com/mrowqa/pul-assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294947307
git clone --depth 1 --no-tags https://github.com/RushBTaotao/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295903788
git clone --depth 1 --no-tags https://github.com/Fecer/Fever-s-Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295963191
git clone --depth 1 --no-tags https://github.com/Nagharjun17/Memory_Design_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297054007
git clone --depth 1 --no-tags https://github.com/kitkat4/cpu_no_tsukurikata.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296834386
git clone --depth 1 --no-tags https://github.com/JimmyZhang12/OutofOrderCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297537966
git clone --depth 1 --no-tags https://github.com/unal-edigital1/lab03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297980616
git clone --depth 1 --no-tags https://github.com/parwar97/Huffman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296453488
git clone --depth 1 --no-tags https://github.com/Akrylatt/ComputerArchitectureLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296310267
git clone --depth 1 --no-tags https://github.com/anotherAsad/Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299410797
git clone --depth 1 --no-tags https://github.com/LouieBHLu/VE370_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299036228
git clone --depth 1 --no-tags https://github.com/VenkataAaditya0123/Memory-Subsystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299954847
git clone --depth 1 --no-tags https://github.com/suvm1998/timing_details.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298932748
git clone --depth 1 --no-tags https://github.com/AlexPonamorev/RS-232-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300973223
git clone --depth 1 --no-tags https://github.com/aerus02/verilog_programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300502789
git clone --depth 1 --no-tags https://github.com/OlinCompArchFA20/Lab03_solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301051758
git clone --depth 1 --no-tags https://github.com/AhsishDas/booth_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293180265
git clone --depth 1 --no-tags https://github.com/HakaruN/PA_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293361531
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-JuanCamilo208.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294142797
git clone --depth 1 --no-tags https://github.com/ryan1tran/CS147.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299736189
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-dosoriof.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294166490
git clone --depth 1 --no-tags https://github.com/HaydenGoodfellow/ECE241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295599994
git clone --depth 1 --no-tags https://github.com/rksingh23/Round_robin_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294301119
git clone --depth 1 --no-tags https://github.com/joseg253/VGA-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298391879
git clone --depth 1 --no-tags https://github.com/25625/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298311800
git clone --depth 1 --no-tags https://github.com/nerm-osama/UART-Physical-layer-design-verifcation-env.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302185699
git clone --depth 1 --no-tags https://github.com/rubensseva/TDT4295-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301385808
git clone --depth 1 --no-tags https://github.com/IObundle/iob-dma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295459542
git clone --depth 1 --no-tags https://github.com/yuanfeng1987/Button_debounce.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292715800
git clone --depth 1 --no-tags https://github.com/nandaVT/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292892359
git clone --depth 1 --no-tags https://github.com/JulioAv/Lab-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293142162
git clone --depth 1 --no-tags https://github.com/Hxiaofei96/router_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292585510
git clone --depth 1 --no-tags https://github.com/reffum/DigSpartan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292855637
git clone --depth 1 --no-tags https://github.com/chaudharivaibhav12/BITS-Academics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293789831
git clone --depth 1 --no-tags https://github.com/AhsishDas/fifo-buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295175601
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-fzambranoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294149885
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-WilsonBulla.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294146556
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-Billack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294149120
git clone --depth 1 --no-tags https://github.com/Askelo-Bond/iceStick_nco.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294612813
git clone --depth 1 --no-tags https://github.com/qiaosiyi/as_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294101370
git clone --depth 1 --no-tags https://github.com/rksingh23/Parallel_In_Serial_Out_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294300436
git clone --depth 1 --no-tags https://github.com/ztyreg/verilog-breakout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295507580
git clone --depth 1 --no-tags https://github.com/Anh-tp-do/FibonacciCircuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295566479
git clone --depth 1 --no-tags https://github.com/AntonKudriavcev/DDSynthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294670179
git clone --depth 1 --no-tags https://github.com/OlinCompArchFA20/examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295213171
git clone --depth 1 --no-tags https://github.com/MohammadHashemi-ai/Golomb-Compressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295956174
git clone --depth 1 --no-tags https://github.com/zornfox/Snake_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295898493
git clone --depth 1 --no-tags https://github.com/ucb-cs250/config_team.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300142828
git clone --depth 1 --no-tags https://github.com/Get-My-Money/Ca-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300344125
git clone --depth 1 --no-tags https://github.com/hassank1187/TronLightBike.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301182356
git clone --depth 1 --no-tags https://github.com/ucb-cs250/mac_team.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300142970
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/SL2_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297282958
git clone --depth 1 --no-tags https://github.com/sjfreed21/FPGADesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292424200
git clone --depth 1 --no-tags https://github.com/Tseing/FPGA_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293980014
git clone --depth 1 --no-tags https://github.com/UssashArafat/COUNTING_SSD_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293881578
git clone --depth 1 --no-tags https://github.com/jonghansong/jh_repository.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294907418
git clone --depth 1 --no-tags https://github.com/leventerevesz/edk-labor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297340295
git clone --depth 1 --no-tags https://github.com/leonbeier/Core_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298043318
git clone --depth 1 --no-tags https://github.com/bovvlet/CA_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298232483
git clone --depth 1 --no-tags https://github.com/JF2100/Verilog-HDL-questions-and-solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296777767
git clone --depth 1 --no-tags https://github.com/Var-cpu/Comp_Arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296588533
git clone --depth 1 --no-tags https://github.com/ash-olakangal/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299087266
git clone --depth 1 --no-tags https://github.com/Grabulosaure/Genesis_MiSTer_latency.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298890571
git clone --depth 1 --no-tags https://github.com/Pratik-Sanghavi/Rudimentary-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293604482
git clone --depth 1 --no-tags https://github.com/ikle/test-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293854913
git clone --depth 1 --no-tags https://github.com/brocco72/MFMPC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293991064
git clone --depth 1 --no-tags https://github.com/jwrr/z80usb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292427084
git clone --depth 1 --no-tags https://github.com/gulsahylmz/microp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294098206
git clone --depth 1 --no-tags https://github.com/rksingh23/Ripple_Carry_Adder_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294300804
git clone --depth 1 --no-tags https://github.com/rksingh23/Dff_modules_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294299823
git clone --depth 1 --no-tags https://github.com/2313tiny/SR_LATCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292824085
git clone --depth 1 --no-tags https://github.com/utkarshknp/QRS-Peak-Detection-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293089003
git clone --depth 1 --no-tags https://github.com/braingram/icestick_laser_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293264961
git clone --depth 1 --no-tags https://github.com/DeftestPie/RISC-V-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299492143
git clone --depth 1 --no-tags https://github.com/ben-paulson/risc-v-otter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297833774
git clone --depth 1 --no-tags https://github.com/Caoshizhuo/reconfig_multi_topology_a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299977023
git clone --depth 1 --no-tags https://github.com/Ronnie-lhh/FPGA_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301900124
git clone --depth 1 --no-tags https://github.com/khdlee97/Verilog-Single-Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301884931
git clone --depth 1 --no-tags https://github.com/JoeyNelson1/verilog-assignment-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302006159
git clone --depth 1 --no-tags https://github.com/billylin14/Fly-the-Copter-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301033080
git clone --depth 1 --no-tags https://github.com/olesbober/verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298673509
