Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Sat Jun 26 15:51:47 2021
| Host         : LAPTOP-D823LPN1 running 64-bit major release  (build 9200)
| Command      : report_methodology -file S7_wrapper_methodology_drc_routed.rpt -pb S7_wrapper_methodology_drc_routed.pb -rpx S7_wrapper_methodology_drc_routed.rpx
| Design       : S7_wrapper
| Device       : xc7s100fgga676-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 143
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 7          |
| TIMING-9  | Warning  | Unknown CDC Logic             | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 135        |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) S7_i/axi_c2c_s/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_flop_reg[0]/PRE, S7_i/axi_c2c_s/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_flop_reg[1]/PRE, S7_i/axi_c2c_s/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_flop_reg[2]/PRE, S7_i/axi_c2c_s/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_flop_reg[3]/PRE, S7_i/axi_c2c_s/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_flop_reg[4]/PRE, S7_i/axi_c2c_s/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_flop_reg[5]/PRE, S7_i/axi_c2c_s/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_flop_reg[6]/PRE, S7_i/axi_c2c_s/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_flop_reg[7]/PRE, S7_i/axi_c2c_s/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/sync_reset_out_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[0]/PRE, S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[1]/PRE, S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[2]/PRE, S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[3]/PRE, S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[4]/PRE, S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[5]/PRE, S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[6]/PRE, S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[7]/PRE, S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell S7_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/mas_rst_cntrl_lnk_hndlr_dsbl.br_fifo_reset_reg/PRE, S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/sync_reset_flop_reg[0]/PRE, S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/sync_reset_flop_reg[1]/PRE, S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/sync_reset_flop_reg[2]/PRE, S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/sync_reset_flop_reg[3]/PRE, S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/sync_reset_flop_reg[4]/PRE, S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/sync_reset_flop_reg[5]/PRE, S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/sync_reset_flop_reg[6]/PRE, S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/sync_reset_flop_reg[7]/PRE, S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/sync_reset_out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR (the first 15 of 30 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ram_empty_fb_i_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR (the first 15 of 30 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/CLR, S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on DCM0_in1 relative to clock(s) clk_200
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on DCM0_in2 relative to clock(s) clk_200
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on DCM0_pwm relative to clock(s) clk_200
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on DCM1_in1 relative to clock(s) clk_200
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on DCM1_in2 relative to clock(s) clk_200
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on DCM1_pwm relative to clock(s) clk_200
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on DCM2_in1 relative to clock(s) clk_200
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on DCM2_in2 relative to clock(s) clk_200
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on DCM2_pwm relative to clock(s) clk_200
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on DCM3_in1 relative to clock(s) clk_200
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on DCM3_in2 relative to clock(s) clk_200
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on DCM3_pwm relative to clock(s) clk_200
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on DCM4_in1 relative to clock(s) clk_200
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on DCM4_in2 relative to clock(s) clk_200
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on DCM4_pwm relative to clock(s) clk_200
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on SM0_clk relative to clock(s) clk_200
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on SM0_dir relative to clock(s) clk_200
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on SM0_ena relative to clock(s) clk_200
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on SM0_m1p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on SM0_m2p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on SM0_ref relative to clock(s) clk_200
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on SM10_clk relative to clock(s) clk_200
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on SM10_dir relative to clock(s) clk_200
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on SM10_ena relative to clock(s) clk_200
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on SM10_m1p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on SM10_m2p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on SM10_ref relative to clock(s) clk_200
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on SM11_clk relative to clock(s) clk_200
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on SM11_dir relative to clock(s) clk_200
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on SM11_ena relative to clock(s) clk_200
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on SM11_m1p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on SM11_m2p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on SM11_ref relative to clock(s) clk_200
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on SM12_clk relative to clock(s) clk_200
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on SM12_dir relative to clock(s) clk_200
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on SM12_ena relative to clock(s) clk_200
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on SM12_m1p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on SM12_m2p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on SM12_ref relative to clock(s) clk_200
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on SM13_clk relative to clock(s) clk_200
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on SM13_dir relative to clock(s) clk_200
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on SM13_ena relative to clock(s) clk_200
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on SM13_m1p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on SM13_m2p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on SM13_ref relative to clock(s) clk_200
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on SM14_clk relative to clock(s) clk_200
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on SM14_dir relative to clock(s) clk_200
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on SM14_ena relative to clock(s) clk_200
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on SM14_m1p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on SM14_m2p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on SM14_ref relative to clock(s) clk_200
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on SM15_clk relative to clock(s) clk_200
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on SM15_dir relative to clock(s) clk_200
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on SM15_ena relative to clock(s) clk_200
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on SM15_m1p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on SM15_m2p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on SM15_ref relative to clock(s) clk_200
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on SM16_clk relative to clock(s) clk_200
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on SM16_dir relative to clock(s) clk_200
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on SM16_ena relative to clock(s) clk_200
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on SM16_m1p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on SM16_m2p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on SM16_ref relative to clock(s) clk_200
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on SM17_clk relative to clock(s) clk_200
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on SM17_dir relative to clock(s) clk_200
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on SM17_ena relative to clock(s) clk_200
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on SM17_m1p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on SM17_m2p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on SM17_ref relative to clock(s) clk_200
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on SM18_clk relative to clock(s) clk_200
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on SM18_dir relative to clock(s) clk_200
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on SM18_ena relative to clock(s) clk_200
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on SM18_m1p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on SM18_m2p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on SM18_ref relative to clock(s) clk_200
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on SM19_clk relative to clock(s) clk_200
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on SM19_dir relative to clock(s) clk_200
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on SM19_ena relative to clock(s) clk_200
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on SM19_m1p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on SM19_m2p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on SM19_ref relative to clock(s) clk_200
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on SM1_clk relative to clock(s) clk_200
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on SM1_dir relative to clock(s) clk_200
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on SM1_ena relative to clock(s) clk_200
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on SM1_m1p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on SM1_m2p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on SM1_ref relative to clock(s) clk_200
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on SM2_clk relative to clock(s) clk_200
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on SM2_dir relative to clock(s) clk_200
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on SM2_ena relative to clock(s) clk_200
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on SM2_m1p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on SM2_m2p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on SM2_ref relative to clock(s) clk_200
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on SM3_clk relative to clock(s) clk_200
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on SM3_dir relative to clock(s) clk_200
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on SM3_ena relative to clock(s) clk_200
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An output delay is missing on SM3_m1p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An output delay is missing on SM3_m2p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An output delay is missing on SM3_ref relative to clock(s) clk_200
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An output delay is missing on SM4_clk relative to clock(s) clk_200
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An output delay is missing on SM4_dir relative to clock(s) clk_200
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An output delay is missing on SM4_ena relative to clock(s) clk_200
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An output delay is missing on SM4_m1p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An output delay is missing on SM4_m2p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An output delay is missing on SM4_ref relative to clock(s) clk_200
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An output delay is missing on SM5_clk relative to clock(s) clk_200
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An output delay is missing on SM5_dir relative to clock(s) clk_200
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An output delay is missing on SM5_ena relative to clock(s) clk_200
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An output delay is missing on SM5_m1p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An output delay is missing on SM5_m2p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An output delay is missing on SM5_ref relative to clock(s) clk_200
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An output delay is missing on SM6_clk relative to clock(s) clk_200
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An output delay is missing on SM6_dir relative to clock(s) clk_200
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An output delay is missing on SM6_ena relative to clock(s) clk_200
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An output delay is missing on SM6_m1p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An output delay is missing on SM6_m2p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An output delay is missing on SM6_ref relative to clock(s) clk_200
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An output delay is missing on SM7_clk relative to clock(s) clk_200
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An output delay is missing on SM7_dir relative to clock(s) clk_200
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An output delay is missing on SM7_ena relative to clock(s) clk_200
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An output delay is missing on SM7_m1p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#122 Warning
Missing input or output delay  
An output delay is missing on SM7_m2p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#123 Warning
Missing input or output delay  
An output delay is missing on SM7_ref relative to clock(s) clk_200
Related violations: <none>

TIMING-18#124 Warning
Missing input or output delay  
An output delay is missing on SM8_clk relative to clock(s) clk_200
Related violations: <none>

TIMING-18#125 Warning
Missing input or output delay  
An output delay is missing on SM8_dir relative to clock(s) clk_200
Related violations: <none>

TIMING-18#126 Warning
Missing input or output delay  
An output delay is missing on SM8_ena relative to clock(s) clk_200
Related violations: <none>

TIMING-18#127 Warning
Missing input or output delay  
An output delay is missing on SM8_m1p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#128 Warning
Missing input or output delay  
An output delay is missing on SM8_m2p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#129 Warning
Missing input or output delay  
An output delay is missing on SM8_ref relative to clock(s) clk_200
Related violations: <none>

TIMING-18#130 Warning
Missing input or output delay  
An output delay is missing on SM9_clk relative to clock(s) clk_200
Related violations: <none>

TIMING-18#131 Warning
Missing input or output delay  
An output delay is missing on SM9_dir relative to clock(s) clk_200
Related violations: <none>

TIMING-18#132 Warning
Missing input or output delay  
An output delay is missing on SM9_ena relative to clock(s) clk_200
Related violations: <none>

TIMING-18#133 Warning
Missing input or output delay  
An output delay is missing on SM9_m1p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#134 Warning
Missing input or output delay  
An output delay is missing on SM9_m2p relative to clock(s) clk_200
Related violations: <none>

TIMING-18#135 Warning
Missing input or output delay  
An output delay is missing on SM9_ref relative to clock(s) clk_200
Related violations: <none>


