
*** Running vivado
    with args -log title1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source title1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source title1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 294.582 ; gain = 82.742
INFO: [Synth 8-638] synthesizing module 'title1' [d:/Document/Verilog/VGA/VGA.srcs/sources_1/ip/title1_1/synth/title1.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'title1' (11#1) [d:/Document/Verilog/VGA/VGA.srcs/sources_1/ip/title1_1/synth/title1.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:01:35 ; elapsed = 00:01:54 . Memory (MB): peak = 493.770 ; gain = 281.930
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:35 ; elapsed = 00:01:55 . Memory (MB): peak = 493.770 ; gain = 281.930
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 572.293 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:49 ; elapsed = 00:02:10 . Memory (MB): peak = 572.293 ; gain = 360.453
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:49 ; elapsed = 00:02:10 . Memory (MB): peak = 572.293 ; gain = 360.453
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:02:10 . Memory (MB): peak = 572.293 ; gain = 360.453
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:49 ; elapsed = 00:02:11 . Memory (MB): peak = 572.293 ; gain = 360.453
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:02:12 . Memory (MB): peak = 572.293 ; gain = 360.453
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:29 . Memory (MB): peak = 591.020 ; gain = 379.180
Finished Timing Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:29 . Memory (MB): peak = 591.047 ; gain = 379.207
Finished Technology Mapping : Time (s): cpu = 00:02:05 ; elapsed = 00:02:29 . Memory (MB): peak = 611.402 ; gain = 399.563
Finished IO Insertion : Time (s): cpu = 00:02:06 ; elapsed = 00:02:31 . Memory (MB): peak = 611.402 ; gain = 399.563
Finished Renaming Generated Instances : Time (s): cpu = 00:02:06 ; elapsed = 00:02:31 . Memory (MB): peak = 611.402 ; gain = 399.563
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:06 ; elapsed = 00:02:31 . Memory (MB): peak = 611.402 ; gain = 399.563
Finished Renaming Generated Ports : Time (s): cpu = 00:02:06 ; elapsed = 00:02:31 . Memory (MB): peak = 611.402 ; gain = 399.563
Finished Handling Custom Attributes : Time (s): cpu = 00:02:06 ; elapsed = 00:02:31 . Memory (MB): peak = 611.402 ; gain = 399.563
Finished Renaming Generated Nets : Time (s): cpu = 00:02:06 ; elapsed = 00:02:31 . Memory (MB): peak = 611.402 ; gain = 399.563

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT2       |     3|
|2     |LUT3       |    10|
|3     |LUT4       |     9|
|4     |MUXF7      |     9|
|5     |RAMB18E1   |     1|
|6     |RAMB18E1_1 |     1|
|7     |RAMB36E1   |     1|
|8     |RAMB36E1_1 |     1|
|9     |RAMB36E1_2 |     1|
|10    |RAMB36E1_3 |     1|
|11    |FDRE       |     6|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:06 ; elapsed = 00:02:31 . Memory (MB): peak = 611.402 ; gain = 399.563
synth_design: Time (s): cpu = 00:02:04 ; elapsed = 00:02:24 . Memory (MB): peak = 629.000 ; gain = 412.094
