<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: memorymap.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('stm32_2f4_2memorymap_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32/f4/memorymap.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32_2f4_2memorymap_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * Copyright (C) 2011 Fergus Noble &lt;fergusnoble@gmail.com&gt;</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> *</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef LIBOPENCM3_MEMORYMAP_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define LIBOPENCM3_MEMORYMAP_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &lt;<a class="code" href="cm3_2memorymap_8h.html">libopencm3/cm3/memorymap.h</a>&gt;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/* --- STM32F4 specific peripheral definitions ----------------------------- */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Memory map for all busses */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a23a9099a5f8fc9c6e253c0eecb2be8db">   28</a></span><span class="preprocessor">#define FLASH_BASE                      (0x08000000U)</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a9171f49478fa86d932f89e78e73b88b0">   29</a></span><span class="preprocessor">#define PERIPH_BASE                     (0x40000000U)</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">   30</a></span><span class="preprocessor">#define PERIPH_BASE_APB1                (PERIPH_BASE + 0x00000)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a9ce09c7342dea5a3dcb66c082e146b09">   31</a></span><span class="preprocessor">#define PERIPH_BASE_APB2                (PERIPH_BASE + 0x10000)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a6a7a706e5a4df2eed7899e972a183084">   32</a></span><span class="preprocessor">#define PERIPH_BASE_AHB1                (PERIPH_BASE + 0x20000)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ad9208ba47ecaa9ac1eb39e7db2b9b5f8">   33</a></span><span class="preprocessor">#define PERIPH_BASE_AHB2                0x50000000U</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a289fef602b1cd85fa94051720f37a217">   34</a></span><span class="preprocessor">#define PERIPH_BASE_AHB3                0x60000000U</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/* Register boundary addresses */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/* APB1 */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a00d0fe6ad532ab32f0f81cafca8d3aa5">   39</a></span><span class="preprocessor">#define TIM2_BASE                       (PERIPH_BASE_APB1 + 0x0000)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#af0c34a518f87e1e505cd2332e989564a">   40</a></span><span class="preprocessor">#define TIM3_BASE                       (PERIPH_BASE_APB1 + 0x0400)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a56e2d44b0002f316527b8913866a370d">   41</a></span><span class="preprocessor">#define TIM4_BASE                       (PERIPH_BASE_APB1 + 0x0800)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a3e1671477190d065ba7c944558336d7e">   42</a></span><span class="preprocessor">#define TIM5_BASE                       (PERIPH_BASE_APB1 + 0x0c00)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a8268ec947929f192559f28c6bf7d1eac">   43</a></span><span class="preprocessor">#define TIM6_BASE                       (PERIPH_BASE_APB1 + 0x1000)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a0ebf54364c6a2be6eb19ded6b18b6387">   44</a></span><span class="preprocessor">#define TIM7_BASE                       (PERIPH_BASE_APB1 + 0x1400)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a33dea32fadbaecea161c2ef7927992fd">   45</a></span><span class="preprocessor">#define TIM12_BASE                      (PERIPH_BASE_APB1 + 0x1800)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ad20f79948e9359125a40bbf6ed063590">   46</a></span><span class="preprocessor">#define TIM13_BASE                      (PERIPH_BASE_APB1 + 0x1c00)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a862855347d6e1d92730dfe17ee8e90b8">   47</a></span><span class="preprocessor">#define TIM14_BASE                      (PERIPH_BASE_APB1 + 0x2000)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a012ceb003fbb615eedb39a8d7f31c9c6">   48</a></span><span class="preprocessor">#define LPTIM1_BASE                     (PERIPH_BASE_APB1 + 0x2400)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">   49</a></span><span class="preprocessor">#define RTC_BASE                        (PERIPH_BASE_APB1 + 0x2800)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a9a5bf4728ab93dea5b569f5b972cbe62">   50</a></span><span class="preprocessor">#define WWDG_BASE                       (PERIPH_BASE_APB1 + 0x2c00)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a8543ee4997296af5536b007cd4748f55">   51</a></span><span class="preprocessor">#define IWDG_BASE                       (PERIPH_BASE_APB1 + 0x3000)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a908a324d5a388d9e7800cfa3902af2ab">   52</a></span><span class="preprocessor">#define I2S2_EXT_BASE                   (PERIPH_BASE_APB1 + 0x3400)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">   53</a></span><span class="preprocessor">#define SPI2_BASE                       (PERIPH_BASE_APB1 + 0x3800)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">   54</a></span><span class="preprocessor">#define SPI3_BASE                       (PERIPH_BASE_APB1 + 0x3c00)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#afac07f6cefe66208ad6a411c74a38774">   55</a></span><span class="preprocessor">#define I2S3_EXT_BASE                   (PERIPH_BASE_APB1 + 0x4000)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">   56</a></span><span class="preprocessor">#define USART2_BASE                     (PERIPH_BASE_APB1 + 0x4400)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">   57</a></span><span class="preprocessor">#define USART3_BASE                     (PERIPH_BASE_APB1 + 0x4800)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a94d92270bf587ccdc3a37a5bb5d20467">   58</a></span><span class="preprocessor">#define UART4_BASE                      (PERIPH_BASE_APB1 + 0x4c00)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#aa155689c0e206e6994951dc3cf31052a">   59</a></span><span class="preprocessor">#define UART5_BASE                      (PERIPH_BASE_APB1 + 0x5000)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#acd72dbffb1738ca87c838545c4eb85a3">   60</a></span><span class="preprocessor">#define I2C1_BASE                       (PERIPH_BASE_APB1 + 0x5400)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a04bda70f25c795fb79f163b633ad4a5d">   61</a></span><span class="preprocessor">#define I2C2_BASE                       (PERIPH_BASE_APB1 + 0x5800)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a4e8b9198748235a1729e1e8f8f24983b">   62</a></span><span class="preprocessor">#define I2C3_BASE                       (PERIPH_BASE_APB1 + 0x5C00)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ac6e36f905b89086de0fceda4325a9a8e">   63</a></span><span class="preprocessor">#define FMPI2C1_BASE                    (PERIPH_BASE_APB1 + 0x6000)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a8d87e40f2ea2248a5241f5f9cb014de9">   64</a></span><span class="preprocessor">#define BX_CAN1_BASE                    (PERIPH_BASE_APB1 + 0x6400)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a074f889b6e4f0e0856f2d26644b33b32">   65</a></span><span class="preprocessor">#define BX_CAN2_BASE                    (PERIPH_BASE_APB1 + 0x6800)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/* PERIPH_BASE_APB1 + 0x6C00 (0x4000 6C00 - 0x4000 6FFF): Reserved */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">   67</a></span><span class="preprocessor">#define POWER_CONTROL_BASE              (PERIPH_BASE_APB1 + 0x7000)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ad18d0b914c7f68cecbee1a2d23a67d38">   68</a></span><span class="preprocessor">#define DAC_BASE                        (PERIPH_BASE_APB1 + 0x7400)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a3150e4b10ec876c0b20f22de12a8fa40">   69</a></span><span class="preprocessor">#define UART7_BASE                      (PERIPH_BASE_APB1 + 0x7800)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ac9c6cd59a248941d9d2462ab21a2346e">   70</a></span><span class="preprocessor">#define UART8_BASE                      (PERIPH_BASE_APB1 + 0x7c00)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/* PERIPH_BASE_APB1 + 0x7800 (0x4000 8000 - 0x4000 FFFF): Reserved */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">/* APB2 */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#af8aa324ca5011b8173ab16585ed7324a">   74</a></span><span class="preprocessor">#define TIM1_BASE                       (PERIPH_BASE_APB2 + 0x0000)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a5b72f698b7a048a6f9fcfe2efe5bc1db">   75</a></span><span class="preprocessor">#define TIM8_BASE                       (PERIPH_BASE_APB2 + 0x0400)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/* PERIPH_BASE_APB2 + 0x0800 (0x4001 0800 - 0x4001 0FFF): Reserved */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">   77</a></span><span class="preprocessor">#define USART1_BASE                     (PERIPH_BASE_APB2 + 0x1000)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ade4d3907fd0387ee832f426f52d568bb">   78</a></span><span class="preprocessor">#define USART6_BASE                     (PERIPH_BASE_APB2 + 0x1400)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">/* PERIPH_BASE_APB2 + 0x1800 (0x4001 1800 - 0x4001 1FFF): Reserved */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">   80</a></span><span class="preprocessor">#define ADC1_BASE                       (PERIPH_BASE_APB2 + 0x2000)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">   81</a></span><span class="preprocessor">#define ADC2_BASE                       (PERIPH_BASE_APB2 + 0x2100)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">   82</a></span><span class="preprocessor">#define ADC3_BASE                       (PERIPH_BASE_APB2 + 0x2200)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a9492043c7185155e1faf075a5c6dd671">   83</a></span><span class="preprocessor">#define ADC_COMMON_BASE                 (PERIPH_BASE_APB2 + 0x2300)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/* PERIPH_BASE_APB2 + 0x2400 (0x4001 2400 - 0x4001 27FF): Reserved */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a95dd0abbc6767893b4b02935fa846f52">   85</a></span><span class="preprocessor">#define SDIO_BASE                       (PERIPH_BASE_APB2 + 0x2C00)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">/* PERIPH_BASE_APB2 + 0x2C00 (0x4001 2C00 - 0x4001 2FFF): Reserved */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">   87</a></span><span class="preprocessor">#define SPI1_BASE                       (PERIPH_BASE_APB2 + 0x3000)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ac5cfaedf263cee1e79554665f921c708">   88</a></span><span class="preprocessor">#define SPI4_BASE                       (PERIPH_BASE_APB2 + 0x3400)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">/* PERIPH_BASE_APB2 + 0x3500 (0x4001 3500 - 0x4001 37FF): Reserved */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a62246020bf3b34b6a4d8d0e84ec79d3d">   90</a></span><span class="preprocessor">#define SYSCFG_BASE                     (PERIPH_BASE_APB2 + 0x3800)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a87371508b3bcdcd98cd1ec629be29061">   91</a></span><span class="preprocessor">#define EXTI_BASE                       (PERIPH_BASE_APB2 + 0x3C00)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a92ae902be7902560939223dd765ece08">   92</a></span><span class="preprocessor">#define TIM9_BASE                       (PERIPH_BASE_APB2 + 0x4000)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a3eff32f3801db31fb4b61d5618cad54a">   93</a></span><span class="preprocessor">#define TIM10_BASE                      (PERIPH_BASE_APB2 + 0x4400)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a3a4a06bb84c703084f0509e105ffaf1d">   94</a></span><span class="preprocessor">#define TIM11_BASE                      (PERIPH_BASE_APB2 + 0x4800)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">/* PERIPH_BASE_APB2 + 0x4C00 (0x4001 4C00 - 0x4001 4FFF): Reserved */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ac1c58d33414e167d478ecd0e31331dfa">   96</a></span><span class="preprocessor">#define SPI5_BASE                       (PERIPH_BASE_APB2 + 0x5000)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#af69c602bd348dc0aa1b4e829e40ebb70">   97</a></span><span class="preprocessor">#define SPI6_BASE                       (PERIPH_BASE_APB2 + 0x5400)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a24c1053b754946b512f9c31123e09d21">   98</a></span><span class="preprocessor">#define SAI1_BASE                       (PERIPH_BASE_APB2 + 0x5800)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ac6e45c39fafa3e82cdedbf447b461704">   99</a></span><span class="preprocessor">#define LTDC_BASE                       (PERIPH_BASE_APB2 + 0x6800)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">  100</a></span><span class="preprocessor">#define DSI_BASE                        (PERIPH_BASE_APB2 + 0x6C00)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">/* PERIPH_BASE_APB2 + 0x7400 (0x4001 7400 - 0x4001 FFFF): Reserved */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">/* AHB1 */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#aadfedde7941fa484de08872551516cd9">  104</a></span><span class="preprocessor">#define GPIO_PORT_A_BASE                (PERIPH_BASE_AHB1 + 0x0000)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a76f2426fde990408388cc7e23d63444e">  105</a></span><span class="preprocessor">#define GPIO_PORT_B_BASE                (PERIPH_BASE_AHB1 + 0x0400)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ac3754540649792975085507caf98b70f">  106</a></span><span class="preprocessor">#define GPIO_PORT_C_BASE                (PERIPH_BASE_AHB1 + 0x0800)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#afc8d20f5f6ce85201a9682a37036445d">  107</a></span><span class="preprocessor">#define GPIO_PORT_D_BASE                (PERIPH_BASE_AHB1 + 0x0C00)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a512bc9a47ce4bccdcbcaa9a80620d559">  108</a></span><span class="preprocessor">#define GPIO_PORT_E_BASE                (PERIPH_BASE_AHB1 + 0x1000)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#aeb59b5ce54ec229dc4697a0d3b387401">  109</a></span><span class="preprocessor">#define GPIO_PORT_F_BASE                (PERIPH_BASE_AHB1 + 0x1400)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a0800377c4f11f41b21e6aa46d20ae6ac">  110</a></span><span class="preprocessor">#define GPIO_PORT_G_BASE                (PERIPH_BASE_AHB1 + 0x1800)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ac7ee51bf6d1394318fef30cb44e39752">  111</a></span><span class="preprocessor">#define GPIO_PORT_H_BASE                (PERIPH_BASE_AHB1 + 0x1C00)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a104e1285ac9f0c216d36f90b7b325542">  112</a></span><span class="preprocessor">#define GPIO_PORT_I_BASE                (PERIPH_BASE_AHB1 + 0x2000)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a147348bc3eea830dde6c8437004b44cf">  113</a></span><span class="preprocessor">#define GPIO_PORT_J_BASE                (PERIPH_BASE_AHB1 + 0x2400)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ac5172be75df3550d41ee7d994d7dda85">  114</a></span><span class="preprocessor">#define GPIO_PORT_K_BASE                (PERIPH_BASE_AHB1 + 0x2800)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">/* PERIPH_BASE_AHB1 + 0x2C00 (0x4002 2C00 - 0x4002 2FFF): Reserved */</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a656a447589e785594cbf2f45c835ad7e">  116</a></span><span class="preprocessor">#define CRC_BASE                        (PERIPH_BASE_AHB1 + 0x3000)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">/* PERIPH_BASE_AHB1 + 0x3400 (0x4002 3400 - 0x4002 37FF): Reserved */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">  118</a></span><span class="preprocessor">#define RCC_BASE                        (PERIPH_BASE_AHB1 + 0x3800)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ae59d1686fa18cf0fb90452e8e51eb51e">  119</a></span><span class="preprocessor">#define FLASH_MEM_INTERFACE_BASE        (PERIPH_BASE_AHB1 + 0x3C00)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a52e57051bdf8909222b36e5408a48f32">  120</a></span><span class="preprocessor">#define BKPSRAM_BASE                    (PERIPH_BASE_AHB1 + 0x4000)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">/* PERIPH_BASE_AHB1 + 0x5000 (0x4002 5000 - 0x4002 5FFF): Reserved */</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ab2d8a917a0e4ea99a22ac6ebf279bc72">  122</a></span><span class="preprocessor">#define DMA1_BASE                       (PERIPH_BASE_AHB1 + 0x6000)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ab72a9ae145053ee13d1d491fb5c1df64">  123</a></span><span class="preprocessor">#define DMA2_BASE                       (PERIPH_BASE_AHB1 + 0x6400)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/* PERIPH_BASE_AHB1 + 0x6800 (0x4002 6800 - 0x4002 7FFF): Reserved */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#aac50fe88c3def553993c61a811d8bbd3">  125</a></span><span class="preprocessor">#define ETHERNET_BASE                   (PERIPH_BASE_AHB1 + 0x8000)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#acec66385fd1604e69584eb19a0aaa303">  126</a></span><span class="preprocessor">#define DMA2D_BASE                      (PERIPH_BASE_AHB1 + 0xB000U)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/* PERIPH_BASE_AHB1 + 0x9400 (0x4002 9400 - 0x4003 FFFF): Reserved */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ad910b423455aad5560c765fb44cd7238">  128</a></span><span class="preprocessor">#define USB_OTG_HS_BASE                 (PERIPH_BASE_AHB1 + 0x20000)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">/* PERIPH_BASE_AHB1 + 0x60000 (0x4008 0000 - 0x4FFF FFFF): Reserved */</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">/* AHB2 */</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#af675fae82dff3dc26f7a080985ef8883">  132</a></span><span class="preprocessor">#define USB_OTG_FS_BASE                 (PERIPH_BASE_AHB2 + 0x00000)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/* PERIPH_BASE_AHB2 + 0x40000 (0x5004 0000 - 0x5004 FFFF): Reserved */</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a55b794507e021135486de57129a2505c">  134</a></span><span class="preprocessor">#define DCMI_BASE                       (PERIPH_BASE_AHB2 + 0x50000)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">/* PERIPH_BASE_AHB2 + 0x50400 (0x5005 0400 - 0x5005 FFFF): Reserved */</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a019f3ad3b3212e56b45984efd8b8efef">  136</a></span><span class="preprocessor">#define CRYP_BASE                       (PERIPH_BASE_AHB2 + 0x60000)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a398d121ca28c3f0f90a140b62184e242">  137</a></span><span class="preprocessor">#define HASH_BASE                       (PERIPH_BASE_AHB2 + 0x60400)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/* PERIPH_BASE_AHB2 + 0x60C00 (0x5006 0C00 - 0x5006 07FF): Reserved */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ab92662976cfe62457141e5b4f83d541c">  139</a></span><span class="preprocessor">#define RNG_BASE                        (PERIPH_BASE_AHB2 + 0x60800)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/* PERIPH_BASE_AHB2 + 0x61000 (0x5006 1000 - 0x5FFF FFFF): Reserved */</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">/* AHB3 */</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/* Address: 0x60000000 */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a34a32a0989512d378cc0defeac3724c4">  144</a></span><span class="preprocessor">#define FMC_BANK1                       (PERIPH_BASE_AHB3)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">/* Address: 0x70000000 */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a656e0d29a68ce622e0a9a733ea2605d7">  146</a></span><span class="preprocessor">#define FMC_BANK2                       (PERIPH_BASE_AHB3 + 0x10000000U)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">/* Address: 0x80000000 */</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a0ade3350b211c3cb0839dd0955f52691">  148</a></span><span class="preprocessor">#define FMC_BANK3                       (PERIPH_BASE_AHB3 + 0x20000000U)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">/* Address: 0x90000000 */</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ac43956058e42ce51600fd15e90bf8683">  150</a></span><span class="preprocessor">#define QUADSPI_BANK                    (PERIPH_BASE_AHB3 + 0x30000000U)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a679200df61ecb0695d72c030fdeb50a9">  151</a></span><span class="preprocessor">#define FSMC_BASE                       (PERIPH_BASE_AHB3 + 0x40000000U)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a68a39e11ba4a19785d20a98954c7fc9e">  152</a></span><span class="preprocessor">#define FMC_BASE                        (PERIPH_BASE_AHB3 + 0x40000000U)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">  153</a></span><span class="preprocessor">#define QUADSPI_BASE                    (PERIPH_BASE_AHB3 + 0x40001000U)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">/* Address: 0xC0000000 */</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#af9ece528e5d65fbc749bce5e447e1adf">  155</a></span><span class="preprocessor">#define FMC_BANK5                       (PERIPH_BASE_AHB3 + 0x60000000U)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">/* Address: 0xD0000000 */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a8583f5d2adc0c63571fd2f4a52206814">  157</a></span><span class="preprocessor">#define FMC_BANK6                       (PERIPH_BASE_AHB3 + 0x70000000U)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">/* PPIB */</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a4adaf4fd82ccc3a538f1f27a70cdbbef">  160</a></span><span class="preprocessor">#define DBGMCU_BASE                     (PPBI_BASE + 0x00042000)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">/* Device Electronic Signature */</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a995576aa6d86cbe35e60c82530d745c1">  163</a></span><span class="preprocessor">#define DESIG_FLASH_SIZE_BASE           (0x1FFF7A22U)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a567ddeef232a71aa2a11c556a9d7e17b">  164</a></span><span class="preprocessor">#define DESIG_UNIQUE_ID_BASE            (0x1FFF7A10U)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#aaf41f46cf83d59e7f2b040c3ad7ed592">  165</a></span><span class="preprocessor">#define DESIG_UNIQUE_ID0                MMIO32(DESIG_UNIQUE_ID_BASE)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a121c59863db1db56b26e70978089b931">  166</a></span><span class="preprocessor">#define DESIG_UNIQUE_ID1                MMIO32(DESIG_UNIQUE_ID_BASE + 4)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a58267039858b45fc2b5948a79d8a038e">  167</a></span><span class="preprocessor">#define DESIG_UNIQUE_ID2                MMIO32(DESIG_UNIQUE_ID_BASE + 8)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">/* ST provided factory calibration values @ 3.3V */</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#ab5bad40ac86464835f00d01559a3302d">  170</a></span><span class="preprocessor">#define ST_VREFINT_CAL          MMIO16(0x1FFF7A2A)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#a27770fe4499d5825fe65b1b4278401b6">  171</a></span><span class="preprocessor">#define ST_TSENSE_CAL1_30C      MMIO16(0x1FFF7A2C)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="stm32_2f4_2memorymap_8h.html#aec8ea3ca0b75d7fd5cc5bf6df1539dd0">  172</a></span><span class="preprocessor">#define ST_TSENSE_CAL2_110C     MMIO16(0x1FFF7A2E)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="acm3_2memorymap_8h_html"><div class="ttname"><a href="cm3_2memorymap_8h.html">memorymap.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_9417be1a17550340f19505b8a524537b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_58f01fa0f9b38ef77ff47dcfaaabbfd2.html">f4</a></li><li class="navelem"><a class="el" href="stm32_2f4_2memorymap_8h.html">memorymap.h</a></li>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:41 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
