INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_encodeur'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_refreshPmod'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_Top'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synchro_module_v2'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AppCombi_top'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add1bitA'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add1bitB'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sim_1/imports/verif/AppCombi_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AppCombi_top_tb'
