Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/Desktop/ISE-verilog/counter1/code_test_isim_beh.exe -prj D:/Desktop/ISE-verilog/counter1/code_test_beh.prj work.code_test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Desktop/ISE-verilog/counter1/code.v" into library work
Analyzing Verilog file "D:/Desktop/ISE-verilog/counter1/code_test.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 162284 KB
Fuse CPU Usage: 203 ms
Compiling module code
Compiling module code_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/Desktop/ISE-verilog/counter1/code_test_isim_beh.exe
Fuse Memory Usage: 168784 KB
Fuse CPU Usage: 249 ms
