

================================================================
== Vivado HLS Report for 'im2col_2d_cl_1'
================================================================
* Date:           Tue Mar  2 23:01:22 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.419|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   41|   73|   41|   73|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   40|   72|  10 ~ 18 |          -|          -|     4|    no    |
        | + Loop 1.1  |    8|   16|   2 ~ 4  |          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    115|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    110|
|Register         |        -|      -|     81|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     81|    225|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |index_4_fu_239_p2       |     +    |      0|  0|  15|           5|           1|
    |input_col_fu_203_p2     |     +    |      0|  0|  15|           6|           6|
    |input_row_fu_160_p2     |     +    |      0|  0|  15|           6|           6|
    |kernel_col_2_fu_197_p2  |     +    |      0|  0|  12|           3|           1|
    |kernel_row_2_fu_154_p2  |     +    |      0|  0|  12|           3|           1|
    |tmp_30_fu_165_p2        |     +    |      0|  0|  15|           5|           3|
    |tmp_36_fu_225_p2        |     +    |      0|  0|  13|          11|          11|
    |tmp_32_fu_191_p2        |   icmp   |      0|  0|   9|           3|           4|
    |tmp_s_fu_148_p2         |   icmp   |      0|  0|   9|           3|           4|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 115|          45|          37|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  38|          7|    1|          7|
    |data_col_V_address0  |  21|          4|    4|         16|
    |data_col_V_d0        |  15|          3|   14|         42|
    |index_1_reg_91       |   9|          2|    5|         10|
    |index_2_reg_114      |   9|          2|    5|         10|
    |kernel_col_reg_125   |   9|          2|    3|          6|
    |kernel_row_reg_103   |   9|          2|    3|          6|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 110|         22|   35|         97|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   6|   0|    6|          0|
    |col_cast_reg_250      |   5|   0|    6|          1|
    |data_V_load_reg_304   |  14|   0|   14|          0|
    |index_1_reg_91        |   5|   0|    5|          0|
    |index_2_reg_114       |   5|   0|    5|          0|
    |kernel_col_2_reg_280  |   3|   0|    3|          0|
    |kernel_col_reg_125    |   3|   0|    3|          0|
    |kernel_row_2_reg_258  |   3|   0|    3|          0|
    |kernel_row_reg_103    |   3|   0|    3|          0|
    |row_cast_reg_245      |   5|   0|    6|          1|
    |tmp_30_reg_263        |   5|   0|    5|          0|
    |tmp_31_reg_272        |   6|   0|   11|          5|
    |tmp_34_reg_285        |   1|   0|    1|          0|
    |tmp_35_reg_289        |   5|   0|   64|         59|
    |tmp_36_reg_294        |  11|   0|   11|          0|
    |tmp_reg_268           |   1|   0|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  81|   0|  147|         66|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | im2col_2d_cl.1 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | im2col_2d_cl.1 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | im2col_2d_cl.1 | return value |
|ap_done              | out |    1| ap_ctrl_hs | im2col_2d_cl.1 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | im2col_2d_cl.1 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | im2col_2d_cl.1 | return value |
|data_V_address0      | out |   10|  ap_memory |     data_V     |     array    |
|data_V_ce0           | out |    1|  ap_memory |     data_V     |     array    |
|data_V_q0            |  in |   14|  ap_memory |     data_V     |     array    |
|data_col_V_address0  | out |    4|  ap_memory |   data_col_V   |     array    |
|data_col_V_ce0       | out |    1|  ap_memory |   data_col_V   |     array    |
|data_col_V_we0       | out |    1|  ap_memory |   data_col_V   |     array    |
|data_col_V_d0        | out |   14|  ap_memory |   data_col_V   |     array    |
|row                  |  in |    5|   ap_none  |       row      |    scalar    |
|col                  |  in |    5|   ap_none  |       col      |    scalar    |
+---------------------+-----+-----+------------+----------------+--------------+

