# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" \
"../../../../demo_pmod.srcs/sources_1/new/top.vhd" \

# Do not sort compile order
nosort
