# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Aug 9 2020 19:56:55

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_Switch_1
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_Segment1_A
			6.2.2::Path details for port: o_Segment1_B
			6.2.3::Path details for port: o_Segment1_C
			6.2.4::Path details for port: o_Segment1_D
			6.2.5::Path details for port: o_Segment1_E
			6.2.6::Path details for port: o_Segment1_F
			6.2.7::Path details for port: o_Segment1_G
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_Switch_1
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_Segment1_A
			6.5.2::Path details for port: o_Segment1_B
			6.5.3::Path details for port: o_Segment1_C
			6.5.4::Path details for port: o_Segment1_D
			6.5.5::Path details for port: o_Segment1_E
			6.5.6::Path details for port: o_Segment1_F
			6.5.7::Path details for port: o_Segment1_G
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: i_Clk  | Frequency: 206.34 MHz  | Target: 25.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
i_Clk         i_Clk          40000            35154       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
i_Switch_1  i_Clk       3578         i_Clk:R                


                       3.2::Clock to Out
                       -----------------

Data Port     Clock Port  Clock to Out  Clock Reference:Phase  
------------  ----------  ------------  ---------------------  
o_Segment1_A  i_Clk       9224          i_Clk:R                
o_Segment1_B  i_Clk       9154          i_Clk:R                
o_Segment1_C  i_Clk       9828          i_Clk:R                
o_Segment1_D  i_Clk       9828          i_Clk:R                
o_Segment1_E  i_Clk       9828          i_Clk:R                
o_Segment1_F  i_Clk       9224          i_Clk:R                
o_Segment1_G  i_Clk       9224          i_Clk:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
i_Switch_1  i_Clk       -429        i_Clk:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port     Clock Port  Minimum Clock to Out  Clock Reference:Phase  
------------  ----------  --------------------  ---------------------  
o_Segment1_A  i_Clk       8181                  i_Clk:R                
o_Segment1_B  i_Clk       8272                  i_Clk:R                
o_Segment1_C  i_Clk       9177                  i_Clk:R                
o_Segment1_D  i_Clk       9177                  i_Clk:R                
o_Segment1_E  i_Clk       9177                  i_Clk:R                
o_Segment1_F  i_Clk       8552                  i_Clk:R                
o_Segment1_G  i_Clk       8552                  i_Clk:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for i_Clk
***********************************
Clock: i_Clk
Frequency: 206.34 MHz | Target: 25.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_1_LC_2_8_7/sr
Capture Clock    : debounce_Inst.r_counter_1_LC_2_8_7/clk
Setup Constraint : 40000p
Path slack       : 35154p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout                          LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__195/I                                                           LocalMux                       0              2921  35154  RISE       1
I__195/O                                                           LocalMux                     330              3251  35154  RISE       1
I__198/I                                                           InMux                          0              3251  35154  RISE       1
I__198/O                                                           InMux                        259              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/in0                    LogicCell40_SEQ_MODE_0000      0              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/lcout                  LogicCell40_SEQ_MODE_0000    449              3959  35154  RISE       1
I__80/I                                                            LocalMux                       0              3959  35154  RISE       1
I__80/O                                                            LocalMux                     330              4289  35154  RISE       1
I__81/I                                                            InMux                          0              4289  35154  RISE       1
I__81/O                                                            InMux                        259              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/in3                   LogicCell40_SEQ_MODE_0000      0              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  35154  FALL       1
I__70/I                                                            CascadeMux                     0              4822  35154  FALL       1
I__70/O                                                            CascadeMux                     0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in2                LogicCell40_SEQ_MODE_0000      0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5201  35154  RISE       1
I__68/I                                                            LocalMux                       0              5201  35154  RISE       1
I__68/O                                                            LocalMux                     330              5530  35154  RISE       1
I__69/I                                                            IoInMux                        0              5530  35154  RISE       1
I__69/O                                                            IoInMux                      259              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6407  35154  RISE      18
I__313/I                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__313/O                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__314/I                                                           GlobalMux                      0              6407  35154  RISE       1
I__314/O                                                           GlobalMux                    154              6561  35154  RISE       1
I__315/I                                                           SRMux                          0              6561  35154  RISE       1
I__315/O                                                           SRMux                        463              7024  35154  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/sr                              LogicCell40_SEQ_MODE_1000      0              7024  35154  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_1_LC_2_8_7/sr
Capture Clock    : debounce_Inst.r_counter_1_LC_2_8_7/clk
Setup Constraint : 40000p
Path slack       : 35154p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout                          LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__195/I                                                           LocalMux                       0              2921  35154  RISE       1
I__195/O                                                           LocalMux                     330              3251  35154  RISE       1
I__198/I                                                           InMux                          0              3251  35154  RISE       1
I__198/O                                                           InMux                        259              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/in0                    LogicCell40_SEQ_MODE_0000      0              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/lcout                  LogicCell40_SEQ_MODE_0000    449              3959  35154  RISE       1
I__80/I                                                            LocalMux                       0              3959  35154  RISE       1
I__80/O                                                            LocalMux                     330              4289  35154  RISE       1
I__81/I                                                            InMux                          0              4289  35154  RISE       1
I__81/O                                                            InMux                        259              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/in3                   LogicCell40_SEQ_MODE_0000      0              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  35154  FALL       1
I__70/I                                                            CascadeMux                     0              4822  35154  FALL       1
I__70/O                                                            CascadeMux                     0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in2                LogicCell40_SEQ_MODE_0000      0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5201  35154  RISE       1
I__68/I                                                            LocalMux                       0              5201  35154  RISE       1
I__68/O                                                            LocalMux                     330              5530  35154  RISE       1
I__69/I                                                            IoInMux                        0              5530  35154  RISE       1
I__69/O                                                            IoInMux                      259              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6407  35154  RISE      18
I__313/I                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__313/O                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__314/I                                                           GlobalMux                      0              6407  35154  RISE       1
I__314/O                                                           GlobalMux                    154              6561  35154  RISE       1
I__315/I                                                           SRMux                          0              6561  35154  RISE       1
I__315/O                                                           SRMux                        463              7024  35154  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/sr                              LogicCell40_SEQ_MODE_1000      0              7024  35154  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Setup Time        : 3578


Data Path Delay                5756
+ Setup Time                    203
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 3578

Data Path
pin name                                                           model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                                                         Binary_Counter_Top         0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in                                IO_PAD                     0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT                                         IO_PAD                     510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN                                        PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0                                         PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__71/I                                                            Odrv12                     0      1127               RISE  1       
I__71/O                                                            Odrv12                     491    1618               RISE  1       
I__72/I                                                            Sp12to4                    0      1618               RISE  1       
I__72/O                                                            Sp12to4                    428    2046               RISE  1       
I__73/I                                                            Span4Mux_v                 0      2046               RISE  1       
I__73/O                                                            Span4Mux_v                 351    2397               RISE  1       
I__75/I                                                            Span4Mux_s0_h              0      2397               RISE  1       
I__75/O                                                            Span4Mux_s0_h              147    2544               RISE  1       
I__77/I                                                            Span4Mux_v                 0      2544               RISE  1       
I__77/O                                                            Span4Mux_v                 351    2895               RISE  1       
I__78/I                                                            LocalMux                   0      2895               RISE  1       
I__78/O                                                            LocalMux                   330    3224               RISE  1       
I__79/I                                                            InMux                      0      3224               RISE  1       
I__79/O                                                            InMux                      259    3484               RISE  1       
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in0                LogicCell40_SEQ_MODE_0000  0      3484               RISE  1       
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000  449    3933               RISE  1       
I__68/I                                                            LocalMux                   0      3933               RISE  1       
I__68/O                                                            LocalMux                   330    4262               RISE  1       
I__69/I                                                            IoInMux                    0      4262               RISE  1       
I__69/O                                                            IoInMux                    259    4522               RISE  1       
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4522               RISE  1       
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                     617    5139               RISE  18      
I__313/I                                                           gio2CtrlBuf                0      5139               RISE  1       
I__313/O                                                           gio2CtrlBuf                0      5139               RISE  1       
I__314/I                                                           GlobalMux                  0      5139               RISE  1       
I__314/O                                                           GlobalMux                  154    5293               RISE  1       
I__315/I                                                           SRMux                      0      5293               RISE  1       
I__315/O                                                           SRMux                      463    5756               RISE  1       
debounce_Inst.r_counter_1_LC_2_8_7/sr                              LogicCell40_SEQ_MODE_1000  0      5756               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_Counter_Top         0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__320/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__320/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__321/I                                            GlobalMux                  0      1918               RISE  1       
I__321/O                                            GlobalMux                  154    2073               RISE  1       
I__323/I                                            ClkMux                     0      2073               RISE  1       
I__323/O                                            ClkMux                     309    2381               RISE  1       
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9224


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6303
---------------------------- ------
Clock To Out Delay             9224

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_Counter_Top         0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__320/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__320/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__321/I                                            GlobalMux                  0      1918               RISE  1       
I__321/O                                            GlobalMux                  154    2073               RISE  1       
I__326/I                                            ClkMux                     0      2073               RISE  1       
I__326/O                                            ClkMux                     309    2381               RISE  1       
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_0_LC_1_11_7/lcout                            LogicCell40_SEQ_MODE_1000  540    2921               RISE  12      
I__288/I                                               Odrv4                      0      2921               RISE  1       
I__288/O                                               Odrv4                      351    3272               RISE  1       
I__295/I                                               LocalMux                   0      3272               RISE  1       
I__295/O                                               LocalMux                   330    3602               RISE  1       
I__299/I                                               InMux                      0      3602               RISE  1       
I__299/O                                               InMux                      259    3861               RISE  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m19_LC_1_13_6/in0    LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m19_LC_1_13_6/lcout  LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__161/I                                               LocalMux                   0      4310               RISE  1       
I__161/O                                               LocalMux                   330    4640               RISE  1       
I__162/I                                               IoInMux                    0      4640               RISE  1       
I__162/O                                               IoInMux                    259    4899               RISE  1       
o_Segment1_A_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001     0      4899               RISE  1       
o_Segment1_A_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001     2237   7136               FALL  1       
o_Segment1_A_obuf_iopad/DIN                            IO_PAD                     0      7136               FALL  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out                 IO_PAD                     2088   9224               FALL  1       
o_Segment1_A                                           Binary_Counter_Top         0      9224               FALL  1       

6.2.2::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9154


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6233
---------------------------- ------
Clock To Out Delay             9154

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_Counter_Top         0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__320/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__320/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__321/I                                            GlobalMux                  0      1918               RISE  1       
I__321/O                                            GlobalMux                  154    2073               RISE  1       
I__326/I                                            ClkMux                     0      2073               RISE  1       
I__326/O                                            ClkMux                     309    2381               RISE  1       
r_counter_2_LC_1_11_5/clk                           LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_2_LC_1_11_5/lcout                            LogicCell40_SEQ_MODE_1000  540    2921               RISE  10      
I__227/I                                               Odrv4                      0      2921               RISE  1       
I__227/O                                               Odrv4                      351    3272               RISE  1       
I__232/I                                               LocalMux                   0      3272               RISE  1       
I__232/O                                               LocalMux                   330    3602               RISE  1       
I__235/I                                               InMux                      0      3602               RISE  1       
I__235/O                                               InMux                      259    3861               RISE  1       
I__242/I                                               CascadeMux                 0      3861               RISE  1       
I__242/O                                               CascadeMux                 0      3861               RISE  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m18_LC_1_13_5/in2    LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m18_LC_1_13_5/lcout  LogicCell40_SEQ_MODE_0000  379    4240               RISE  1       
I__88/I                                                LocalMux                   0      4240               RISE  1       
I__88/O                                                LocalMux                   330    4570               RISE  1       
I__89/I                                                IoInMux                    0      4570               RISE  1       
I__89/O                                                IoInMux                    259    4829               RISE  1       
o_Segment1_B_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001     0      4829               RISE  1       
o_Segment1_B_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001     2237   7066               FALL  1       
o_Segment1_B_obuf_iopad/DIN                            IO_PAD                     0      7066               FALL  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out                 IO_PAD                     2088   9154               FALL  1       
o_Segment1_B                                           Binary_Counter_Top         0      9154               FALL  1       

6.2.3::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9828


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6907
---------------------------- ------
Clock To Out Delay             9828

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_Counter_Top         0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__320/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__320/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__321/I                                            GlobalMux                  0      1918               RISE  1       
I__321/O                                            GlobalMux                  154    2073               RISE  1       
I__326/I                                            ClkMux                     0      2073               RISE  1       
I__326/O                                            ClkMux                     309    2381               RISE  1       
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_0_LC_1_11_7/lcout                            LogicCell40_SEQ_MODE_1000  540    2921               RISE  12      
I__289/I                                               Odrv4                      0      2921               RISE  1       
I__289/O                                               Odrv4                      351    3272               RISE  1       
I__297/I                                               LocalMux                   0      3272               RISE  1       
I__297/O                                               LocalMux                   330    3602               RISE  1       
I__304/I                                               InMux                      0      3602               RISE  1       
I__304/O                                               InMux                      259    3861               RISE  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m16_LC_2_14_6/in0    LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m16_LC_2_14_6/lcout  LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__221/I                                               Odrv4                      0      4310               RISE  1       
I__221/O                                               Odrv4                      351    4661               RISE  1       
I__222/I                                               Span4Mux_s2_v              0      4661               RISE  1       
I__222/O                                               Span4Mux_s2_v              252    4913               RISE  1       
I__223/I                                               LocalMux                   0      4913               RISE  1       
I__223/O                                               LocalMux                   330    5243               RISE  1       
I__224/I                                               IoInMux                    0      5243               RISE  1       
I__224/O                                               IoInMux                    259    5502               RISE  1       
o_Segment1_C_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001     0      5502               RISE  1       
o_Segment1_C_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001     2237   7740               FALL  1       
o_Segment1_C_obuf_iopad/DIN                            IO_PAD                     0      7740               FALL  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out                 IO_PAD                     2088   9828               FALL  1       
o_Segment1_C                                           Binary_Counter_Top         0      9828               FALL  1       

6.2.4::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9828


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6907
---------------------------- ------
Clock To Out Delay             9828

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_Counter_Top         0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__320/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__320/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__321/I                                            GlobalMux                  0      1918               RISE  1       
I__321/O                                            GlobalMux                  154    2073               RISE  1       
I__326/I                                            ClkMux                     0      2073               RISE  1       
I__326/O                                            ClkMux                     309    2381               RISE  1       
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_0_LC_1_11_7/lcout                            LogicCell40_SEQ_MODE_1000  540    2921               RISE  12      
I__289/I                                               Odrv4                      0      2921               RISE  1       
I__289/O                                               Odrv4                      351    3272               RISE  1       
I__297/I                                               LocalMux                   0      3272               RISE  1       
I__297/O                                               LocalMux                   330    3602               RISE  1       
I__303/I                                               InMux                      0      3602               RISE  1       
I__303/O                                               InMux                      259    3861               RISE  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m14_LC_2_14_2/in0    LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m14_LC_2_14_2/lcout  LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__309/I                                               Odrv4                      0      4310               RISE  1       
I__309/O                                               Odrv4                      351    4661               RISE  1       
I__310/I                                               Span4Mux_s2_v              0      4661               RISE  1       
I__310/O                                               Span4Mux_s2_v              252    4913               RISE  1       
I__311/I                                               LocalMux                   0      4913               RISE  1       
I__311/O                                               LocalMux                   330    5243               RISE  1       
I__312/I                                               IoInMux                    0      5243               RISE  1       
I__312/O                                               IoInMux                    259    5502               RISE  1       
o_Segment1_D_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001     0      5502               RISE  1       
o_Segment1_D_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001     2237   7740               FALL  1       
o_Segment1_D_obuf_iopad/DIN                            IO_PAD                     0      7740               FALL  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out                 IO_PAD                     2088   9828               FALL  1       
o_Segment1_D                                           Binary_Counter_Top         0      9828               FALL  1       

6.2.5::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9828


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6907
---------------------------- ------
Clock To Out Delay             9828

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_Counter_Top         0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__320/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__320/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__321/I                                            GlobalMux                  0      1918               RISE  1       
I__321/O                                            GlobalMux                  154    2073               RISE  1       
I__328/I                                            ClkMux                     0      2073               RISE  1       
I__328/O                                            ClkMux                     309    2381               RISE  1       
r_counter_1_LC_1_12_0/clk                           LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_1_LC_1_12_0/lcout                            LogicCell40_SEQ_MODE_1000  540    2921               RISE  11      
I__271/I                                               Odrv4                      0      2921               RISE  1       
I__271/O                                               Odrv4                      351    3272               RISE  1       
I__279/I                                               LocalMux                   0      3272               RISE  1       
I__279/O                                               LocalMux                   330    3602               RISE  1       
I__283/I                                               InMux                      0      3602               RISE  1       
I__283/O                                               InMux                      259    3861               RISE  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m11_LC_2_14_5/in0    LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__305/I                                               Odrv4                      0      4310               RISE  1       
I__305/O                                               Odrv4                      351    4661               RISE  1       
I__306/I                                               Span4Mux_s2_v              0      4661               RISE  1       
I__306/O                                               Span4Mux_s2_v              252    4913               RISE  1       
I__307/I                                               LocalMux                   0      4913               RISE  1       
I__307/O                                               LocalMux                   330    5243               RISE  1       
I__308/I                                               IoInMux                    0      5243               RISE  1       
I__308/O                                               IoInMux                    259    5502               RISE  1       
o_Segment1_E_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001     0      5502               RISE  1       
o_Segment1_E_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001     2237   7740               FALL  1       
o_Segment1_E_obuf_iopad/DIN                            IO_PAD                     0      7740               FALL  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out                 IO_PAD                     2088   9828               FALL  1       
o_Segment1_E                                           Binary_Counter_Top         0      9828               FALL  1       

6.2.6::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9224


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6303
---------------------------- ------
Clock To Out Delay             9224

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_Counter_Top         0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__320/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__320/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__321/I                                            GlobalMux                  0      1918               RISE  1       
I__321/O                                            GlobalMux                  154    2073               RISE  1       
I__326/I                                            ClkMux                     0      2073               RISE  1       
I__326/O                                            ClkMux                     309    2381               RISE  1       
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_0_LC_1_11_7/lcout                           LogicCell40_SEQ_MODE_1000  540    2921               RISE  12      
I__288/I                                              Odrv4                      0      2921               RISE  1       
I__288/O                                              Odrv4                      351    3272               RISE  1       
I__296/I                                              LocalMux                   0      3272               RISE  1       
I__296/O                                              LocalMux                   330    3602               RISE  1       
I__301/I                                              InMux                      0      3602               RISE  1       
I__301/O                                              InMux                      259    3861               RISE  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m9_LC_1_14_6/in0    LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m9_LC_1_14_6/lcout  LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__157/I                                              LocalMux                   0      4310               RISE  1       
I__157/O                                              LocalMux                   330    4640               RISE  1       
I__158/I                                              IoInMux                    0      4640               RISE  1       
I__158/O                                              IoInMux                    259    4899               RISE  1       
o_Segment1_F_obuf_preio/DOUT0                         PRE_IO_PIN_TYPE_011001     0      4899               RISE  1       
o_Segment1_F_obuf_preio/PADOUT                        PRE_IO_PIN_TYPE_011001     2237   7136               FALL  1       
o_Segment1_F_obuf_iopad/DIN                           IO_PAD                     0      7136               FALL  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out                IO_PAD                     2088   9224               FALL  1       
o_Segment1_F                                          Binary_Counter_Top         0      9224               FALL  1       

6.2.7::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9224


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6303
---------------------------- ------
Clock To Out Delay             9224

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_Counter_Top         0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__320/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__320/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__321/I                                            GlobalMux                  0      1918               RISE  1       
I__321/O                                            GlobalMux                  154    2073               RISE  1       
I__328/I                                            ClkMux                     0      2073               RISE  1       
I__328/O                                            ClkMux                     309    2381               RISE  1       
r_counter_1_LC_1_12_0/clk                           LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_1_LC_1_12_0/lcout                           LogicCell40_SEQ_MODE_1000  540    2921               RISE  11      
I__270/I                                              Odrv4                      0      2921               RISE  1       
I__270/O                                              Odrv4                      351    3272               RISE  1       
I__278/I                                              LocalMux                   0      3272               RISE  1       
I__278/O                                              LocalMux                   330    3602               RISE  1       
I__281/I                                              InMux                      0      3602               RISE  1       
I__281/O                                              InMux                      259    3861               RISE  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m5_LC_1_14_5/in0    LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m5_LC_1_14_5/lcout  LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__159/I                                              LocalMux                   0      4310               RISE  1       
I__159/O                                              LocalMux                   330    4640               RISE  1       
I__160/I                                              IoInMux                    0      4640               RISE  1       
I__160/O                                              IoInMux                    259    4899               RISE  1       
o_Segment1_G_obuf_preio/DOUT0                         PRE_IO_PIN_TYPE_011001     0      4899               RISE  1       
o_Segment1_G_obuf_preio/PADOUT                        PRE_IO_PIN_TYPE_011001     2237   7136               FALL  1       
o_Segment1_G_obuf_iopad/DIN                           IO_PAD                     0      7136               FALL  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out                IO_PAD                     2088   9224               FALL  1       
o_Segment1_G                                          Binary_Counter_Top         0      9224               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Hold Time         : -429


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2810
---------------------------- ------
Hold Time                      -429

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                                  Binary_Counter_Top         0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT                  IO_PAD                     460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__71/I                                     Odrv12                     0      923                FALL  1       
I__71/O                                     Odrv12                     540    1463               FALL  1       
I__72/I                                     Sp12to4                    0      1463               FALL  1       
I__72/O                                     Sp12to4                    449    1912               FALL  1       
I__73/I                                     Span4Mux_v                 0      1912               FALL  1       
I__73/O                                     Span4Mux_v                 372    2283               FALL  1       
I__74/I                                     LocalMux                   0      2283               FALL  1       
I__74/O                                     LocalMux                   309    2592               FALL  1       
I__76/I                                     InMux                      0      2592               FALL  1       
I__76/O                                     InMux                      217    2810               FALL  1       
debounce_Inst.r_filtered_data_LC_1_8_5/in0  LogicCell40_SEQ_MODE_1000  0      2810               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_Counter_Top         0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__320/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__320/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__321/I                                            GlobalMux                  0      1918               RISE  1       
I__321/O                                            GlobalMux                  154    2073               RISE  1       
I__322/I                                            ClkMux                     0      2073               RISE  1       
I__322/O                                            ClkMux                     309    2381               RISE  1       
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8181


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5260
---------------------------- ------
Clock To Out Delay             8181

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_Counter_Top         0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__320/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__320/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__321/I                                            GlobalMux                  0      1918               RISE  1       
I__321/O                                            GlobalMux                  154    2073               RISE  1       
I__328/I                                            ClkMux                     0      2073               RISE  1       
I__328/O                                            ClkMux                     309    2381               RISE  1       
r_counter_1_LC_1_12_0/clk                           LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_1_LC_1_12_0/lcout                            LogicCell40_SEQ_MODE_1000  540    2921               FALL  11      
I__269/I                                               LocalMux                   0      2921               FALL  1       
I__269/O                                               LocalMux                   309    3230               FALL  1       
I__277/I                                               InMux                      0      3230               FALL  1       
I__277/O                                               InMux                      217    3447               FALL  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m19_LC_1_13_6/in3    LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m19_LC_1_13_6/lcout  LogicCell40_SEQ_MODE_0000  288    3735               FALL  1       
I__161/I                                               LocalMux                   0      3735               FALL  1       
I__161/O                                               LocalMux                   309    4044               FALL  1       
I__162/I                                               IoInMux                    0      4044               FALL  1       
I__162/O                                               IoInMux                    217    4261               FALL  1       
o_Segment1_A_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001     0      4261               FALL  1       
o_Segment1_A_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001     2006   6267               RISE  1       
o_Segment1_A_obuf_iopad/DIN                            IO_PAD                     0      6267               RISE  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out                 IO_PAD                     1914   8181               RISE  1       
o_Segment1_A                                           Binary_Counter_Top         0      8181               RISE  1       

6.5.2::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8272


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5351
---------------------------- ------
Clock To Out Delay             8272

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_Counter_Top         0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__320/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__320/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__321/I                                            GlobalMux                  0      1918               RISE  1       
I__321/O                                            GlobalMux                  154    2073               RISE  1       
I__328/I                                            ClkMux                     0      2073               RISE  1       
I__328/O                                            ClkMux                     309    2381               RISE  1       
r_counter_3_LC_1_12_4/clk                           LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_3_LC_1_12_4/lcout                            LogicCell40_SEQ_MODE_1000  540    2921               FALL  9       
I__247/I                                               LocalMux                   0      2921               FALL  1       
I__247/O                                               LocalMux                   309    3230               FALL  1       
I__252/I                                               InMux                      0      3230               FALL  1       
I__252/O                                               InMux                      217    3447               FALL  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m18_LC_1_13_5/in1    LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m18_LC_1_13_5/lcout  LogicCell40_SEQ_MODE_0000  379    3826               FALL  1       
I__88/I                                                LocalMux                   0      3826               FALL  1       
I__88/O                                                LocalMux                   309    4135               FALL  1       
I__89/I                                                IoInMux                    0      4135               FALL  1       
I__89/O                                                IoInMux                    217    4352               FALL  1       
o_Segment1_B_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001     0      4352               FALL  1       
o_Segment1_B_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001     2006   6358               RISE  1       
o_Segment1_B_obuf_iopad/DIN                            IO_PAD                     0      6358               RISE  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out                 IO_PAD                     1914   8272               RISE  1       
o_Segment1_B                                           Binary_Counter_Top         0      8272               RISE  1       

6.5.3::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9177


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6256
---------------------------- ------
Clock To Out Delay             9177

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_Counter_Top         0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__320/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__320/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__321/I                                            GlobalMux                  0      1918               RISE  1       
I__321/O                                            GlobalMux                  154    2073               RISE  1       
I__326/I                                            ClkMux                     0      2073               RISE  1       
I__326/O                                            ClkMux                     309    2381               RISE  1       
r_counter_2_LC_1_11_5/clk                           LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_2_LC_1_11_5/lcout                            LogicCell40_SEQ_MODE_1000  540    2921               FALL  10      
I__228/I                                               Odrv4                      0      2921               FALL  1       
I__228/O                                               Odrv4                      372    3293               FALL  1       
I__234/I                                               LocalMux                   0      3293               FALL  1       
I__234/O                                               LocalMux                   309    3602               FALL  1       
I__241/I                                               InMux                      0      3602               FALL  1       
I__241/O                                               InMux                      217    3819               FALL  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m16_LC_2_14_6/in3    LogicCell40_SEQ_MODE_0000  0      3819               FALL  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m16_LC_2_14_6/lcout  LogicCell40_SEQ_MODE_0000  288    4107               FALL  1       
I__221/I                                               Odrv4                      0      4107               FALL  1       
I__221/O                                               Odrv4                      372    4478               FALL  1       
I__222/I                                               Span4Mux_s2_v              0      4478               FALL  1       
I__222/O                                               Span4Mux_s2_v              252    4731               FALL  1       
I__223/I                                               LocalMux                   0      4731               FALL  1       
I__223/O                                               LocalMux                   309    5039               FALL  1       
I__224/I                                               IoInMux                    0      5039               FALL  1       
I__224/O                                               IoInMux                    217    5257               FALL  1       
o_Segment1_C_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001     0      5257               FALL  1       
o_Segment1_C_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001     2006   7263               RISE  1       
o_Segment1_C_obuf_iopad/DIN                            IO_PAD                     0      7263               RISE  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out                 IO_PAD                     1914   9177               RISE  1       
o_Segment1_C                                           Binary_Counter_Top         0      9177               RISE  1       

6.5.4::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9177


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6256
---------------------------- ------
Clock To Out Delay             9177

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_Counter_Top         0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__320/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__320/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__321/I                                            GlobalMux                  0      1918               RISE  1       
I__321/O                                            GlobalMux                  154    2073               RISE  1       
I__326/I                                            ClkMux                     0      2073               RISE  1       
I__326/O                                            ClkMux                     309    2381               RISE  1       
r_counter_2_LC_1_11_5/clk                           LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_2_LC_1_11_5/lcout                            LogicCell40_SEQ_MODE_1000  540    2921               FALL  10      
I__228/I                                               Odrv4                      0      2921               FALL  1       
I__228/O                                               Odrv4                      372    3293               FALL  1       
I__234/I                                               LocalMux                   0      3293               FALL  1       
I__234/O                                               LocalMux                   309    3602               FALL  1       
I__240/I                                               InMux                      0      3602               FALL  1       
I__240/O                                               InMux                      217    3819               FALL  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m14_LC_2_14_2/in3    LogicCell40_SEQ_MODE_0000  0      3819               FALL  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m14_LC_2_14_2/lcout  LogicCell40_SEQ_MODE_0000  288    4107               FALL  1       
I__309/I                                               Odrv4                      0      4107               FALL  1       
I__309/O                                               Odrv4                      372    4478               FALL  1       
I__310/I                                               Span4Mux_s2_v              0      4478               FALL  1       
I__310/O                                               Span4Mux_s2_v              252    4731               FALL  1       
I__311/I                                               LocalMux                   0      4731               FALL  1       
I__311/O                                               LocalMux                   309    5039               FALL  1       
I__312/I                                               IoInMux                    0      5039               FALL  1       
I__312/O                                               IoInMux                    217    5257               FALL  1       
o_Segment1_D_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001     0      5257               FALL  1       
o_Segment1_D_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001     2006   7263               RISE  1       
o_Segment1_D_obuf_iopad/DIN                            IO_PAD                     0      7263               RISE  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out                 IO_PAD                     1914   9177               RISE  1       
o_Segment1_D                                           Binary_Counter_Top         0      9177               RISE  1       

6.5.5::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9177


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6256
---------------------------- ------
Clock To Out Delay             9177

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_Counter_Top         0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__320/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__320/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__321/I                                            GlobalMux                  0      1918               RISE  1       
I__321/O                                            GlobalMux                  154    2073               RISE  1       
I__326/I                                            ClkMux                     0      2073               RISE  1       
I__326/O                                            ClkMux                     309    2381               RISE  1       
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_0_LC_1_11_7/lcout                            LogicCell40_SEQ_MODE_1000  540    2921               FALL  12      
I__289/I                                               Odrv4                      0      2921               FALL  1       
I__289/O                                               Odrv4                      372    3293               FALL  1       
I__297/I                                               LocalMux                   0      3293               FALL  1       
I__297/O                                               LocalMux                   309    3602               FALL  1       
I__302/I                                               InMux                      0      3602               FALL  1       
I__302/O                                               InMux                      217    3819               FALL  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m11_LC_2_14_5/in3    LogicCell40_SEQ_MODE_0000  0      3819               FALL  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000  288    4107               FALL  1       
I__305/I                                               Odrv4                      0      4107               FALL  1       
I__305/O                                               Odrv4                      372    4478               FALL  1       
I__306/I                                               Span4Mux_s2_v              0      4478               FALL  1       
I__306/O                                               Span4Mux_s2_v              252    4731               FALL  1       
I__307/I                                               LocalMux                   0      4731               FALL  1       
I__307/O                                               LocalMux                   309    5039               FALL  1       
I__308/I                                               IoInMux                    0      5039               FALL  1       
I__308/O                                               IoInMux                    217    5257               FALL  1       
o_Segment1_E_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001     0      5257               FALL  1       
o_Segment1_E_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001     2006   7263               RISE  1       
o_Segment1_E_obuf_iopad/DIN                            IO_PAD                     0      7263               RISE  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out                 IO_PAD                     1914   9177               RISE  1       
o_Segment1_E                                           Binary_Counter_Top         0      9177               RISE  1       

6.5.6::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8552


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5631
---------------------------- ------
Clock To Out Delay             8552

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_Counter_Top         0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__320/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__320/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__321/I                                            GlobalMux                  0      1918               RISE  1       
I__321/O                                            GlobalMux                  154    2073               RISE  1       
I__328/I                                            ClkMux                     0      2073               RISE  1       
I__328/O                                            ClkMux                     309    2381               RISE  1       
r_counter_1_LC_1_12_0/clk                           LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_1_LC_1_12_0/lcout                           LogicCell40_SEQ_MODE_1000  540    2921               FALL  11      
I__270/I                                              Odrv4                      0      2921               FALL  1       
I__270/O                                              Odrv4                      372    3293               FALL  1       
I__278/I                                              LocalMux                   0      3293               FALL  1       
I__278/O                                              LocalMux                   309    3602               FALL  1       
I__282/I                                              InMux                      0      3602               FALL  1       
I__282/O                                              InMux                      217    3819               FALL  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m9_LC_1_14_6/in3    LogicCell40_SEQ_MODE_0000  0      3819               FALL  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m9_LC_1_14_6/lcout  LogicCell40_SEQ_MODE_0000  288    4107               FALL  1       
I__157/I                                              LocalMux                   0      4107               FALL  1       
I__157/O                                              LocalMux                   309    4415               FALL  1       
I__158/I                                              IoInMux                    0      4415               FALL  1       
I__158/O                                              IoInMux                    217    4633               FALL  1       
o_Segment1_F_obuf_preio/DOUT0                         PRE_IO_PIN_TYPE_011001     0      4633               FALL  1       
o_Segment1_F_obuf_preio/PADOUT                        PRE_IO_PIN_TYPE_011001     2006   6638               RISE  1       
o_Segment1_F_obuf_iopad/DIN                           IO_PAD                     0      6638               RISE  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out                IO_PAD                     1914   8552               RISE  1       
o_Segment1_F                                          Binary_Counter_Top         0      8552               RISE  1       

6.5.7::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8552


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5631
---------------------------- ------
Clock To Out Delay             8552

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Binary_Counter_Top         0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__320/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__320/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__321/I                                            GlobalMux                  0      1918               RISE  1       
I__321/O                                            GlobalMux                  154    2073               RISE  1       
I__326/I                                            ClkMux                     0      2073               RISE  1       
I__326/O                                            ClkMux                     309    2381               RISE  1       
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_0_LC_1_11_7/lcout                           LogicCell40_SEQ_MODE_1000  540    2921               FALL  12      
I__288/I                                              Odrv4                      0      2921               FALL  1       
I__288/O                                              Odrv4                      372    3293               FALL  1       
I__296/I                                              LocalMux                   0      3293               FALL  1       
I__296/O                                              LocalMux                   309    3602               FALL  1       
I__300/I                                              InMux                      0      3602               FALL  1       
I__300/O                                              InMux                      217    3819               FALL  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m5_LC_1_14_5/in3    LogicCell40_SEQ_MODE_0000  0      3819               FALL  1       
disp_seg_Inst.r_Hex_Encoding_6_0__m5_LC_1_14_5/lcout  LogicCell40_SEQ_MODE_0000  288    4107               FALL  1       
I__159/I                                              LocalMux                   0      4107               FALL  1       
I__159/O                                              LocalMux                   309    4415               FALL  1       
I__160/I                                              IoInMux                    0      4415               FALL  1       
I__160/O                                              IoInMux                    217    4633               FALL  1       
o_Segment1_G_obuf_preio/DOUT0                         PRE_IO_PIN_TYPE_011001     0      4633               FALL  1       
o_Segment1_G_obuf_preio/PADOUT                        PRE_IO_PIN_TYPE_011001     2006   6638               RISE  1       
o_Segment1_G_obuf_iopad/DIN                           IO_PAD                     0      6638               RISE  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out                IO_PAD                     1914   8552               RISE  1       
o_Segment1_G                                          Binary_Counter_Top         0      8552               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_1_LC_2_8_7/sr
Capture Clock    : debounce_Inst.r_counter_1_LC_2_8_7/clk
Setup Constraint : 40000p
Path slack       : 35154p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout                          LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__195/I                                                           LocalMux                       0              2921  35154  RISE       1
I__195/O                                                           LocalMux                     330              3251  35154  RISE       1
I__198/I                                                           InMux                          0              3251  35154  RISE       1
I__198/O                                                           InMux                        259              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/in0                    LogicCell40_SEQ_MODE_0000      0              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/lcout                  LogicCell40_SEQ_MODE_0000    449              3959  35154  RISE       1
I__80/I                                                            LocalMux                       0              3959  35154  RISE       1
I__80/O                                                            LocalMux                     330              4289  35154  RISE       1
I__81/I                                                            InMux                          0              4289  35154  RISE       1
I__81/O                                                            InMux                        259              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/in3                   LogicCell40_SEQ_MODE_0000      0              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  35154  FALL       1
I__70/I                                                            CascadeMux                     0              4822  35154  FALL       1
I__70/O                                                            CascadeMux                     0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in2                LogicCell40_SEQ_MODE_0000      0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5201  35154  RISE       1
I__68/I                                                            LocalMux                       0              5201  35154  RISE       1
I__68/O                                                            LocalMux                     330              5530  35154  RISE       1
I__69/I                                                            IoInMux                        0              5530  35154  RISE       1
I__69/O                                                            IoInMux                      259              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6407  35154  RISE      18
I__313/I                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__313/O                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__314/I                                                           GlobalMux                      0              6407  35154  RISE       1
I__314/O                                                           GlobalMux                    154              6561  35154  RISE       1
I__315/I                                                           SRMux                          0              6561  35154  RISE       1
I__315/O                                                           SRMux                        463              7024  35154  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/sr                              LogicCell40_SEQ_MODE_1000      0              7024  35154  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_0_LC_1_10_6/sr
Capture Clock    : debounce_Inst.r_counter_0_LC_1_10_6/clk
Setup Constraint : 40000p
Path slack       : 35154p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout                          LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__195/I                                                           LocalMux                       0              2921  35154  RISE       1
I__195/O                                                           LocalMux                     330              3251  35154  RISE       1
I__198/I                                                           InMux                          0              3251  35154  RISE       1
I__198/O                                                           InMux                        259              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/in0                    LogicCell40_SEQ_MODE_0000      0              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/lcout                  LogicCell40_SEQ_MODE_0000    449              3959  35154  RISE       1
I__80/I                                                            LocalMux                       0              3959  35154  RISE       1
I__80/O                                                            LocalMux                     330              4289  35154  RISE       1
I__81/I                                                            InMux                          0              4289  35154  RISE       1
I__81/O                                                            InMux                        259              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/in3                   LogicCell40_SEQ_MODE_0000      0              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  35154  FALL       1
I__70/I                                                            CascadeMux                     0              4822  35154  FALL       1
I__70/O                                                            CascadeMux                     0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in2                LogicCell40_SEQ_MODE_0000      0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5201  35154  RISE       1
I__68/I                                                            LocalMux                       0              5201  35154  RISE       1
I__68/O                                                            LocalMux                     330              5530  35154  RISE       1
I__69/I                                                            IoInMux                        0              5530  35154  RISE       1
I__69/O                                                            IoInMux                      259              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6407  35154  RISE      18
I__313/I                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__313/O                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__314/I                                                           GlobalMux                      0              6407  35154  RISE       1
I__314/O                                                           GlobalMux                    154              6561  35154  RISE       1
I__316/I                                                           SRMux                          0              6561  35154  RISE       1
I__316/O                                                           SRMux                        463              7024  35154  RISE       1
debounce_Inst.r_counter_0_LC_1_10_6/sr                             LogicCell40_SEQ_MODE_1000      0              7024  35154  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_0_LC_1_10_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_8_LC_2_9_7/sr
Capture Clock    : debounce_Inst.r_counter_8_LC_2_9_7/clk
Setup Constraint : 40000p
Path slack       : 35154p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout                          LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__195/I                                                           LocalMux                       0              2921  35154  RISE       1
I__195/O                                                           LocalMux                     330              3251  35154  RISE       1
I__198/I                                                           InMux                          0              3251  35154  RISE       1
I__198/O                                                           InMux                        259              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/in0                    LogicCell40_SEQ_MODE_0000      0              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/lcout                  LogicCell40_SEQ_MODE_0000    449              3959  35154  RISE       1
I__80/I                                                            LocalMux                       0              3959  35154  RISE       1
I__80/O                                                            LocalMux                     330              4289  35154  RISE       1
I__81/I                                                            InMux                          0              4289  35154  RISE       1
I__81/O                                                            InMux                        259              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/in3                   LogicCell40_SEQ_MODE_0000      0              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  35154  FALL       1
I__70/I                                                            CascadeMux                     0              4822  35154  FALL       1
I__70/O                                                            CascadeMux                     0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in2                LogicCell40_SEQ_MODE_0000      0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5201  35154  RISE       1
I__68/I                                                            LocalMux                       0              5201  35154  RISE       1
I__68/O                                                            LocalMux                     330              5530  35154  RISE       1
I__69/I                                                            IoInMux                        0              5530  35154  RISE       1
I__69/O                                                            IoInMux                      259              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6407  35154  RISE      18
I__313/I                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__313/O                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__314/I                                                           GlobalMux                      0              6407  35154  RISE       1
I__314/O                                                           GlobalMux                    154              6561  35154  RISE       1
I__317/I                                                           SRMux                          0              6561  35154  RISE       1
I__317/O                                                           SRMux                        463              7024  35154  RISE       1
debounce_Inst.r_counter_8_LC_2_9_7/sr                              LogicCell40_SEQ_MODE_1000      0              7024  35154  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_8_LC_2_9_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_7_LC_2_9_6/sr
Capture Clock    : debounce_Inst.r_counter_7_LC_2_9_6/clk
Setup Constraint : 40000p
Path slack       : 35154p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout                          LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__195/I                                                           LocalMux                       0              2921  35154  RISE       1
I__195/O                                                           LocalMux                     330              3251  35154  RISE       1
I__198/I                                                           InMux                          0              3251  35154  RISE       1
I__198/O                                                           InMux                        259              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/in0                    LogicCell40_SEQ_MODE_0000      0              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/lcout                  LogicCell40_SEQ_MODE_0000    449              3959  35154  RISE       1
I__80/I                                                            LocalMux                       0              3959  35154  RISE       1
I__80/O                                                            LocalMux                     330              4289  35154  RISE       1
I__81/I                                                            InMux                          0              4289  35154  RISE       1
I__81/O                                                            InMux                        259              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/in3                   LogicCell40_SEQ_MODE_0000      0              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  35154  FALL       1
I__70/I                                                            CascadeMux                     0              4822  35154  FALL       1
I__70/O                                                            CascadeMux                     0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in2                LogicCell40_SEQ_MODE_0000      0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5201  35154  RISE       1
I__68/I                                                            LocalMux                       0              5201  35154  RISE       1
I__68/O                                                            LocalMux                     330              5530  35154  RISE       1
I__69/I                                                            IoInMux                        0              5530  35154  RISE       1
I__69/O                                                            IoInMux                      259              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6407  35154  RISE      18
I__313/I                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__313/O                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__314/I                                                           GlobalMux                      0              6407  35154  RISE       1
I__314/O                                                           GlobalMux                    154              6561  35154  RISE       1
I__317/I                                                           SRMux                          0              6561  35154  RISE       1
I__317/O                                                           SRMux                        463              7024  35154  RISE       1
debounce_Inst.r_counter_7_LC_2_9_6/sr                              LogicCell40_SEQ_MODE_1000      0              7024  35154  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_7_LC_2_9_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_6_LC_2_9_5/sr
Capture Clock    : debounce_Inst.r_counter_6_LC_2_9_5/clk
Setup Constraint : 40000p
Path slack       : 35154p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout                          LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__195/I                                                           LocalMux                       0              2921  35154  RISE       1
I__195/O                                                           LocalMux                     330              3251  35154  RISE       1
I__198/I                                                           InMux                          0              3251  35154  RISE       1
I__198/O                                                           InMux                        259              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/in0                    LogicCell40_SEQ_MODE_0000      0              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/lcout                  LogicCell40_SEQ_MODE_0000    449              3959  35154  RISE       1
I__80/I                                                            LocalMux                       0              3959  35154  RISE       1
I__80/O                                                            LocalMux                     330              4289  35154  RISE       1
I__81/I                                                            InMux                          0              4289  35154  RISE       1
I__81/O                                                            InMux                        259              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/in3                   LogicCell40_SEQ_MODE_0000      0              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  35154  FALL       1
I__70/I                                                            CascadeMux                     0              4822  35154  FALL       1
I__70/O                                                            CascadeMux                     0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in2                LogicCell40_SEQ_MODE_0000      0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5201  35154  RISE       1
I__68/I                                                            LocalMux                       0              5201  35154  RISE       1
I__68/O                                                            LocalMux                     330              5530  35154  RISE       1
I__69/I                                                            IoInMux                        0              5530  35154  RISE       1
I__69/O                                                            IoInMux                      259              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6407  35154  RISE      18
I__313/I                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__313/O                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__314/I                                                           GlobalMux                      0              6407  35154  RISE       1
I__314/O                                                           GlobalMux                    154              6561  35154  RISE       1
I__317/I                                                           SRMux                          0              6561  35154  RISE       1
I__317/O                                                           SRMux                        463              7024  35154  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/sr                              LogicCell40_SEQ_MODE_1000      0              7024  35154  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_5_LC_2_9_4/sr
Capture Clock    : debounce_Inst.r_counter_5_LC_2_9_4/clk
Setup Constraint : 40000p
Path slack       : 35154p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout                          LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__195/I                                                           LocalMux                       0              2921  35154  RISE       1
I__195/O                                                           LocalMux                     330              3251  35154  RISE       1
I__198/I                                                           InMux                          0              3251  35154  RISE       1
I__198/O                                                           InMux                        259              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/in0                    LogicCell40_SEQ_MODE_0000      0              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/lcout                  LogicCell40_SEQ_MODE_0000    449              3959  35154  RISE       1
I__80/I                                                            LocalMux                       0              3959  35154  RISE       1
I__80/O                                                            LocalMux                     330              4289  35154  RISE       1
I__81/I                                                            InMux                          0              4289  35154  RISE       1
I__81/O                                                            InMux                        259              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/in3                   LogicCell40_SEQ_MODE_0000      0              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  35154  FALL       1
I__70/I                                                            CascadeMux                     0              4822  35154  FALL       1
I__70/O                                                            CascadeMux                     0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in2                LogicCell40_SEQ_MODE_0000      0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5201  35154  RISE       1
I__68/I                                                            LocalMux                       0              5201  35154  RISE       1
I__68/O                                                            LocalMux                     330              5530  35154  RISE       1
I__69/I                                                            IoInMux                        0              5530  35154  RISE       1
I__69/O                                                            IoInMux                      259              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6407  35154  RISE      18
I__313/I                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__313/O                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__314/I                                                           GlobalMux                      0              6407  35154  RISE       1
I__314/O                                                           GlobalMux                    154              6561  35154  RISE       1
I__317/I                                                           SRMux                          0              6561  35154  RISE       1
I__317/O                                                           SRMux                        463              7024  35154  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/sr                              LogicCell40_SEQ_MODE_1000      0              7024  35154  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_4_LC_2_9_3/sr
Capture Clock    : debounce_Inst.r_counter_4_LC_2_9_3/clk
Setup Constraint : 40000p
Path slack       : 35154p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout                          LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__195/I                                                           LocalMux                       0              2921  35154  RISE       1
I__195/O                                                           LocalMux                     330              3251  35154  RISE       1
I__198/I                                                           InMux                          0              3251  35154  RISE       1
I__198/O                                                           InMux                        259              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/in0                    LogicCell40_SEQ_MODE_0000      0              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/lcout                  LogicCell40_SEQ_MODE_0000    449              3959  35154  RISE       1
I__80/I                                                            LocalMux                       0              3959  35154  RISE       1
I__80/O                                                            LocalMux                     330              4289  35154  RISE       1
I__81/I                                                            InMux                          0              4289  35154  RISE       1
I__81/O                                                            InMux                        259              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/in3                   LogicCell40_SEQ_MODE_0000      0              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  35154  FALL       1
I__70/I                                                            CascadeMux                     0              4822  35154  FALL       1
I__70/O                                                            CascadeMux                     0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in2                LogicCell40_SEQ_MODE_0000      0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5201  35154  RISE       1
I__68/I                                                            LocalMux                       0              5201  35154  RISE       1
I__68/O                                                            LocalMux                     330              5530  35154  RISE       1
I__69/I                                                            IoInMux                        0              5530  35154  RISE       1
I__69/O                                                            IoInMux                      259              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6407  35154  RISE      18
I__313/I                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__313/O                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__314/I                                                           GlobalMux                      0              6407  35154  RISE       1
I__314/O                                                           GlobalMux                    154              6561  35154  RISE       1
I__317/I                                                           SRMux                          0              6561  35154  RISE       1
I__317/O                                                           SRMux                        463              7024  35154  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/sr                              LogicCell40_SEQ_MODE_1000      0              7024  35154  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_3_LC_2_9_2/sr
Capture Clock    : debounce_Inst.r_counter_3_LC_2_9_2/clk
Setup Constraint : 40000p
Path slack       : 35154p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout                          LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__195/I                                                           LocalMux                       0              2921  35154  RISE       1
I__195/O                                                           LocalMux                     330              3251  35154  RISE       1
I__198/I                                                           InMux                          0              3251  35154  RISE       1
I__198/O                                                           InMux                        259              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/in0                    LogicCell40_SEQ_MODE_0000      0              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/lcout                  LogicCell40_SEQ_MODE_0000    449              3959  35154  RISE       1
I__80/I                                                            LocalMux                       0              3959  35154  RISE       1
I__80/O                                                            LocalMux                     330              4289  35154  RISE       1
I__81/I                                                            InMux                          0              4289  35154  RISE       1
I__81/O                                                            InMux                        259              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/in3                   LogicCell40_SEQ_MODE_0000      0              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  35154  FALL       1
I__70/I                                                            CascadeMux                     0              4822  35154  FALL       1
I__70/O                                                            CascadeMux                     0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in2                LogicCell40_SEQ_MODE_0000      0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5201  35154  RISE       1
I__68/I                                                            LocalMux                       0              5201  35154  RISE       1
I__68/O                                                            LocalMux                     330              5530  35154  RISE       1
I__69/I                                                            IoInMux                        0              5530  35154  RISE       1
I__69/O                                                            IoInMux                      259              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6407  35154  RISE      18
I__313/I                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__313/O                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__314/I                                                           GlobalMux                      0              6407  35154  RISE       1
I__314/O                                                           GlobalMux                    154              6561  35154  RISE       1
I__317/I                                                           SRMux                          0              6561  35154  RISE       1
I__317/O                                                           SRMux                        463              7024  35154  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/sr                              LogicCell40_SEQ_MODE_1000      0              7024  35154  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_2_LC_2_9_1/sr
Capture Clock    : debounce_Inst.r_counter_2_LC_2_9_1/clk
Setup Constraint : 40000p
Path slack       : 35154p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout                          LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__195/I                                                           LocalMux                       0              2921  35154  RISE       1
I__195/O                                                           LocalMux                     330              3251  35154  RISE       1
I__198/I                                                           InMux                          0              3251  35154  RISE       1
I__198/O                                                           InMux                        259              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/in0                    LogicCell40_SEQ_MODE_0000      0              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/lcout                  LogicCell40_SEQ_MODE_0000    449              3959  35154  RISE       1
I__80/I                                                            LocalMux                       0              3959  35154  RISE       1
I__80/O                                                            LocalMux                     330              4289  35154  RISE       1
I__81/I                                                            InMux                          0              4289  35154  RISE       1
I__81/O                                                            InMux                        259              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/in3                   LogicCell40_SEQ_MODE_0000      0              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  35154  FALL       1
I__70/I                                                            CascadeMux                     0              4822  35154  FALL       1
I__70/O                                                            CascadeMux                     0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in2                LogicCell40_SEQ_MODE_0000      0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5201  35154  RISE       1
I__68/I                                                            LocalMux                       0              5201  35154  RISE       1
I__68/O                                                            LocalMux                     330              5530  35154  RISE       1
I__69/I                                                            IoInMux                        0              5530  35154  RISE       1
I__69/O                                                            IoInMux                      259              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6407  35154  RISE      18
I__313/I                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__313/O                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__314/I                                                           GlobalMux                      0              6407  35154  RISE       1
I__314/O                                                           GlobalMux                    154              6561  35154  RISE       1
I__317/I                                                           SRMux                          0              6561  35154  RISE       1
I__317/O                                                           SRMux                        463              7024  35154  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/sr                              LogicCell40_SEQ_MODE_1000      0              7024  35154  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_16_LC_2_10_7/sr
Capture Clock    : debounce_Inst.r_counter_16_LC_2_10_7/clk
Setup Constraint : 40000p
Path slack       : 35154p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout                          LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__195/I                                                           LocalMux                       0              2921  35154  RISE       1
I__195/O                                                           LocalMux                     330              3251  35154  RISE       1
I__198/I                                                           InMux                          0              3251  35154  RISE       1
I__198/O                                                           InMux                        259              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/in0                    LogicCell40_SEQ_MODE_0000      0              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/lcout                  LogicCell40_SEQ_MODE_0000    449              3959  35154  RISE       1
I__80/I                                                            LocalMux                       0              3959  35154  RISE       1
I__80/O                                                            LocalMux                     330              4289  35154  RISE       1
I__81/I                                                            InMux                          0              4289  35154  RISE       1
I__81/O                                                            InMux                        259              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/in3                   LogicCell40_SEQ_MODE_0000      0              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  35154  FALL       1
I__70/I                                                            CascadeMux                     0              4822  35154  FALL       1
I__70/O                                                            CascadeMux                     0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in2                LogicCell40_SEQ_MODE_0000      0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5201  35154  RISE       1
I__68/I                                                            LocalMux                       0              5201  35154  RISE       1
I__68/O                                                            LocalMux                     330              5530  35154  RISE       1
I__69/I                                                            IoInMux                        0              5530  35154  RISE       1
I__69/O                                                            IoInMux                      259              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6407  35154  RISE      18
I__313/I                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__313/O                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__314/I                                                           GlobalMux                      0              6407  35154  RISE       1
I__314/O                                                           GlobalMux                    154              6561  35154  RISE       1
I__318/I                                                           SRMux                          0              6561  35154  RISE       1
I__318/O                                                           SRMux                        463              7024  35154  RISE       1
debounce_Inst.r_counter_16_LC_2_10_7/sr                            LogicCell40_SEQ_MODE_1000      0              7024  35154  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_16_LC_2_10_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_15_LC_2_10_6/sr
Capture Clock    : debounce_Inst.r_counter_15_LC_2_10_6/clk
Setup Constraint : 40000p
Path slack       : 35154p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout                          LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__195/I                                                           LocalMux                       0              2921  35154  RISE       1
I__195/O                                                           LocalMux                     330              3251  35154  RISE       1
I__198/I                                                           InMux                          0              3251  35154  RISE       1
I__198/O                                                           InMux                        259              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/in0                    LogicCell40_SEQ_MODE_0000      0              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/lcout                  LogicCell40_SEQ_MODE_0000    449              3959  35154  RISE       1
I__80/I                                                            LocalMux                       0              3959  35154  RISE       1
I__80/O                                                            LocalMux                     330              4289  35154  RISE       1
I__81/I                                                            InMux                          0              4289  35154  RISE       1
I__81/O                                                            InMux                        259              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/in3                   LogicCell40_SEQ_MODE_0000      0              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  35154  FALL       1
I__70/I                                                            CascadeMux                     0              4822  35154  FALL       1
I__70/O                                                            CascadeMux                     0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in2                LogicCell40_SEQ_MODE_0000      0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5201  35154  RISE       1
I__68/I                                                            LocalMux                       0              5201  35154  RISE       1
I__68/O                                                            LocalMux                     330              5530  35154  RISE       1
I__69/I                                                            IoInMux                        0              5530  35154  RISE       1
I__69/O                                                            IoInMux                      259              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6407  35154  RISE      18
I__313/I                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__313/O                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__314/I                                                           GlobalMux                      0              6407  35154  RISE       1
I__314/O                                                           GlobalMux                    154              6561  35154  RISE       1
I__318/I                                                           SRMux                          0              6561  35154  RISE       1
I__318/O                                                           SRMux                        463              7024  35154  RISE       1
debounce_Inst.r_counter_15_LC_2_10_6/sr                            LogicCell40_SEQ_MODE_1000      0              7024  35154  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_15_LC_2_10_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_14_LC_2_10_5/sr
Capture Clock    : debounce_Inst.r_counter_14_LC_2_10_5/clk
Setup Constraint : 40000p
Path slack       : 35154p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout                          LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__195/I                                                           LocalMux                       0              2921  35154  RISE       1
I__195/O                                                           LocalMux                     330              3251  35154  RISE       1
I__198/I                                                           InMux                          0              3251  35154  RISE       1
I__198/O                                                           InMux                        259              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/in0                    LogicCell40_SEQ_MODE_0000      0              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/lcout                  LogicCell40_SEQ_MODE_0000    449              3959  35154  RISE       1
I__80/I                                                            LocalMux                       0              3959  35154  RISE       1
I__80/O                                                            LocalMux                     330              4289  35154  RISE       1
I__81/I                                                            InMux                          0              4289  35154  RISE       1
I__81/O                                                            InMux                        259              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/in3                   LogicCell40_SEQ_MODE_0000      0              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  35154  FALL       1
I__70/I                                                            CascadeMux                     0              4822  35154  FALL       1
I__70/O                                                            CascadeMux                     0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in2                LogicCell40_SEQ_MODE_0000      0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5201  35154  RISE       1
I__68/I                                                            LocalMux                       0              5201  35154  RISE       1
I__68/O                                                            LocalMux                     330              5530  35154  RISE       1
I__69/I                                                            IoInMux                        0              5530  35154  RISE       1
I__69/O                                                            IoInMux                      259              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6407  35154  RISE      18
I__313/I                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__313/O                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__314/I                                                           GlobalMux                      0              6407  35154  RISE       1
I__314/O                                                           GlobalMux                    154              6561  35154  RISE       1
I__318/I                                                           SRMux                          0              6561  35154  RISE       1
I__318/O                                                           SRMux                        463              7024  35154  RISE       1
debounce_Inst.r_counter_14_LC_2_10_5/sr                            LogicCell40_SEQ_MODE_1000      0              7024  35154  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_14_LC_2_10_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_13_LC_2_10_4/sr
Capture Clock    : debounce_Inst.r_counter_13_LC_2_10_4/clk
Setup Constraint : 40000p
Path slack       : 35154p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout                          LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__195/I                                                           LocalMux                       0              2921  35154  RISE       1
I__195/O                                                           LocalMux                     330              3251  35154  RISE       1
I__198/I                                                           InMux                          0              3251  35154  RISE       1
I__198/O                                                           InMux                        259              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/in0                    LogicCell40_SEQ_MODE_0000      0              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/lcout                  LogicCell40_SEQ_MODE_0000    449              3959  35154  RISE       1
I__80/I                                                            LocalMux                       0              3959  35154  RISE       1
I__80/O                                                            LocalMux                     330              4289  35154  RISE       1
I__81/I                                                            InMux                          0              4289  35154  RISE       1
I__81/O                                                            InMux                        259              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/in3                   LogicCell40_SEQ_MODE_0000      0              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  35154  FALL       1
I__70/I                                                            CascadeMux                     0              4822  35154  FALL       1
I__70/O                                                            CascadeMux                     0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in2                LogicCell40_SEQ_MODE_0000      0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5201  35154  RISE       1
I__68/I                                                            LocalMux                       0              5201  35154  RISE       1
I__68/O                                                            LocalMux                     330              5530  35154  RISE       1
I__69/I                                                            IoInMux                        0              5530  35154  RISE       1
I__69/O                                                            IoInMux                      259              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6407  35154  RISE      18
I__313/I                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__313/O                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__314/I                                                           GlobalMux                      0              6407  35154  RISE       1
I__314/O                                                           GlobalMux                    154              6561  35154  RISE       1
I__318/I                                                           SRMux                          0              6561  35154  RISE       1
I__318/O                                                           SRMux                        463              7024  35154  RISE       1
debounce_Inst.r_counter_13_LC_2_10_4/sr                            LogicCell40_SEQ_MODE_1000      0              7024  35154  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_13_LC_2_10_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_12_LC_2_10_3/sr
Capture Clock    : debounce_Inst.r_counter_12_LC_2_10_3/clk
Setup Constraint : 40000p
Path slack       : 35154p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout                          LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__195/I                                                           LocalMux                       0              2921  35154  RISE       1
I__195/O                                                           LocalMux                     330              3251  35154  RISE       1
I__198/I                                                           InMux                          0              3251  35154  RISE       1
I__198/O                                                           InMux                        259              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/in0                    LogicCell40_SEQ_MODE_0000      0              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/lcout                  LogicCell40_SEQ_MODE_0000    449              3959  35154  RISE       1
I__80/I                                                            LocalMux                       0              3959  35154  RISE       1
I__80/O                                                            LocalMux                     330              4289  35154  RISE       1
I__81/I                                                            InMux                          0              4289  35154  RISE       1
I__81/O                                                            InMux                        259              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/in3                   LogicCell40_SEQ_MODE_0000      0              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  35154  FALL       1
I__70/I                                                            CascadeMux                     0              4822  35154  FALL       1
I__70/O                                                            CascadeMux                     0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in2                LogicCell40_SEQ_MODE_0000      0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5201  35154  RISE       1
I__68/I                                                            LocalMux                       0              5201  35154  RISE       1
I__68/O                                                            LocalMux                     330              5530  35154  RISE       1
I__69/I                                                            IoInMux                        0              5530  35154  RISE       1
I__69/O                                                            IoInMux                      259              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6407  35154  RISE      18
I__313/I                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__313/O                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__314/I                                                           GlobalMux                      0              6407  35154  RISE       1
I__314/O                                                           GlobalMux                    154              6561  35154  RISE       1
I__318/I                                                           SRMux                          0              6561  35154  RISE       1
I__318/O                                                           SRMux                        463              7024  35154  RISE       1
debounce_Inst.r_counter_12_LC_2_10_3/sr                            LogicCell40_SEQ_MODE_1000      0              7024  35154  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_12_LC_2_10_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_11_LC_2_10_2/sr
Capture Clock    : debounce_Inst.r_counter_11_LC_2_10_2/clk
Setup Constraint : 40000p
Path slack       : 35154p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout                          LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__195/I                                                           LocalMux                       0              2921  35154  RISE       1
I__195/O                                                           LocalMux                     330              3251  35154  RISE       1
I__198/I                                                           InMux                          0              3251  35154  RISE       1
I__198/O                                                           InMux                        259              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/in0                    LogicCell40_SEQ_MODE_0000      0              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/lcout                  LogicCell40_SEQ_MODE_0000    449              3959  35154  RISE       1
I__80/I                                                            LocalMux                       0              3959  35154  RISE       1
I__80/O                                                            LocalMux                     330              4289  35154  RISE       1
I__81/I                                                            InMux                          0              4289  35154  RISE       1
I__81/O                                                            InMux                        259              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/in3                   LogicCell40_SEQ_MODE_0000      0              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  35154  FALL       1
I__70/I                                                            CascadeMux                     0              4822  35154  FALL       1
I__70/O                                                            CascadeMux                     0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in2                LogicCell40_SEQ_MODE_0000      0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5201  35154  RISE       1
I__68/I                                                            LocalMux                       0              5201  35154  RISE       1
I__68/O                                                            LocalMux                     330              5530  35154  RISE       1
I__69/I                                                            IoInMux                        0              5530  35154  RISE       1
I__69/O                                                            IoInMux                      259              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6407  35154  RISE      18
I__313/I                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__313/O                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__314/I                                                           GlobalMux                      0              6407  35154  RISE       1
I__314/O                                                           GlobalMux                    154              6561  35154  RISE       1
I__318/I                                                           SRMux                          0              6561  35154  RISE       1
I__318/O                                                           SRMux                        463              7024  35154  RISE       1
debounce_Inst.r_counter_11_LC_2_10_2/sr                            LogicCell40_SEQ_MODE_1000      0              7024  35154  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_11_LC_2_10_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_10_LC_2_10_1/sr
Capture Clock    : debounce_Inst.r_counter_10_LC_2_10_1/clk
Setup Constraint : 40000p
Path slack       : 35154p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout                          LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__195/I                                                           LocalMux                       0              2921  35154  RISE       1
I__195/O                                                           LocalMux                     330              3251  35154  RISE       1
I__198/I                                                           InMux                          0              3251  35154  RISE       1
I__198/O                                                           InMux                        259              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/in0                    LogicCell40_SEQ_MODE_0000      0              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/lcout                  LogicCell40_SEQ_MODE_0000    449              3959  35154  RISE       1
I__80/I                                                            LocalMux                       0              3959  35154  RISE       1
I__80/O                                                            LocalMux                     330              4289  35154  RISE       1
I__81/I                                                            InMux                          0              4289  35154  RISE       1
I__81/O                                                            InMux                        259              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/in3                   LogicCell40_SEQ_MODE_0000      0              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  35154  FALL       1
I__70/I                                                            CascadeMux                     0              4822  35154  FALL       1
I__70/O                                                            CascadeMux                     0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in2                LogicCell40_SEQ_MODE_0000      0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5201  35154  RISE       1
I__68/I                                                            LocalMux                       0              5201  35154  RISE       1
I__68/O                                                            LocalMux                     330              5530  35154  RISE       1
I__69/I                                                            IoInMux                        0              5530  35154  RISE       1
I__69/O                                                            IoInMux                      259              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6407  35154  RISE      18
I__313/I                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__313/O                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__314/I                                                           GlobalMux                      0              6407  35154  RISE       1
I__314/O                                                           GlobalMux                    154              6561  35154  RISE       1
I__318/I                                                           SRMux                          0              6561  35154  RISE       1
I__318/O                                                           SRMux                        463              7024  35154  RISE       1
debounce_Inst.r_counter_10_LC_2_10_1/sr                            LogicCell40_SEQ_MODE_1000      0              7024  35154  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_10_LC_2_10_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_9_LC_2_10_0/sr
Capture Clock    : debounce_Inst.r_counter_9_LC_2_10_0/clk
Setup Constraint : 40000p
Path slack       : 35154p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout                          LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__195/I                                                           LocalMux                       0              2921  35154  RISE       1
I__195/O                                                           LocalMux                     330              3251  35154  RISE       1
I__198/I                                                           InMux                          0              3251  35154  RISE       1
I__198/O                                                           InMux                        259              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/in0                    LogicCell40_SEQ_MODE_0000      0              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/lcout                  LogicCell40_SEQ_MODE_0000    449              3959  35154  RISE       1
I__80/I                                                            LocalMux                       0              3959  35154  RISE       1
I__80/O                                                            LocalMux                     330              4289  35154  RISE       1
I__81/I                                                            InMux                          0              4289  35154  RISE       1
I__81/O                                                            InMux                        259              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/in3                   LogicCell40_SEQ_MODE_0000      0              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  35154  FALL       1
I__70/I                                                            CascadeMux                     0              4822  35154  FALL       1
I__70/O                                                            CascadeMux                     0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in2                LogicCell40_SEQ_MODE_0000      0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5201  35154  RISE       1
I__68/I                                                            LocalMux                       0              5201  35154  RISE       1
I__68/O                                                            LocalMux                     330              5530  35154  RISE       1
I__69/I                                                            IoInMux                        0              5530  35154  RISE       1
I__69/O                                                            IoInMux                      259              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6407  35154  RISE      18
I__313/I                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__313/O                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__314/I                                                           GlobalMux                      0              6407  35154  RISE       1
I__314/O                                                           GlobalMux                    154              6561  35154  RISE       1
I__318/I                                                           SRMux                          0              6561  35154  RISE       1
I__318/O                                                           SRMux                        463              7024  35154  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/sr                             LogicCell40_SEQ_MODE_1000      0              7024  35154  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_17_LC_2_11_0/sr
Capture Clock    : debounce_Inst.r_counter_17_LC_2_11_0/clk
Setup Constraint : 40000p
Path slack       : 35154p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout                          LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__195/I                                                           LocalMux                       0              2921  35154  RISE       1
I__195/O                                                           LocalMux                     330              3251  35154  RISE       1
I__198/I                                                           InMux                          0              3251  35154  RISE       1
I__198/O                                                           InMux                        259              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/in0                    LogicCell40_SEQ_MODE_0000      0              3510  35154  RISE       1
debounce_Inst.r_counter_RNIOQBC1_8_LC_1_9_2/lcout                  LogicCell40_SEQ_MODE_0000    449              3959  35154  RISE       1
I__80/I                                                            LocalMux                       0              3959  35154  RISE       1
I__80/O                                                            LocalMux                     330              4289  35154  RISE       1
I__81/I                                                            InMux                          0              4289  35154  RISE       1
I__81/O                                                            InMux                        259              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/in3                   LogicCell40_SEQ_MODE_0000      0              4548  35154  RISE       1
debounce_Inst.r_counter_RNIBJ393_12_LC_1_9_4/ltout                 LogicCell40_SEQ_MODE_0000    274              4822  35154  FALL       1
I__70/I                                                            CascadeMux                     0              4822  35154  FALL       1
I__70/O                                                            CascadeMux                     0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in2                LogicCell40_SEQ_MODE_0000      0              4822  35154  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    379              5201  35154  RISE       1
I__68/I                                                            LocalMux                       0              5201  35154  RISE       1
I__68/O                                                            LocalMux                     330              5530  35154  RISE       1
I__69/I                                                            IoInMux                        0              5530  35154  RISE       1
I__69/O                                                            IoInMux                      259              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5790  35154  RISE       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6407  35154  RISE      18
I__313/I                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__313/O                                                           gio2CtrlBuf                    0              6407  35154  RISE       1
I__314/I                                                           GlobalMux                      0              6407  35154  RISE       1
I__314/O                                                           GlobalMux                    154              6561  35154  RISE       1
I__319/I                                                           SRMux                          0              6561  35154  RISE       1
I__319/O                                                           SRMux                        463              7024  35154  RISE       1
debounce_Inst.r_counter_17_LC_2_11_0/sr                            LogicCell40_SEQ_MODE_1000      0              7024  35154  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__329/I                                            ClkMux                         0              2073  RISE       1
I__329/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_17_LC_2_11_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_1_LC_2_8_7/lcout
Path End         : debounce_Inst.r_counter_17_LC_2_11_0/in3
Capture Clock    : debounce_Inst.r_counter_17_LC_2_11_0/clk
Setup Constraint : 40000p
Path slack       : 35792p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_1_LC_2_8_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__152/I                                             LocalMux                       0              2921  35792  RISE       1
I__152/O                                             LocalMux                     330              3251  35792  RISE       1
I__155/I                                             InMux                          0              3251  35792  RISE       1
I__155/O                                             InMux                        259              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
debounce_Inst.r_counter_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
debounce_Inst.r_counter_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
debounce_Inst.r_counter_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
debounce_Inst.r_counter_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
debounce_Inst.r_counter_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
debounce_Inst.r_counter_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
debounce_Inst.r_counter_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
debounce_Inst.r_counter_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
debounce_Inst.r_counter_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
debounce_Inst.r_counter_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
debounce_Inst.r_counter_10_LC_2_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
debounce_Inst.r_counter_10_LC_2_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
debounce_Inst.r_counter_11_LC_2_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
debounce_Inst.r_counter_11_LC_2_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
debounce_Inst.r_counter_12_LC_2_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
debounce_Inst.r_counter_12_LC_2_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
debounce_Inst.r_counter_13_LC_2_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
debounce_Inst.r_counter_13_LC_2_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
debounce_Inst.r_counter_14_LC_2_10_5/carryin         LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
debounce_Inst.r_counter_14_LC_2_10_5/carryout        LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
debounce_Inst.r_counter_15_LC_2_10_6/carryin         LogicCell40_SEQ_MODE_1000      0              5608  35792  RISE       1
debounce_Inst.r_counter_15_LC_2_10_6/carryout        LogicCell40_SEQ_MODE_1000    126              5734  35792  RISE       2
debounce_Inst.r_counter_16_LC_2_10_7/carryin         LogicCell40_SEQ_MODE_1000      0              5734  35792  RISE       1
debounce_Inst.r_counter_16_LC_2_10_7/carryout        LogicCell40_SEQ_MODE_1000    126              5860  35792  RISE       1
IN_MUX_bfv_2_11_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5860  35792  RISE       1
IN_MUX_bfv_2_11_0_/carryinitout                      ICE_CARRY_IN_MUX             196              6056  35792  RISE       1
I__337/I                                             InMux                          0              6056  35792  RISE       1
I__337/O                                             InMux                        259              6316  35792  RISE       1
debounce_Inst.r_counter_17_LC_2_11_0/in3             LogicCell40_SEQ_MODE_1000      0              6316  35792  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__329/I                                            ClkMux                         0              2073  RISE       1
I__329/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_17_LC_2_11_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_1_LC_2_8_7/lcout
Path End         : debounce_Inst.r_counter_16_LC_2_10_7/in3
Capture Clock    : debounce_Inst.r_counter_16_LC_2_10_7/clk
Setup Constraint : 40000p
Path slack       : 36115p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_1_LC_2_8_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__152/I                                             LocalMux                       0              2921  35792  RISE       1
I__152/O                                             LocalMux                     330              3251  35792  RISE       1
I__155/I                                             InMux                          0              3251  35792  RISE       1
I__155/O                                             InMux                        259              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
debounce_Inst.r_counter_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
debounce_Inst.r_counter_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
debounce_Inst.r_counter_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
debounce_Inst.r_counter_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
debounce_Inst.r_counter_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
debounce_Inst.r_counter_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
debounce_Inst.r_counter_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
debounce_Inst.r_counter_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
debounce_Inst.r_counter_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
debounce_Inst.r_counter_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
debounce_Inst.r_counter_10_LC_2_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
debounce_Inst.r_counter_10_LC_2_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
debounce_Inst.r_counter_11_LC_2_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
debounce_Inst.r_counter_11_LC_2_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
debounce_Inst.r_counter_12_LC_2_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
debounce_Inst.r_counter_12_LC_2_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
debounce_Inst.r_counter_13_LC_2_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
debounce_Inst.r_counter_13_LC_2_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
debounce_Inst.r_counter_14_LC_2_10_5/carryin         LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
debounce_Inst.r_counter_14_LC_2_10_5/carryout        LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
debounce_Inst.r_counter_15_LC_2_10_6/carryin         LogicCell40_SEQ_MODE_1000      0              5608  35792  RISE       1
debounce_Inst.r_counter_15_LC_2_10_6/carryout        LogicCell40_SEQ_MODE_1000    126              5734  35792  RISE       2
I__338/I                                             InMux                          0              5734  36115  RISE       1
I__338/O                                             InMux                        259              5993  36115  RISE       1
debounce_Inst.r_counter_16_LC_2_10_7/in3             LogicCell40_SEQ_MODE_1000      0              5993  36115  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_16_LC_2_10_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_1_LC_2_8_7/lcout
Path End         : debounce_Inst.r_counter_15_LC_2_10_6/in3
Capture Clock    : debounce_Inst.r_counter_15_LC_2_10_6/clk
Setup Constraint : 40000p
Path slack       : 36241p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_1_LC_2_8_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__152/I                                             LocalMux                       0              2921  35792  RISE       1
I__152/O                                             LocalMux                     330              3251  35792  RISE       1
I__155/I                                             InMux                          0              3251  35792  RISE       1
I__155/O                                             InMux                        259              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
debounce_Inst.r_counter_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
debounce_Inst.r_counter_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
debounce_Inst.r_counter_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
debounce_Inst.r_counter_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
debounce_Inst.r_counter_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
debounce_Inst.r_counter_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
debounce_Inst.r_counter_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
debounce_Inst.r_counter_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
debounce_Inst.r_counter_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
debounce_Inst.r_counter_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
debounce_Inst.r_counter_10_LC_2_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
debounce_Inst.r_counter_10_LC_2_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
debounce_Inst.r_counter_11_LC_2_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
debounce_Inst.r_counter_11_LC_2_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
debounce_Inst.r_counter_12_LC_2_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
debounce_Inst.r_counter_12_LC_2_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
debounce_Inst.r_counter_13_LC_2_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
debounce_Inst.r_counter_13_LC_2_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
debounce_Inst.r_counter_14_LC_2_10_5/carryin         LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
debounce_Inst.r_counter_14_LC_2_10_5/carryout        LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
I__346/I                                             InMux                          0              5608  36241  RISE       1
I__346/O                                             InMux                        259              5867  36241  RISE       1
debounce_Inst.r_counter_15_LC_2_10_6/in3             LogicCell40_SEQ_MODE_1000      0              5867  36241  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_15_LC_2_10_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_1_LC_2_8_7/lcout
Path End         : debounce_Inst.r_counter_14_LC_2_10_5/in3
Capture Clock    : debounce_Inst.r_counter_14_LC_2_10_5/clk
Setup Constraint : 40000p
Path slack       : 36367p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_1_LC_2_8_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__152/I                                             LocalMux                       0              2921  35792  RISE       1
I__152/O                                             LocalMux                     330              3251  35792  RISE       1
I__155/I                                             InMux                          0              3251  35792  RISE       1
I__155/O                                             InMux                        259              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
debounce_Inst.r_counter_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
debounce_Inst.r_counter_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
debounce_Inst.r_counter_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
debounce_Inst.r_counter_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
debounce_Inst.r_counter_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
debounce_Inst.r_counter_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
debounce_Inst.r_counter_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
debounce_Inst.r_counter_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
debounce_Inst.r_counter_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
debounce_Inst.r_counter_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
debounce_Inst.r_counter_10_LC_2_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
debounce_Inst.r_counter_10_LC_2_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
debounce_Inst.r_counter_11_LC_2_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
debounce_Inst.r_counter_11_LC_2_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
debounce_Inst.r_counter_12_LC_2_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
debounce_Inst.r_counter_12_LC_2_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
debounce_Inst.r_counter_13_LC_2_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
debounce_Inst.r_counter_13_LC_2_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
I__353/I                                             InMux                          0              5481  36367  RISE       1
I__353/O                                             InMux                        259              5741  36367  RISE       1
debounce_Inst.r_counter_14_LC_2_10_5/in3             LogicCell40_SEQ_MODE_1000      0              5741  36367  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_14_LC_2_10_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_1_LC_2_8_7/lcout
Path End         : debounce_Inst.r_counter_13_LC_2_10_4/in3
Capture Clock    : debounce_Inst.r_counter_13_LC_2_10_4/clk
Setup Constraint : 40000p
Path slack       : 36493p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_1_LC_2_8_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__152/I                                             LocalMux                       0              2921  35792  RISE       1
I__152/O                                             LocalMux                     330              3251  35792  RISE       1
I__155/I                                             InMux                          0              3251  35792  RISE       1
I__155/O                                             InMux                        259              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
debounce_Inst.r_counter_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
debounce_Inst.r_counter_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
debounce_Inst.r_counter_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
debounce_Inst.r_counter_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
debounce_Inst.r_counter_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
debounce_Inst.r_counter_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
debounce_Inst.r_counter_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
debounce_Inst.r_counter_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
debounce_Inst.r_counter_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
debounce_Inst.r_counter_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
debounce_Inst.r_counter_10_LC_2_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
debounce_Inst.r_counter_10_LC_2_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
debounce_Inst.r_counter_11_LC_2_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
debounce_Inst.r_counter_11_LC_2_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
debounce_Inst.r_counter_12_LC_2_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
debounce_Inst.r_counter_12_LC_2_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
I__163/I                                             InMux                          0              5355  36493  RISE       1
I__163/O                                             InMux                        259              5615  36493  RISE       1
debounce_Inst.r_counter_13_LC_2_10_4/in3             LogicCell40_SEQ_MODE_1000      0              5615  36493  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_13_LC_2_10_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_6_LC_2_9_5/lcout
Path End         : debounce_Inst.r_filtered_data_LC_1_8_5/in3
Capture Clock    : debounce_Inst.r_filtered_data_LC_1_8_5/clk
Setup Constraint : 40000p
Path slack       : 36522p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_6_LC_2_9_5/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35743  RISE       3
I__216/I                                            LocalMux                       0              2921  35743  RISE       1
I__216/O                                            LocalMux                     330              3251  35743  RISE       1
I__219/I                                            InMux                          0              3251  36521  RISE       1
I__219/O                                            InMux                        259              3510  36521  RISE       1
debounce_Inst.r_filtered_data_RNO_5_LC_1_9_6/in0    LogicCell40_SEQ_MODE_0000      0              3510  36521  RISE       1
debounce_Inst.r_filtered_data_RNO_5_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36521  RISE       1
I__66/I                                             LocalMux                       0              3959  36521  RISE       1
I__66/O                                             LocalMux                     330              4289  36521  RISE       1
I__67/I                                             InMux                          0              4289  36521  RISE       1
I__67/O                                             InMux                        259              4548  36521  RISE       1
debounce_Inst.r_filtered_data_RNO_1_LC_1_8_7/in0    LogicCell40_SEQ_MODE_0000      0              4548  36521  RISE       1
debounce_Inst.r_filtered_data_RNO_1_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    449              4997  36521  RISE       1
I__85/I                                             LocalMux                       0              4997  36521  RISE       1
I__85/O                                             LocalMux                     330              5327  36521  RISE       1
I__86/I                                             InMux                          0              5327  36521  RISE       1
I__86/O                                             InMux                        259              5586  36521  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/in3          LogicCell40_SEQ_MODE_1000      0              5586  36521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_1_LC_2_8_7/lcout
Path End         : debounce_Inst.r_counter_12_LC_2_10_3/in3
Capture Clock    : debounce_Inst.r_counter_12_LC_2_10_3/clk
Setup Constraint : 40000p
Path slack       : 36620p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_1_LC_2_8_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__152/I                                             LocalMux                       0              2921  35792  RISE       1
I__152/O                                             LocalMux                     330              3251  35792  RISE       1
I__155/I                                             InMux                          0              3251  35792  RISE       1
I__155/O                                             InMux                        259              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
debounce_Inst.r_counter_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
debounce_Inst.r_counter_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
debounce_Inst.r_counter_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
debounce_Inst.r_counter_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
debounce_Inst.r_counter_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
debounce_Inst.r_counter_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
debounce_Inst.r_counter_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
debounce_Inst.r_counter_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
debounce_Inst.r_counter_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
debounce_Inst.r_counter_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
debounce_Inst.r_counter_10_LC_2_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
debounce_Inst.r_counter_10_LC_2_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
debounce_Inst.r_counter_11_LC_2_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
debounce_Inst.r_counter_11_LC_2_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
I__170/I                                             InMux                          0              5229  36620  RISE       1
I__170/O                                             InMux                        259              5488  36620  RISE       1
debounce_Inst.r_counter_12_LC_2_10_3/in3             LogicCell40_SEQ_MODE_1000      0              5488  36620  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_12_LC_2_10_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_1_LC_2_8_7/lcout
Path End         : debounce_Inst.r_counter_11_LC_2_10_2/in3
Capture Clock    : debounce_Inst.r_counter_11_LC_2_10_2/clk
Setup Constraint : 40000p
Path slack       : 36746p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_1_LC_2_8_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__152/I                                             LocalMux                       0              2921  35792  RISE       1
I__152/O                                             LocalMux                     330              3251  35792  RISE       1
I__155/I                                             InMux                          0              3251  35792  RISE       1
I__155/O                                             InMux                        259              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
debounce_Inst.r_counter_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
debounce_Inst.r_counter_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
debounce_Inst.r_counter_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
debounce_Inst.r_counter_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
debounce_Inst.r_counter_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
debounce_Inst.r_counter_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
debounce_Inst.r_counter_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
debounce_Inst.r_counter_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
debounce_Inst.r_counter_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
debounce_Inst.r_counter_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
debounce_Inst.r_counter_10_LC_2_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
debounce_Inst.r_counter_10_LC_2_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
I__177/I                                             InMux                          0              5103  36746  RISE       1
I__177/O                                             InMux                        259              5362  36746  RISE       1
debounce_Inst.r_counter_11_LC_2_10_2/in3             LogicCell40_SEQ_MODE_1000      0              5362  36746  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_11_LC_2_10_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_1_LC_2_8_7/lcout
Path End         : debounce_Inst.r_counter_10_LC_2_10_1/in3
Capture Clock    : debounce_Inst.r_counter_10_LC_2_10_1/clk
Setup Constraint : 40000p
Path slack       : 36872p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_1_LC_2_8_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__152/I                                             LocalMux                       0              2921  35792  RISE       1
I__152/O                                             LocalMux                     330              3251  35792  RISE       1
I__155/I                                             InMux                          0              3251  35792  RISE       1
I__155/O                                             InMux                        259              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
debounce_Inst.r_counter_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
debounce_Inst.r_counter_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
debounce_Inst.r_counter_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
debounce_Inst.r_counter_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
debounce_Inst.r_counter_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
debounce_Inst.r_counter_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
debounce_Inst.r_counter_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
debounce_Inst.r_counter_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
debounce_Inst.r_counter_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
debounce_Inst.r_counter_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
I__185/I                                             InMux                          0              4976  36872  RISE       1
I__185/O                                             InMux                        259              5236  36872  RISE       1
debounce_Inst.r_counter_10_LC_2_10_1/in3             LogicCell40_SEQ_MODE_1000      0              5236  36872  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_10_LC_2_10_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_4_LC_2_9_3/lcout
Path End         : debounce_Inst.r_filtered_data_LC_1_8_5/in2
Capture Clock    : debounce_Inst.r_filtered_data_LC_1_8_5/clk
Setup Constraint : 40000p
Path slack       : 36914p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           42059

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2224
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_4_LC_2_9_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35427  RISE       3
I__121/I                                            Odrv4                          0              2921  35427  RISE       1
I__121/O                                            Odrv4                        351              3272  35427  RISE       1
I__124/I                                            LocalMux                       0              3272  36914  RISE       1
I__124/O                                            LocalMux                     330              3602  36914  RISE       1
I__127/I                                            InMux                          0              3602  36914  RISE       1
I__127/O                                            InMux                        259              3861  36914  RISE       1
debounce_Inst.r_filtered_data_RNO_3_LC_1_9_1/in3    LogicCell40_SEQ_MODE_0000      0              3861  36914  RISE       1
debounce_Inst.r_filtered_data_RNO_3_LC_1_9_1/lcout  LogicCell40_SEQ_MODE_0000    316              4177  36914  RISE       1
I__83/I                                             LocalMux                       0              4177  36914  RISE       1
I__83/O                                             LocalMux                     330              4506  36914  RISE       1
I__84/I                                             InMux                          0              4506  36914  RISE       1
I__84/O                                             InMux                        259              4766  36914  RISE       1
debounce_Inst.r_filtered_data_RNO_0_LC_1_8_4/in1    LogicCell40_SEQ_MODE_0000      0              4766  36914  RISE       1
debounce_Inst.r_filtered_data_RNO_0_LC_1_8_4/ltout  LogicCell40_SEQ_MODE_0000    379              5145  36914  FALL       1
I__62/I                                             CascadeMux                     0              5145  36914  FALL       1
I__62/O                                             CascadeMux                     0              5145  36914  FALL       1
debounce_Inst.r_filtered_data_LC_1_8_5/in2          LogicCell40_SEQ_MODE_1000      0              5145  36914  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_1_LC_2_8_7/lcout
Path End         : debounce_Inst.r_counter_9_LC_2_10_0/in3
Capture Clock    : debounce_Inst.r_counter_9_LC_2_10_0/clk
Setup Constraint : 40000p
Path slack       : 36998p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_1_LC_2_8_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__152/I                                             LocalMux                       0              2921  35792  RISE       1
I__152/O                                             LocalMux                     330              3251  35792  RISE       1
I__155/I                                             InMux                          0              3251  35792  RISE       1
I__155/O                                             InMux                        259              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
debounce_Inst.r_counter_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
debounce_Inst.r_counter_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
debounce_Inst.r_counter_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
debounce_Inst.r_counter_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
debounce_Inst.r_counter_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
debounce_Inst.r_counter_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
debounce_Inst.r_counter_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
debounce_Inst.r_counter_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
debounce_Inst.r_counter_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
I__194/I                                             InMux                          0              4850  36998  RISE       1
I__194/O                                             InMux                        259              5110  36998  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/in3              LogicCell40_SEQ_MODE_1000      0              5110  36998  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : r_counter_3_LC_1_12_4/in0
Capture Clock    : r_counter_3_LC_1_12_4/clk
Setup Constraint : 40000p
Path slack       : 37145p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  36528  RISE       5
I__103/I                                                       Odrv4                          0              2921  37146  RISE       1
I__103/O                                                       Odrv4                        351              3272  37146  RISE       1
I__106/I                                                       LocalMux                       0              3272  37146  RISE       1
I__106/O                                                       LocalMux                     330              3602  37146  RISE       1
I__108/I                                                       InMux                          0              3602  37146  RISE       1
I__108/O                                                       InMux                        259              3861  37146  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__r_counter15_LC_1_11_4/in3    LogicCell40_SEQ_MODE_0000      0              3861  37146  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__r_counter15_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_0000    316              4177  37146  RISE       2
I__94/I                                                        LocalMux                       0              4177  37146  RISE       1
I__94/O                                                        LocalMux                     330              4506  37146  RISE       1
I__96/I                                                        InMux                          0              4506  37146  RISE       1
I__96/O                                                        InMux                        259              4766  37146  RISE       1
r_counter_3_LC_1_12_4/in0                                      LogicCell40_SEQ_MODE_1000      0              4766  37146  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_3_LC_1_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : r_counter_1_LC_1_12_0/in2
Capture Clock    : r_counter_1_LC_1_12_0/clk
Setup Constraint : 40000p
Path slack       : 37244p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  36528  RISE       5
I__103/I                                                       Odrv4                          0              2921  37146  RISE       1
I__103/O                                                       Odrv4                        351              3272  37146  RISE       1
I__106/I                                                       LocalMux                       0              3272  37146  RISE       1
I__106/O                                                       LocalMux                     330              3602  37146  RISE       1
I__108/I                                                       InMux                          0              3602  37146  RISE       1
I__108/O                                                       InMux                        259              3861  37146  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__r_counter15_LC_1_11_4/in3    LogicCell40_SEQ_MODE_0000      0              3861  37146  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__r_counter15_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_0000    316              4177  37146  RISE       2
I__94/I                                                        LocalMux                       0              4177  37146  RISE       1
I__94/O                                                        LocalMux                     330              4506  37146  RISE       1
I__95/I                                                        InMux                          0              4506  37244  RISE       1
I__95/O                                                        InMux                        259              4766  37244  RISE       1
I__97/I                                                        CascadeMux                     0              4766  37244  RISE       1
I__97/O                                                        CascadeMux                     0              4766  37244  RISE       1
r_counter_1_LC_1_12_0/in2                                      LogicCell40_SEQ_MODE_1000      0              4766  37244  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_1_LC_1_12_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_1_LC_2_8_7/lcout
Path End         : debounce_Inst.r_counter_8_LC_2_9_7/in3
Capture Clock    : debounce_Inst.r_counter_8_LC_2_9_7/clk
Setup Constraint : 40000p
Path slack       : 37321p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_1_LC_2_8_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__152/I                                             LocalMux                       0              2921  35792  RISE       1
I__152/O                                             LocalMux                     330              3251  35792  RISE       1
I__155/I                                             InMux                          0              3251  35792  RISE       1
I__155/O                                             InMux                        259              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
debounce_Inst.r_counter_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
debounce_Inst.r_counter_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
debounce_Inst.r_counter_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
debounce_Inst.r_counter_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
debounce_Inst.r_counter_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
debounce_Inst.r_counter_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
debounce_Inst.r_counter_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
I__203/I                                             InMux                          0              4527  37321  RISE       1
I__203/O                                             InMux                        259              4787  37321  RISE       1
debounce_Inst.r_counter_8_LC_2_9_7/in3               LogicCell40_SEQ_MODE_1000      0              4787  37321  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_8_LC_2_9_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_1_LC_2_8_7/lcout
Path End         : debounce_Inst.r_counter_7_LC_2_9_6/in3
Capture Clock    : debounce_Inst.r_counter_7_LC_2_9_6/clk
Setup Constraint : 40000p
Path slack       : 37447p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_1_LC_2_8_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__152/I                                             LocalMux                       0              2921  35792  RISE       1
I__152/O                                             LocalMux                     330              3251  35792  RISE       1
I__155/I                                             InMux                          0              3251  35792  RISE       1
I__155/O                                             InMux                        259              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
debounce_Inst.r_counter_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
debounce_Inst.r_counter_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
debounce_Inst.r_counter_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
debounce_Inst.r_counter_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
debounce_Inst.r_counter_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
I__209/I                                             InMux                          0              4401  37447  RISE       1
I__209/O                                             InMux                        259              4661  37447  RISE       1
debounce_Inst.r_counter_7_LC_2_9_6/in3               LogicCell40_SEQ_MODE_1000      0              4661  37447  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_7_LC_2_9_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_2_LC_1_11_5/lcout
Path End         : r_counter_1_LC_1_12_0/in3
Capture Clock    : r_counter_1_LC_1_12_0/clk
Setup Constraint : 40000p
Path slack       : 37560p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_2_LC_1_11_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_2_LC_1_11_5/lcout                                    LogicCell40_SEQ_MODE_1000    540              2921  37559  RISE      10
I__225/I                                                       LocalMux                       0              2921  37559  RISE       1
I__225/O                                                       LocalMux                     330              3251  37559  RISE       1
I__229/I                                                       InMux                          0              3251  37559  RISE       1
I__229/O                                                       InMux                        259              3510  37559  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__r_counter11_LC_1_12_2/in0    LogicCell40_SEQ_MODE_0000      0              3510  37559  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__r_counter11_LC_1_12_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37559  RISE       2
I__90/I                                                        LocalMux                       0              3959  37559  RISE       1
I__90/O                                                        LocalMux                     330              4289  37559  RISE       1
I__91/I                                                        InMux                          0              4289  37559  RISE       1
I__91/O                                                        InMux                        259              4548  37559  RISE       1
r_counter_1_LC_1_12_0/in3                                      LogicCell40_SEQ_MODE_1000      0              4548  37559  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_1_LC_1_12_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_2_LC_1_11_5/lcout
Path End         : r_counter_3_LC_1_12_4/in3
Capture Clock    : r_counter_3_LC_1_12_4/clk
Setup Constraint : 40000p
Path slack       : 37560p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_2_LC_1_11_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_2_LC_1_11_5/lcout                                    LogicCell40_SEQ_MODE_1000    540              2921  37559  RISE      10
I__225/I                                                       LocalMux                       0              2921  37559  RISE       1
I__225/O                                                       LocalMux                     330              3251  37559  RISE       1
I__229/I                                                       InMux                          0              3251  37559  RISE       1
I__229/O                                                       InMux                        259              3510  37559  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__r_counter11_LC_1_12_2/in0    LogicCell40_SEQ_MODE_0000      0              3510  37559  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__r_counter11_LC_1_12_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37559  RISE       2
I__90/I                                                        LocalMux                       0              3959  37559  RISE       1
I__90/O                                                        LocalMux                     330              4289  37559  RISE       1
I__92/I                                                        InMux                          0              4289  37559  RISE       1
I__92/O                                                        InMux                        259              4548  37559  RISE       1
r_counter_3_LC_1_12_4/in3                                      LogicCell40_SEQ_MODE_1000      0              4548  37559  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_3_LC_1_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_1_LC_2_8_7/lcout
Path End         : debounce_Inst.r_counter_6_LC_2_9_5/in3
Capture Clock    : debounce_Inst.r_counter_6_LC_2_9_5/clk
Setup Constraint : 40000p
Path slack       : 37574p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_1_LC_2_8_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__152/I                                             LocalMux                       0              2921  35792  RISE       1
I__152/O                                             LocalMux                     330              3251  35792  RISE       1
I__155/I                                             InMux                          0              3251  35792  RISE       1
I__155/O                                             InMux                        259              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
debounce_Inst.r_counter_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
debounce_Inst.r_counter_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
debounce_Inst.r_counter_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
debounce_Inst.r_counter_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
I__215/I                                             InMux                          0              4275  37573  RISE       1
I__215/O                                             InMux                        259              4534  37573  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/in3               LogicCell40_SEQ_MODE_1000      0              4534  37573  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_1_LC_2_8_7/lcout
Path End         : debounce_Inst.r_counter_5_LC_2_9_4/in3
Capture Clock    : debounce_Inst.r_counter_5_LC_2_9_4/clk
Setup Constraint : 40000p
Path slack       : 37700p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_1_LC_2_8_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__152/I                                             LocalMux                       0              2921  35792  RISE       1
I__152/O                                             LocalMux                     330              3251  35792  RISE       1
I__155/I                                             InMux                          0              3251  35792  RISE       1
I__155/O                                             InMux                        259              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
debounce_Inst.r_counter_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
debounce_Inst.r_counter_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
debounce_Inst.r_counter_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
I__112/I                                             InMux                          0              4149  37700  RISE       1
I__112/O                                             InMux                        259              4408  37700  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/in3               LogicCell40_SEQ_MODE_1000      0              4408  37700  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_0_LC_1_10_6/lcout
Path End         : debounce_Inst.r_counter_1_LC_2_8_7/in1
Capture Clock    : debounce_Inst.r_counter_1_LC_2_8_7/clk
Setup Constraint : 40000p
Path slack       : 37819p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_0_LC_1_10_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_0_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35820  RISE       4
I__142/I                                   Odrv4                          0              2921  37819  RISE       1
I__142/O                                   Odrv4                        351              3272  37819  RISE       1
I__146/I                                   Span4Mux_h                     0              3272  37819  RISE       1
I__146/O                                   Span4Mux_h                   302              3574  37819  RISE       1
I__149/I                                   LocalMux                       0              3574  37819  RISE       1
I__149/O                                   LocalMux                     330              3903  37819  RISE       1
I__150/I                                   InMux                          0              3903  37819  RISE       1
I__150/O                                   InMux                        259              4163  37819  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/in1     LogicCell40_SEQ_MODE_1000      0              4163  37819  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_1_LC_2_8_7/lcout
Path End         : debounce_Inst.r_counter_4_LC_2_9_3/in3
Capture Clock    : debounce_Inst.r_counter_4_LC_2_9_3/clk
Setup Constraint : 40000p
Path slack       : 37826p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_1_LC_2_8_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__152/I                                             LocalMux                       0              2921  35792  RISE       1
I__152/O                                             LocalMux                     330              3251  35792  RISE       1
I__155/I                                             InMux                          0              3251  35792  RISE       1
I__155/O                                             InMux                        259              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
debounce_Inst.r_counter_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
debounce_Inst.r_counter_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
I__120/I                                             InMux                          0              4022  37826  RISE       1
I__120/O                                             InMux                        259              4282  37826  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/in3               LogicCell40_SEQ_MODE_1000      0              4282  37826  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : r_counter_2_LC_1_11_5/in2
Capture Clock    : r_counter_2_LC_1_11_5/clk
Setup Constraint : 40000p
Path slack       : 37882p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1207
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  36528  RISE       5
I__103/I                                                       Odrv4                          0              2921  37146  RISE       1
I__103/O                                                       Odrv4                        351              3272  37146  RISE       1
I__106/I                                                       LocalMux                       0              3272  37146  RISE       1
I__106/O                                                       LocalMux                     330              3602  37146  RISE       1
I__108/I                                                       InMux                          0              3602  37146  RISE       1
I__108/O                                                       InMux                        259              3861  37146  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__r_counter15_LC_1_11_4/in3    LogicCell40_SEQ_MODE_0000      0              3861  37146  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__r_counter15_LC_1_11_4/ltout  LogicCell40_SEQ_MODE_0000    267              4128  37882  RISE       1
I__111/I                                                       CascadeMux                     0              4128  37882  RISE       1
I__111/O                                                       CascadeMux                     0              4128  37882  RISE       1
r_counter_2_LC_1_11_5/in2                                      LogicCell40_SEQ_MODE_1000      0              4128  37882  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_2_LC_1_11_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_1_LC_2_8_7/lcout
Path End         : debounce_Inst.r_counter_3_LC_2_9_2/in3
Capture Clock    : debounce_Inst.r_counter_3_LC_2_9_2/clk
Setup Constraint : 40000p
Path slack       : 37952p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_1_LC_2_8_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__152/I                                             LocalMux                       0              2921  35792  RISE       1
I__152/O                                             LocalMux                     330              3251  35792  RISE       1
I__155/I                                             InMux                          0              3251  35792  RISE       1
I__155/O                                             InMux                        259              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
debounce_Inst.r_counter_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
I__129/I                                             InMux                          0              3896  37952  RISE       1
I__129/O                                             InMux                        259              4156  37952  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/in3               LogicCell40_SEQ_MODE_1000      0              4156  37952  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : r_counter_0_LC_1_11_7/in0
Capture Clock    : r_counter_0_LC_1_11_7/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36528  RISE       5
I__103/I                                      Odrv4                          0              2921  37146  RISE       1
I__103/O                                      Odrv4                        351              3272  37146  RISE       1
I__106/I                                      LocalMux                       0              3272  37146  RISE       1
I__106/O                                      LocalMux                     330              3602  37146  RISE       1
I__109/I                                      InMux                          0              3602  38050  RISE       1
I__109/O                                      InMux                        259              3861  38050  RISE       1
r_counter_0_LC_1_11_7/in0                     LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_1_LC_2_8_7/lcout
Path End         : debounce_Inst.r_counter_2_LC_2_9_1/in3
Capture Clock    : debounce_Inst.r_counter_2_LC_2_9_1/clk
Setup Constraint : 40000p
Path slack       : 38079p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_1_LC_2_8_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__152/I                                             LocalMux                       0              2921  35792  RISE       1
I__152/O                                             LocalMux                     330              3251  35792  RISE       1
I__155/I                                             InMux                          0              3251  35792  RISE       1
I__155/O                                             InMux                        259              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
I__134/I                                             InMux                          0              3770  38078  RISE       1
I__134/O                                             InMux                        259              4029  38078  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/in3               LogicCell40_SEQ_MODE_1000      0              4029  38078  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_4_LC_2_9_3/lcout
Path End         : debounce_Inst.r_counter_4_LC_2_9_3/in1
Capture Clock    : debounce_Inst.r_counter_4_LC_2_9_3/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_4_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35427  RISE       3
I__121/I                                  Odrv4                          0              2921  35427  RISE       1
I__121/O                                  Odrv4                        351              3272  35427  RISE       1
I__123/I                                  LocalMux                       0              3272  35820  RISE       1
I__123/O                                  LocalMux                     330              3602  35820  RISE       1
I__126/I                                  InMux                          0              3602  35820  RISE       1
I__126/O                                  InMux                        259              3861  35820  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_11_7/lcout
Path End         : r_counter_3_LC_1_12_4/in2
Capture Clock    : r_counter_3_LC_1_12_4/clk
Setup Constraint : 40000p
Path slack       : 38135p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_11_7/lcout                            LogicCell40_SEQ_MODE_1000    540              2921  37693  RISE      12
I__286/I                                               LocalMux                       0              2921  37693  RISE       1
I__286/O                                               LocalMux                     330              3251  37693  RISE       1
I__291/I                                               InMux                          0              3251  38134  RISE       1
I__291/O                                               InMux                        259              3510  38134  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__CO2_LC_1_12_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  38134  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__CO2_LC_1_12_3/ltout  LogicCell40_SEQ_MODE_0000    365              3875  38134  RISE       1
I__93/I                                                CascadeMux                     0              3875  38134  RISE       1
I__93/O                                                CascadeMux                     0              3875  38134  RISE       1
r_counter_3_LC_1_12_4/in2                              LogicCell40_SEQ_MODE_1000      0              3875  38134  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_3_LC_1_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : r_Switch_1_LC_1_11_6/in3
Capture Clock    : r_Switch_1_LC_1_11_6/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36528  RISE       5
I__103/I                                      Odrv4                          0              2921  37146  RISE       1
I__103/O                                      Odrv4                        351              3272  37146  RISE       1
I__106/I                                      LocalMux                       0              3272  37146  RISE       1
I__106/O                                      LocalMux                     330              3602  37146  RISE       1
I__110/I                                      InMux                          0              3602  38247  RISE       1
I__110/O                                      InMux                        259              3861  38247  RISE       1
r_Switch_1_LC_1_11_6/in3                      LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_1_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_1_LC_1_12_0/lcout
Path End         : r_counter_1_LC_1_12_0/in0
Capture Clock    : r_counter_1_LC_1_12_0/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_1_LC_1_12_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_1_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37608  RISE      11
I__268/I                     LocalMux                       0              2921  38401  RISE       1
I__268/O                     LocalMux                     330              3251  38401  RISE       1
I__275/I                     InMux                          0              3251  38401  RISE       1
I__275/O                     InMux                        259              3510  38401  RISE       1
r_counter_1_LC_1_12_0/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_1_LC_1_12_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_2_LC_1_11_5/lcout
Path End         : r_counter_2_LC_1_11_5/in0
Capture Clock    : r_counter_2_LC_1_11_5/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_2_LC_1_11_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_2_LC_1_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37559  RISE      10
I__226/I                     LocalMux                       0              2921  38401  RISE       1
I__226/O                     LocalMux                     330              3251  38401  RISE       1
I__231/I                     InMux                          0              3251  38401  RISE       1
I__231/O                     InMux                        259              3510  38401  RISE       1
r_counter_2_LC_1_11_5/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_2_LC_1_11_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_17_LC_2_11_0/lcout
Path End         : debounce_Inst.r_counter_17_LC_2_11_0/in1
Capture Clock    : debounce_Inst.r_counter_17_LC_2_11_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__329/I                                            ClkMux                         0              2073  RISE       1
I__329/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_17_LC_2_11_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_17_LC_2_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35406  RISE       3
I__332/I                                    LocalMux                       0              2921  38471  RISE       1
I__332/O                                    LocalMux                     330              3251  38471  RISE       1
I__335/I                                    InMux                          0              3251  38471  RISE       1
I__335/O                                    InMux                        259              3510  38471  RISE       1
debounce_Inst.r_counter_17_LC_2_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__329/I                                            ClkMux                         0              2073  RISE       1
I__329/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_17_LC_2_11_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_16_LC_2_10_7/lcout
Path End         : debounce_Inst.r_counter_16_LC_2_10_7/in1
Capture Clock    : debounce_Inst.r_counter_16_LC_2_10_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_16_LC_2_10_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_16_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35539  RISE       3
I__341/I                                    LocalMux                       0              2921  37882  RISE       1
I__341/O                                    LocalMux                     330              3251  37882  RISE       1
I__344/I                                    InMux                          0              3251  37882  RISE       1
I__344/O                                    InMux                        259              3510  37882  RISE       1
debounce_Inst.r_counter_16_LC_2_10_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_16_LC_2_10_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_15_LC_2_10_6/lcout
Path End         : debounce_Inst.r_counter_15_LC_2_10_6/in1
Capture Clock    : debounce_Inst.r_counter_15_LC_2_10_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_15_LC_2_10_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_15_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       3
I__349/I                                    LocalMux                       0              2921  37756  RISE       1
I__349/O                                    LocalMux                     330              3251  37756  RISE       1
I__352/I                                    InMux                          0              3251  37756  RISE       1
I__352/O                                    InMux                        259              3510  37756  RISE       1
debounce_Inst.r_counter_15_LC_2_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_15_LC_2_10_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_14_LC_2_10_5/lcout
Path End         : debounce_Inst.r_counter_14_LC_2_10_5/in1
Capture Clock    : debounce_Inst.r_counter_14_LC_2_10_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_14_LC_2_10_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_14_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35476  RISE       3
I__356/I                                    LocalMux                       0              2921  37629  RISE       1
I__356/O                                    LocalMux                     330              3251  37629  RISE       1
I__359/I                                    InMux                          0              3251  37629  RISE       1
I__359/O                                    InMux                        259              3510  37629  RISE       1
debounce_Inst.r_counter_14_LC_2_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_14_LC_2_10_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_13_LC_2_10_4/lcout
Path End         : debounce_Inst.r_counter_13_LC_2_10_4/in1
Capture Clock    : debounce_Inst.r_counter_13_LC_2_10_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_13_LC_2_10_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_13_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36086  RISE       3
I__165/I                                    LocalMux                       0              2921  37503  RISE       1
I__165/O                                    LocalMux                     330              3251  37503  RISE       1
I__168/I                                    InMux                          0              3251  37503  RISE       1
I__168/O                                    InMux                        259              3510  37503  RISE       1
debounce_Inst.r_counter_13_LC_2_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_13_LC_2_10_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_12_LC_2_10_3/lcout
Path End         : debounce_Inst.r_counter_12_LC_2_10_3/in1
Capture Clock    : debounce_Inst.r_counter_12_LC_2_10_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_12_LC_2_10_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_12_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36079  RISE       3
I__173/I                                    LocalMux                       0              2921  37377  RISE       1
I__173/O                                    LocalMux                     330              3251  37377  RISE       1
I__176/I                                    InMux                          0              3251  37377  RISE       1
I__176/O                                    InMux                        259              3510  37377  RISE       1
debounce_Inst.r_counter_12_LC_2_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_12_LC_2_10_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_11_LC_2_10_2/lcout
Path End         : debounce_Inst.r_counter_11_LC_2_10_2/in1
Capture Clock    : debounce_Inst.r_counter_11_LC_2_10_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_11_LC_2_10_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_11_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35287  RISE       3
I__179/I                                    LocalMux                       0              2921  37251  RISE       1
I__179/O                                    LocalMux                     330              3251  37251  RISE       1
I__182/I                                    InMux                          0              3251  37251  RISE       1
I__182/O                                    InMux                        259              3510  37251  RISE       1
debounce_Inst.r_counter_11_LC_2_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_11_LC_2_10_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_10_LC_2_10_1/lcout
Path End         : debounce_Inst.r_counter_10_LC_2_10_1/in1
Capture Clock    : debounce_Inst.r_counter_10_LC_2_10_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_10_LC_2_10_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_10_LC_2_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35224  RISE       3
I__187/I                                    LocalMux                       0              2921  37124  RISE       1
I__187/O                                    LocalMux                     330              3251  37124  RISE       1
I__190/I                                    InMux                          0              3251  37124  RISE       1
I__190/O                                    InMux                        259              3510  37124  RISE       1
debounce_Inst.r_counter_10_LC_2_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_10_LC_2_10_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_8_LC_2_9_7/lcout
Path End         : debounce_Inst.r_counter_8_LC_2_9_7/in1
Capture Clock    : debounce_Inst.r_counter_8_LC_2_9_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_8_LC_2_9_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_8_LC_2_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35203  RISE       3
I__205/I                                  LocalMux                       0              2921  36676  RISE       1
I__205/O                                  LocalMux                     330              3251  36676  RISE       1
I__208/I                                  InMux                          0              3251  36676  RISE       1
I__208/O                                  InMux                        259              3510  36676  RISE       1
debounce_Inst.r_counter_8_LC_2_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_8_LC_2_9_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_7_LC_2_9_6/lcout
Path End         : debounce_Inst.r_counter_7_LC_2_9_6/in1
Capture Clock    : debounce_Inst.r_counter_7_LC_2_9_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_7_LC_2_9_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_7_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35848  RISE       3
I__211/I                                  LocalMux                       0              2921  36549  RISE       1
I__211/O                                  LocalMux                     330              3251  36549  RISE       1
I__214/I                                  InMux                          0              3251  36549  RISE       1
I__214/O                                  InMux                        259              3510  36549  RISE       1
debounce_Inst.r_counter_7_LC_2_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_7_LC_2_9_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_5_LC_2_9_4/lcout
Path End         : debounce_Inst.r_counter_5_LC_2_9_4/in1
Capture Clock    : debounce_Inst.r_counter_5_LC_2_9_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_5_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35385  RISE       3
I__114/I                                  LocalMux                       0              2921  36297  RISE       1
I__114/O                                  LocalMux                     330              3251  36297  RISE       1
I__117/I                                  InMux                          0              3251  36297  RISE       1
I__117/O                                  InMux                        259              3510  36297  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_3_LC_2_9_2/lcout
Path End         : debounce_Inst.r_counter_3_LC_2_9_2/in1
Capture Clock    : debounce_Inst.r_counter_3_LC_2_9_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_3_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36044  RISE       2
I__131/I                                  LocalMux                       0              2921  36044  RISE       1
I__131/O                                  LocalMux                     330              3251  36044  RISE       1
I__133/I                                  InMux                          0              3251  36044  RISE       1
I__133/O                                  InMux                        259              3510  36044  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_2_LC_2_9_1/lcout
Path End         : debounce_Inst.r_counter_2_LC_2_9_1/in1
Capture Clock    : debounce_Inst.r_counter_2_LC_2_9_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_2_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35918  RISE       2
I__136/I                                  LocalMux                       0              2921  35918  RISE       1
I__136/O                                  LocalMux                     330              3251  35918  RISE       1
I__138/I                                  InMux                          0              3251  35918  RISE       1
I__138/O                                  InMux                        259              3510  35918  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_3_LC_1_12_4/lcout
Path End         : r_counter_3_LC_1_12_4/in1
Capture Clock    : r_counter_3_LC_1_12_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_3_LC_1_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_3_LC_1_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37629  RISE       9
I__246/I                     LocalMux                       0              2921  38471  RISE       1
I__246/O                     LocalMux                     330              3251  38471  RISE       1
I__251/I                     InMux                          0              3251  38471  RISE       1
I__251/O                     InMux                        259              3510  38471  RISE       1
r_counter_3_LC_1_12_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_3_LC_1_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : debounce_Inst.r_filtered_data_LC_1_8_5/in1
Capture Clock    : debounce_Inst.r_filtered_data_LC_1_8_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36528  RISE       5
I__104/I                                      LocalMux                       0              2921  38471  RISE       1
I__104/O                                      LocalMux                     330              3251  38471  RISE       1
I__107/I                                      InMux                          0              3251  38471  RISE       1
I__107/O                                      InMux                        259              3510  38471  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_9_LC_2_10_0/in1
Capture Clock    : debounce_Inst.r_counter_9_LC_2_10_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__196/I                                   LocalMux                       0              2921  36998  RISE       1
I__196/O                                   LocalMux                     330              3251  36998  RISE       1
I__199/I                                   InMux                          0              3251  36998  RISE       1
I__199/O                                   InMux                        259              3510  36998  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_6_LC_2_9_5/lcout
Path End         : debounce_Inst.r_counter_6_LC_2_9_5/in1
Capture Clock    : debounce_Inst.r_counter_6_LC_2_9_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_6_LC_2_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35743  RISE       3
I__217/I                                  LocalMux                       0              2921  36423  RISE       1
I__217/O                                  LocalMux                     330              3251  36423  RISE       1
I__220/I                                  InMux                          0              3251  36423  RISE       1
I__220/O                                  InMux                        259              3510  36423  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_1_LC_1_12_0/lcout
Path End         : r_counter_2_LC_1_11_5/in1
Capture Clock    : r_counter_2_LC_1_11_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_1_LC_1_12_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_1_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37608  RISE      11
I__267/I                     LocalMux                       0              2921  38471  RISE       1
I__267/O                     LocalMux                     330              3251  38471  RISE       1
I__274/I                     InMux                          0              3251  38471  RISE       1
I__274/O                     InMux                        259              3510  38471  RISE       1
r_counter_2_LC_1_11_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_2_LC_1_11_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_11_7/lcout
Path End         : r_counter_1_LC_1_12_0/in1
Capture Clock    : r_counter_1_LC_1_12_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37693  RISE      12
I__286/I                     LocalMux                       0              2921  37693  RISE       1
I__286/O                     LocalMux                     330              3251  37693  RISE       1
I__292/I                     InMux                          0              3251  38471  RISE       1
I__292/O                     InMux                        259              3510  38471  RISE       1
r_counter_1_LC_1_12_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_1_LC_1_12_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_1_11_6/lcout
Path End         : r_counter_0_LC_1_11_7/in2
Capture Clock    : r_counter_0_LC_1_11_7/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_1_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_1_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37412  RISE       2
I__98/I                     LocalMux                       0              2921  37412  RISE       1
I__98/O                     LocalMux                     330              3251  37412  RISE       1
I__100/I                    InMux                          0              3251  38499  RISE       1
I__100/O                    InMux                        259              3510  38499  RISE       1
I__101/I                    CascadeMux                     0              3510  38499  RISE       1
I__101/O                    CascadeMux                     0              3510  38499  RISE       1
r_counter_0_LC_1_11_7/in2   LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_0_LC_1_10_6/lcout
Path End         : debounce_Inst.r_counter_0_LC_1_10_6/in3
Capture Clock    : debounce_Inst.r_counter_0_LC_1_10_6/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_0_LC_1_10_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_0_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35820  RISE       4
I__141/I                                   LocalMux                       0              2921  38597  RISE       1
I__141/O                                   LocalMux                     330              3251  38597  RISE       1
I__145/I                                   InMux                          0              3251  38597  RISE       1
I__145/O                                   InMux                        259              3510  38597  RISE       1
debounce_Inst.r_counter_0_LC_1_10_6/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_0_LC_1_10_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_1_LC_2_8_7/lcout
Path End         : debounce_Inst.r_counter_1_LC_2_8_7/in3
Capture Clock    : debounce_Inst.r_counter_1_LC_2_8_7/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_1_LC_2_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__153/I                                  LocalMux                       0              2921  38597  RISE       1
I__153/O                                  LocalMux                     330              3251  38597  RISE       1
I__156/I                                  InMux                          0              3251  38597  RISE       1
I__156/O                                  InMux                        259              3510  38597  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_11_7/lcout
Path End         : r_counter_0_LC_1_11_7/in3
Capture Clock    : r_counter_0_LC_1_11_7/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37693  RISE      12
I__287/I                     LocalMux                       0              2921  38597  RISE       1
I__287/O                     LocalMux                     330              3251  38597  RISE       1
I__293/I                     InMux                          0              3251  38597  RISE       1
I__293/O                     InMux                        259              3510  38597  RISE       1
r_counter_0_LC_1_11_7/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_11_7/lcout
Path End         : r_counter_2_LC_1_11_5/in3
Capture Clock    : r_counter_2_LC_1_11_5/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37693  RISE      12
I__287/I                     LocalMux                       0              2921  38597  RISE       1
I__287/O                     LocalMux                     330              3251  38597  RISE       1
I__294/I                     InMux                          0              3251  38597  RISE       1
I__294/O                     InMux                        259              3510  38597  RISE       1
r_counter_2_LC_1_11_5/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_2_LC_1_11_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : debounce_Inst.r_filtered_data_LC_1_8_5/in0
Capture Clock    : debounce_Inst.r_filtered_data_LC_1_8_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2860
---------------------------------------   ---- 
End-of-path arrival time (ps)             2860
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                  Binary_Counter_Top             0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT                  IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__71/I                                     Odrv12                         0               973   +INF  FALL       1
I__71/O                                     Odrv12                       540              1513   +INF  FALL       1
I__72/I                                     Sp12to4                        0              1513   +INF  FALL       1
I__72/O                                     Sp12to4                      449              1962   +INF  FALL       1
I__73/I                                     Span4Mux_v                     0              1962   +INF  FALL       1
I__73/O                                     Span4Mux_v                   372              2333   +INF  FALL       1
I__74/I                                     LocalMux                       0              2333   +INF  FALL       1
I__74/O                                     LocalMux                     309              2642   +INF  FALL       1
I__76/I                                     InMux                          0              2642   +INF  FALL       1
I__76/O                                     InMux                        217              2860   +INF  FALL       1
debounce_Inst.r_filtered_data_LC_1_8_5/in0  LogicCell40_SEQ_MODE_1000      0              2860   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_3_LC_1_12_4/lcout
Path End         : o_Segment1_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           8741
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_3_LC_1_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_3_LC_1_12_4/lcout                            LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       9
I__247/I                                               LocalMux                       0              2921   +INF  RISE       1
I__247/O                                               LocalMux                     330              3251   +INF  RISE       1
I__252/I                                               InMux                          0              3251   +INF  RISE       1
I__252/O                                               InMux                        259              3510   +INF  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__m18_LC_1_13_5/in1    LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__m18_LC_1_13_5/lcout  LogicCell40_SEQ_MODE_0000    379              3889   +INF  FALL       1
I__88/I                                                LocalMux                       0              3889   +INF  FALL       1
I__88/O                                                LocalMux                     309              4198   +INF  FALL       1
I__89/I                                                IoInMux                        0              4198   +INF  FALL       1
I__89/O                                                IoInMux                      217              4415   +INF  FALL       1
o_Segment1_B_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001         0              4415   +INF  FALL       1
o_Segment1_B_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001      2237              6653   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN                            IO_PAD                         0              6653   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out                 IO_PAD                      2088              8741   +INF  FALL       1
o_Segment1_B                                           Binary_Counter_Top             0              8741   +INF  FALL       1


++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_3_LC_1_12_4/lcout
Path End         : o_Segment1_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           8649
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_3_LC_1_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_3_LC_1_12_4/lcout                            LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       9
I__247/I                                               LocalMux                       0              2921   +INF  FALL       1
I__247/O                                               LocalMux                     309              3230   +INF  FALL       1
I__253/I                                               InMux                          0              3230   +INF  FALL       1
I__253/O                                               InMux                        217              3447   +INF  FALL       1
I__257/I                                               CascadeMux                     0              3447   +INF  FALL       1
I__257/O                                               CascadeMux                     0              3447   +INF  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__m19_LC_1_13_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   +INF  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__m19_LC_1_13_6/lcout  LogicCell40_SEQ_MODE_0000    351              3798   +INF  FALL       1
I__161/I                                               LocalMux                       0              3798   +INF  FALL       1
I__161/O                                               LocalMux                     309              4107   +INF  FALL       1
I__162/I                                               IoInMux                        0              4107   +INF  FALL       1
I__162/O                                               IoInMux                      217              4324   +INF  FALL       1
o_Segment1_A_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001         0              4324   +INF  FALL       1
o_Segment1_A_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001      2237              6561   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN                            IO_PAD                         0              6561   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out                 IO_PAD                      2088              8649   +INF  FALL       1
o_Segment1_A                                           Binary_Counter_Top             0              8649   +INF  FALL       1


++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_1_LC_1_12_0/lcout
Path End         : o_Segment1_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           9098
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_1_LC_1_12_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_1_LC_1_12_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE      11
I__270/I                                              Odrv4                          0              2921   +INF  RISE       1
I__270/O                                              Odrv4                        351              3272   +INF  RISE       1
I__278/I                                              LocalMux                       0              3272   +INF  RISE       1
I__278/O                                              LocalMux                     330              3602   +INF  RISE       1
I__281/I                                              InMux                          0              3602   +INF  RISE       1
I__281/O                                              InMux                        259              3861   +INF  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__m5_LC_1_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__m5_LC_1_14_5/lcout  LogicCell40_SEQ_MODE_0000    386              4247   +INF  FALL       1
I__159/I                                              LocalMux                       0              4247   +INF  FALL       1
I__159/O                                              LocalMux                     309              4556   +INF  FALL       1
I__160/I                                              IoInMux                        0              4556   +INF  FALL       1
I__160/O                                              IoInMux                      217              4773   +INF  FALL       1
o_Segment1_G_obuf_preio/DOUT0                         PRE_IO_PIN_TYPE_011001         0              4773   +INF  FALL       1
o_Segment1_G_obuf_preio/PADOUT                        PRE_IO_PIN_TYPE_011001      2237              7010   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN                           IO_PAD                         0              7010   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out                IO_PAD                      2088              9098   +INF  FALL       1
o_Segment1_G                                          Binary_Counter_Top             0              9098   +INF  FALL       1


++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_1_LC_1_12_0/lcout
Path End         : o_Segment1_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           8958
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_1_LC_1_12_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_1_LC_1_12_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL      11
I__270/I                                              Odrv4                          0              2921   +INF  FALL       1
I__270/O                                              Odrv4                        372              3293   +INF  FALL       1
I__278/I                                              LocalMux                       0              3293   +INF  FALL       1
I__278/O                                              LocalMux                     309              3602   +INF  FALL       1
I__282/I                                              InMux                          0              3602   +INF  FALL       1
I__282/O                                              InMux                        217              3819   +INF  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__m9_LC_1_14_6/in3    LogicCell40_SEQ_MODE_0000      0              3819   +INF  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__m9_LC_1_14_6/lcout  LogicCell40_SEQ_MODE_0000    288              4107   +INF  FALL       1
I__157/I                                              LocalMux                       0              4107   +INF  FALL       1
I__157/O                                              LocalMux                     309              4415   +INF  FALL       1
I__158/I                                              IoInMux                        0              4415   +INF  FALL       1
I__158/O                                              IoInMux                      217              4633   +INF  FALL       1
o_Segment1_F_obuf_preio/DOUT0                         PRE_IO_PIN_TYPE_011001         0              4633   +INF  FALL       1
o_Segment1_F_obuf_preio/PADOUT                        PRE_IO_PIN_TYPE_011001      2237              6870   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN                           IO_PAD                         0              6870   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out                IO_PAD                      2088              8958   +INF  FALL       1
o_Segment1_F                                          Binary_Counter_Top             0              8958   +INF  FALL       1


++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_11_7/lcout
Path End         : o_Segment1_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6703
-------------------------------------   ---- 
End-of-path arrival time (ps)           9624
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_11_7/lcout                            LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE      12
I__289/I                                               Odrv4                          0              2921   +INF  RISE       1
I__289/O                                               Odrv4                        351              3272   +INF  RISE       1
I__297/I                                               LocalMux                       0              3272   +INF  RISE       1
I__297/O                                               LocalMux                     330              3602   +INF  RISE       1
I__302/I                                               InMux                          0              3602   +INF  RISE       1
I__302/O                                               InMux                        259              3861   +INF  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__m11_LC_2_14_5/in3    LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__m11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    288              4149   +INF  FALL       1
I__305/I                                               Odrv4                          0              4149   +INF  FALL       1
I__305/O                                               Odrv4                        372              4520   +INF  FALL       1
I__306/I                                               Span4Mux_s2_v                  0              4520   +INF  FALL       1
I__306/O                                               Span4Mux_s2_v                252              4773   +INF  FALL       1
I__307/I                                               LocalMux                       0              4773   +INF  FALL       1
I__307/O                                               LocalMux                     309              5082   +INF  FALL       1
I__308/I                                               IoInMux                        0              5082   +INF  FALL       1
I__308/O                                               IoInMux                      217              5299   +INF  FALL       1
o_Segment1_E_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001         0              5299   +INF  FALL       1
o_Segment1_E_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001      2237              7536   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN                            IO_PAD                         0              7536   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out                 IO_PAD                      2088              9624   +INF  FALL       1
o_Segment1_E                                           Binary_Counter_Top             0              9624   +INF  FALL       1


++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_11_7/lcout
Path End         : o_Segment1_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6759
-------------------------------------   ---- 
End-of-path arrival time (ps)           9680
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_11_7/lcout                            LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL      12
I__289/I                                               Odrv4                          0              2921   +INF  FALL       1
I__289/O                                               Odrv4                        372              3293   +INF  FALL       1
I__297/I                                               LocalMux                       0              3293   +INF  FALL       1
I__297/O                                               LocalMux                     309              3602   +INF  FALL       1
I__303/I                                               InMux                          0              3602   +INF  FALL       1
I__303/O                                               InMux                        217              3819   +INF  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__m14_LC_2_14_2/in0    LogicCell40_SEQ_MODE_0000      0              3819   +INF  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__m14_LC_2_14_2/lcout  LogicCell40_SEQ_MODE_0000    386              4205   +INF  FALL       1
I__309/I                                               Odrv4                          0              4205   +INF  FALL       1
I__309/O                                               Odrv4                        372              4577   +INF  FALL       1
I__310/I                                               Span4Mux_s2_v                  0              4577   +INF  FALL       1
I__310/O                                               Span4Mux_s2_v                252              4829   +INF  FALL       1
I__311/I                                               LocalMux                       0              4829   +INF  FALL       1
I__311/O                                               LocalMux                     309              5138   +INF  FALL       1
I__312/I                                               IoInMux                        0              5138   +INF  FALL       1
I__312/O                                               IoInMux                      217              5355   +INF  FALL       1
o_Segment1_D_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001         0              5355   +INF  FALL       1
o_Segment1_D_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001      2237              7592   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN                            IO_PAD                         0              7592   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out                 IO_PAD                      2088              9680   +INF  FALL       1
o_Segment1_D                                           Binary_Counter_Top             0              9680   +INF  FALL       1


++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_2_LC_1_11_5/lcout
Path End         : o_Segment1_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6703
-------------------------------------   ---- 
End-of-path arrival time (ps)           9624
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_2_LC_1_11_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_2_LC_1_11_5/lcout                            LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE      10
I__228/I                                               Odrv4                          0              2921   +INF  RISE       1
I__228/O                                               Odrv4                        351              3272   +INF  RISE       1
I__234/I                                               LocalMux                       0              3272   +INF  RISE       1
I__234/O                                               LocalMux                     330              3602   +INF  RISE       1
I__241/I                                               InMux                          0              3602   +INF  RISE       1
I__241/O                                               InMux                        259              3861   +INF  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__m16_LC_2_14_6/in3    LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__m16_LC_2_14_6/lcout  LogicCell40_SEQ_MODE_0000    288              4149   +INF  FALL       1
I__221/I                                               Odrv4                          0              4149   +INF  FALL       1
I__221/O                                               Odrv4                        372              4520   +INF  FALL       1
I__222/I                                               Span4Mux_s2_v                  0              4520   +INF  FALL       1
I__222/O                                               Span4Mux_s2_v                252              4773   +INF  FALL       1
I__223/I                                               LocalMux                       0              4773   +INF  FALL       1
I__223/O                                               LocalMux                     309              5082   +INF  FALL       1
I__224/I                                               IoInMux                        0              5082   +INF  FALL       1
I__224/O                                               IoInMux                      217              5299   +INF  FALL       1
o_Segment1_C_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001         0              5299   +INF  FALL       1
o_Segment1_C_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001      2237              7536   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN                            IO_PAD                         0              7536   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out                 IO_PAD                      2088              9624   +INF  FALL       1
o_Segment1_C                                           Binary_Counter_Top             0              9624   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_17_LC_2_11_0/lcout
Path End         : debounce_Inst.r_counter_17_LC_2_11_0/in1
Capture Clock    : debounce_Inst.r_counter_17_LC_2_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__329/I                                            ClkMux                         0              2073  RISE       1
I__329/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_17_LC_2_11_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_17_LC_2_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__332/I                                    LocalMux                       0              2921   1066  FALL       1
I__332/O                                    LocalMux                     309              3230   1066  FALL       1
I__335/I                                    InMux                          0              3230   1066  FALL       1
I__335/O                                    InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_17_LC_2_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__329/I                                            ClkMux                         0              2073  RISE       1
I__329/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_17_LC_2_11_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_16_LC_2_10_7/lcout
Path End         : debounce_Inst.r_counter_16_LC_2_10_7/in1
Capture Clock    : debounce_Inst.r_counter_16_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_16_LC_2_10_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_16_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__341/I                                    LocalMux                       0              2921   1066  FALL       1
I__341/O                                    LocalMux                     309              3230   1066  FALL       1
I__344/I                                    InMux                          0              3230   1066  FALL       1
I__344/O                                    InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_16_LC_2_10_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_16_LC_2_10_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_15_LC_2_10_6/lcout
Path End         : debounce_Inst.r_counter_15_LC_2_10_6/in1
Capture Clock    : debounce_Inst.r_counter_15_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_15_LC_2_10_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_15_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__349/I                                    LocalMux                       0              2921   1066  FALL       1
I__349/O                                    LocalMux                     309              3230   1066  FALL       1
I__352/I                                    InMux                          0              3230   1066  FALL       1
I__352/O                                    InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_15_LC_2_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_15_LC_2_10_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_14_LC_2_10_5/lcout
Path End         : debounce_Inst.r_counter_14_LC_2_10_5/in1
Capture Clock    : debounce_Inst.r_counter_14_LC_2_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_14_LC_2_10_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_14_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__356/I                                    LocalMux                       0              2921   1066  FALL       1
I__356/O                                    LocalMux                     309              3230   1066  FALL       1
I__359/I                                    InMux                          0              3230   1066  FALL       1
I__359/O                                    InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_14_LC_2_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_14_LC_2_10_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_13_LC_2_10_4/lcout
Path End         : debounce_Inst.r_counter_13_LC_2_10_4/in1
Capture Clock    : debounce_Inst.r_counter_13_LC_2_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_13_LC_2_10_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_13_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__165/I                                    LocalMux                       0              2921   1066  FALL       1
I__165/O                                    LocalMux                     309              3230   1066  FALL       1
I__168/I                                    InMux                          0              3230   1066  FALL       1
I__168/O                                    InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_13_LC_2_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_13_LC_2_10_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_12_LC_2_10_3/lcout
Path End         : debounce_Inst.r_counter_12_LC_2_10_3/in1
Capture Clock    : debounce_Inst.r_counter_12_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_12_LC_2_10_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_12_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__173/I                                    LocalMux                       0              2921   1066  FALL       1
I__173/O                                    LocalMux                     309              3230   1066  FALL       1
I__176/I                                    InMux                          0              3230   1066  FALL       1
I__176/O                                    InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_12_LC_2_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_12_LC_2_10_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_11_LC_2_10_2/lcout
Path End         : debounce_Inst.r_counter_11_LC_2_10_2/in1
Capture Clock    : debounce_Inst.r_counter_11_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_11_LC_2_10_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_11_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__179/I                                    LocalMux                       0              2921   1066  FALL       1
I__179/O                                    LocalMux                     309              3230   1066  FALL       1
I__182/I                                    InMux                          0              3230   1066  FALL       1
I__182/O                                    InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_11_LC_2_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_11_LC_2_10_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_10_LC_2_10_1/lcout
Path End         : debounce_Inst.r_counter_10_LC_2_10_1/in1
Capture Clock    : debounce_Inst.r_counter_10_LC_2_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_10_LC_2_10_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_10_LC_2_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__187/I                                    LocalMux                       0              2921   1066  FALL       1
I__187/O                                    LocalMux                     309              3230   1066  FALL       1
I__190/I                                    InMux                          0              3230   1066  FALL       1
I__190/O                                    InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_10_LC_2_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_10_LC_2_10_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_9_LC_2_10_0/in1
Capture Clock    : debounce_Inst.r_counter_9_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__196/I                                   LocalMux                       0              2921   1066  FALL       1
I__196/O                                   LocalMux                     309              3230   1066  FALL       1
I__199/I                                   InMux                          0              3230   1066  FALL       1
I__199/O                                   InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_9_LC_2_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_8_LC_2_9_7/lcout
Path End         : debounce_Inst.r_counter_8_LC_2_9_7/in1
Capture Clock    : debounce_Inst.r_counter_8_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_8_LC_2_9_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_8_LC_2_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__205/I                                  LocalMux                       0              2921   1066  FALL       1
I__205/O                                  LocalMux                     309              3230   1066  FALL       1
I__208/I                                  InMux                          0              3230   1066  FALL       1
I__208/O                                  InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_8_LC_2_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_8_LC_2_9_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_7_LC_2_9_6/lcout
Path End         : debounce_Inst.r_counter_7_LC_2_9_6/in1
Capture Clock    : debounce_Inst.r_counter_7_LC_2_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_7_LC_2_9_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_7_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__211/I                                  LocalMux                       0              2921   1066  FALL       1
I__211/O                                  LocalMux                     309              3230   1066  FALL       1
I__214/I                                  InMux                          0              3230   1066  FALL       1
I__214/O                                  InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_7_LC_2_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_7_LC_2_9_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_6_LC_2_9_5/lcout
Path End         : debounce_Inst.r_counter_6_LC_2_9_5/in1
Capture Clock    : debounce_Inst.r_counter_6_LC_2_9_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_6_LC_2_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__217/I                                  LocalMux                       0              2921   1066  FALL       1
I__217/O                                  LocalMux                     309              3230   1066  FALL       1
I__220/I                                  InMux                          0              3230   1066  FALL       1
I__220/O                                  InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_6_LC_2_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_5_LC_2_9_4/lcout
Path End         : debounce_Inst.r_counter_5_LC_2_9_4/in1
Capture Clock    : debounce_Inst.r_counter_5_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_5_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__114/I                                  LocalMux                       0              2921   1066  FALL       1
I__114/O                                  LocalMux                     309              3230   1066  FALL       1
I__117/I                                  InMux                          0              3230   1066  FALL       1
I__117/O                                  InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_5_LC_2_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_3_LC_2_9_2/lcout
Path End         : debounce_Inst.r_counter_3_LC_2_9_2/in1
Capture Clock    : debounce_Inst.r_counter_3_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_3_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__131/I                                  LocalMux                       0              2921   1066  FALL       1
I__131/O                                  LocalMux                     309              3230   1066  FALL       1
I__133/I                                  InMux                          0              3230   1066  FALL       1
I__133/O                                  InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_3_LC_2_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_2_LC_2_9_1/lcout
Path End         : debounce_Inst.r_counter_2_LC_2_9_1/in1
Capture Clock    : debounce_Inst.r_counter_2_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_2_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__136/I                                  LocalMux                       0              2921   1066  FALL       1
I__136/O                                  LocalMux                     309              3230   1066  FALL       1
I__138/I                                  InMux                          0              3230   1066  FALL       1
I__138/O                                  InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_2_LC_2_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_1_LC_2_8_7/lcout
Path End         : debounce_Inst.r_counter_1_LC_2_8_7/in3
Capture Clock    : debounce_Inst.r_counter_1_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_1_LC_2_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__153/I                                  LocalMux                       0              2921   1066  FALL       1
I__153/O                                  LocalMux                     309              3230   1066  FALL       1
I__156/I                                  InMux                          0              3230   1066  FALL       1
I__156/O                                  InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_1_LC_2_8_7/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_3_LC_1_12_4/lcout
Path End         : r_counter_3_LC_1_12_4/in1
Capture Clock    : r_counter_3_LC_1_12_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_3_LC_1_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_3_LC_1_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__246/I                     LocalMux                       0              2921   1066  FALL       1
I__246/O                     LocalMux                     309              3230   1066  FALL       1
I__251/I                     InMux                          0              3230   1066  FALL       1
I__251/O                     InMux                        217              3447   1066  FALL       1
r_counter_3_LC_1_12_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_3_LC_1_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_1_LC_1_12_0/lcout
Path End         : r_counter_2_LC_1_11_5/in1
Capture Clock    : r_counter_2_LC_1_11_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_1_LC_1_12_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_1_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__267/I                     LocalMux                       0              2921   1066  FALL       1
I__267/O                     LocalMux                     309              3230   1066  FALL       1
I__274/I                     InMux                          0              3230   1066  FALL       1
I__274/O                     InMux                        217              3447   1066  FALL       1
r_counter_2_LC_1_11_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_2_LC_1_11_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_11_7/lcout
Path End         : r_counter_1_LC_1_12_0/in1
Capture Clock    : r_counter_1_LC_1_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__286/I                     LocalMux                       0              2921   1066  FALL       1
I__286/O                     LocalMux                     309              3230   1066  FALL       1
I__292/I                     InMux                          0              3230   1066  FALL       1
I__292/O                     InMux                        217              3447   1066  FALL       1
r_counter_1_LC_1_12_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_1_LC_1_12_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_1_11_6/lcout
Path End         : r_counter_0_LC_1_11_7/in2
Capture Clock    : r_counter_0_LC_1_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_1_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_1_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__98/I                     LocalMux                       0              2921   1066  FALL       1
I__98/O                     LocalMux                     309              3230   1066  FALL       1
I__100/I                    InMux                          0              3230   1066  FALL       1
I__100/O                    InMux                        217              3447   1066  FALL       1
I__101/I                    CascadeMux                     0              3447   1066  FALL       1
I__101/O                    CascadeMux                     0              3447   1066  FALL       1
r_counter_0_LC_1_11_7/in2   LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_2_LC_1_11_5/lcout
Path End         : r_counter_2_LC_1_11_5/in0
Capture Clock    : r_counter_2_LC_1_11_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_2_LC_1_11_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_2_LC_1_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__226/I                     LocalMux                       0              2921   1066  FALL       1
I__226/O                     LocalMux                     309              3230   1066  FALL       1
I__231/I                     InMux                          0              3230   1066  FALL       1
I__231/O                     InMux                        217              3447   1066  FALL       1
r_counter_2_LC_1_11_5/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_2_LC_1_11_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_0_LC_1_10_6/lcout
Path End         : debounce_Inst.r_counter_0_LC_1_10_6/in3
Capture Clock    : debounce_Inst.r_counter_0_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_0_LC_1_10_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_0_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__141/I                                   LocalMux                       0              2921   1066  FALL       1
I__141/O                                   LocalMux                     309              3230   1066  FALL       1
I__145/I                                   InMux                          0              3230   1066  FALL       1
I__145/O                                   InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_0_LC_1_10_6/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_0_LC_1_10_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : debounce_Inst.r_filtered_data_LC_1_8_5/in1
Capture Clock    : debounce_Inst.r_filtered_data_LC_1_8_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__104/I                                      LocalMux                       0              2921   1066  FALL       1
I__104/O                                      LocalMux                     309              3230   1066  FALL       1
I__107/I                                      InMux                          0              3230   1066  FALL       1
I__107/O                                      InMux                        217              3447   1066  FALL       1
debounce_Inst.r_filtered_data_LC_1_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_1_LC_1_12_0/lcout
Path End         : r_counter_1_LC_1_12_0/in0
Capture Clock    : r_counter_1_LC_1_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_1_LC_1_12_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_1_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__268/I                     LocalMux                       0              2921   1066  FALL       1
I__268/O                     LocalMux                     309              3230   1066  FALL       1
I__275/I                     InMux                          0              3230   1066  FALL       1
I__275/O                     InMux                        217              3447   1066  FALL       1
r_counter_1_LC_1_12_0/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_1_LC_1_12_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_11_7/lcout
Path End         : r_counter_0_LC_1_11_7/in3
Capture Clock    : r_counter_0_LC_1_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__287/I                     LocalMux                       0              2921   1066  FALL       1
I__287/O                     LocalMux                     309              3230   1066  FALL       1
I__293/I                     InMux                          0              3230   1066  FALL       1
I__293/O                     InMux                        217              3447   1066  FALL       1
r_counter_0_LC_1_11_7/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_11_7/lcout
Path End         : r_counter_2_LC_1_11_5/in3
Capture Clock    : r_counter_2_LC_1_11_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__287/I                     LocalMux                       0              2921   1066  FALL       1
I__287/O                     LocalMux                     309              3230   1066  FALL       1
I__294/I                     InMux                          0              3230   1066  FALL       1
I__294/O                     InMux                        217              3447   1066  FALL       1
r_counter_2_LC_1_11_5/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_2_LC_1_11_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_5_LC_2_9_4/lcout
Path End         : debounce_Inst.r_filtered_data_LC_1_8_5/in2
Capture Clock    : debounce_Inst.r_filtered_data_LC_1_8_5/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_5_LC_2_9_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__115/I                                            LocalMux                       0              2921   1333  FALL       1
I__115/O                                            LocalMux                     309              3230   1333  FALL       1
I__118/I                                            InMux                          0              3230   1333  FALL       1
I__118/O                                            InMux                        217              3447   1333  FALL       1
debounce_Inst.r_filtered_data_RNO_0_LC_1_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
debounce_Inst.r_filtered_data_RNO_0_LC_1_8_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__62/I                                             CascadeMux                     0              3714   1333  RISE       1
I__62/O                                             CascadeMux                     0              3714   1333  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_2_LC_1_11_5/lcout
Path End         : r_counter_3_LC_1_12_4/in2
Capture Clock    : r_counter_3_LC_1_12_4/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_2_LC_1_11_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_2_LC_1_11_5/lcout                            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__225/I                                               LocalMux                       0              2921   1333  FALL       1
I__225/O                                               LocalMux                     309              3230   1333  FALL       1
I__230/I                                               InMux                          0              3230   1333  FALL       1
I__230/O                                               InMux                        217              3447   1333  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__CO2_LC_1_12_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__CO2_LC_1_12_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__93/I                                                CascadeMux                     0              3714   1333  RISE       1
I__93/O                                                CascadeMux                     0              3714   1333  RISE       1
r_counter_3_LC_1_12_4/in2                              LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_3_LC_1_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_1_11_6/lcout
Path End         : r_counter_2_LC_1_11_5/in2
Capture Clock    : r_counter_2_LC_1_11_5/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_1_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_1_11_6/lcout                                     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__98/I                                                        LocalMux                       0              2921   1066  FALL       1
I__98/O                                                        LocalMux                     309              3230   1066  FALL       1
I__99/I                                                        InMux                          0              3230   1389  FALL       1
I__99/O                                                        InMux                        217              3447   1389  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__r_counter15_LC_1_11_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__r_counter15_LC_1_11_4/ltout  LogicCell40_SEQ_MODE_0000    323              3770   1389  RISE       1
I__111/I                                                       CascadeMux                     0              3770   1389  RISE       1
I__111/O                                                       CascadeMux                     0              3770   1389  RISE       1
r_counter_2_LC_1_11_5/in2                                      LogicCell40_SEQ_MODE_1000      0              3770   1389  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_2_LC_1_11_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_0_LC_1_10_6/lcout
Path End         : debounce_Inst.r_counter_2_LC_2_9_1/in3
Capture Clock    : debounce_Inst.r_counter_2_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_0_LC_1_10_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_0_LC_1_10_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__139/I                                             LocalMux                       0              2921   1417  FALL       1
I__139/O                                             LocalMux                     309              3230   1417  FALL       1
I__143/I                                             InMux                          0              3230   1417  FALL       1
I__143/O                                             InMux                        217              3447   1417  FALL       1
I__147/I                                             CascadeMux                     0              3447   1417  FALL       1
I__147/O                                             CascadeMux                     0              3447   1417  FALL       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__134/I                                             InMux                          0              3581   1417  FALL       1
I__134/O                                             InMux                        217              3798   1417  FALL       1
debounce_Inst.r_counter_2_LC_2_9_1/in3               LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_4_LC_2_9_3/lcout
Path End         : debounce_Inst.r_counter_4_LC_2_9_3/in1
Capture Clock    : debounce_Inst.r_counter_4_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_4_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       3
I__121/I                                  Odrv4                          0              2921   1438  FALL       1
I__121/O                                  Odrv4                        372              3293   1438  FALL       1
I__123/I                                  LocalMux                       0              3293   1438  FALL       1
I__123/O                                  LocalMux                     309              3602   1438  FALL       1
I__126/I                                  InMux                          0              3602   1438  FALL       1
I__126/O                                  InMux                        217              3819   1438  FALL       1
debounce_Inst.r_counter_4_LC_2_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : r_counter_0_LC_1_11_7/in0
Capture Clock    : r_counter_0_LC_1_11_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__103/I                                      Odrv4                          0              2921   1438  FALL       1
I__103/O                                      Odrv4                        372              3293   1438  FALL       1
I__106/I                                      LocalMux                       0              3293   1438  FALL       1
I__106/O                                      LocalMux                     309              3602   1438  FALL       1
I__109/I                                      InMux                          0              3602   1438  FALL       1
I__109/O                                      InMux                        217              3819   1438  FALL       1
r_counter_0_LC_1_11_7/in0                     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : r_Switch_1_LC_1_11_6/in3
Capture Clock    : r_Switch_1_LC_1_11_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__103/I                                      Odrv4                          0              2921   1438  FALL       1
I__103/O                                      Odrv4                        372              3293   1438  FALL       1
I__106/I                                      LocalMux                       0              3293   1438  FALL       1
I__106/O                                      LocalMux                     309              3602   1438  FALL       1
I__110/I                                      InMux                          0              3602   1438  FALL       1
I__110/O                                      InMux                        217              3819   1438  FALL       1
r_Switch_1_LC_1_11_6/in3                      LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_1_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_0_LC_1_10_6/lcout
Path End         : debounce_Inst.r_counter_3_LC_2_9_2/in3
Capture Clock    : debounce_Inst.r_counter_3_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_0_LC_1_10_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_0_LC_1_10_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__139/I                                             LocalMux                       0              2921   1417  FALL       1
I__139/O                                             LocalMux                     309              3230   1417  FALL       1
I__143/I                                             InMux                          0              3230   1417  FALL       1
I__143/O                                             InMux                        217              3447   1417  FALL       1
I__147/I                                             CascadeMux                     0              3447   1417  FALL       1
I__147/O                                             CascadeMux                     0              3447   1417  FALL       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
debounce_Inst.r_counter_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
debounce_Inst.r_counter_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3581   1522  FALL       1
debounce_Inst.r_counter_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    105              3686   1522  FALL       2
I__129/I                                             InMux                          0              3686   1522  FALL       1
I__129/O                                             InMux                        217              3903   1522  FALL       1
debounce_Inst.r_counter_3_LC_2_9_2/in3               LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_15_LC_2_10_6/lcout
Path End         : debounce_Inst.r_counter_16_LC_2_10_7/in3
Capture Clock    : debounce_Inst.r_counter_16_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_15_LC_2_10_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_15_LC_2_10_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__349/I                                       LocalMux                       0              2921   1066  FALL       1
I__349/O                                       LocalMux                     309              3230   1066  FALL       1
I__352/I                                       InMux                          0              3230   1066  FALL       1
I__352/O                                       InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_15_LC_2_10_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
debounce_Inst.r_counter_15_LC_2_10_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__338/I                                       InMux                          0              3693   1529  FALL       1
I__338/O                                       InMux                        217              3910   1529  FALL       1
debounce_Inst.r_counter_16_LC_2_10_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_16_LC_2_10_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_14_LC_2_10_5/lcout
Path End         : debounce_Inst.r_counter_15_LC_2_10_6/in3
Capture Clock    : debounce_Inst.r_counter_15_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_14_LC_2_10_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_14_LC_2_10_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__356/I                                       LocalMux                       0              2921   1066  FALL       1
I__356/O                                       LocalMux                     309              3230   1066  FALL       1
I__359/I                                       InMux                          0              3230   1066  FALL       1
I__359/O                                       InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_14_LC_2_10_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
debounce_Inst.r_counter_14_LC_2_10_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__346/I                                       InMux                          0              3693   1529  FALL       1
I__346/O                                       InMux                        217              3910   1529  FALL       1
debounce_Inst.r_counter_15_LC_2_10_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_15_LC_2_10_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_13_LC_2_10_4/lcout
Path End         : debounce_Inst.r_counter_14_LC_2_10_5/in3
Capture Clock    : debounce_Inst.r_counter_14_LC_2_10_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_13_LC_2_10_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_13_LC_2_10_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__165/I                                       LocalMux                       0              2921   1066  FALL       1
I__165/O                                       LocalMux                     309              3230   1066  FALL       1
I__168/I                                       InMux                          0              3230   1066  FALL       1
I__168/O                                       InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_13_LC_2_10_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
debounce_Inst.r_counter_13_LC_2_10_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__353/I                                       InMux                          0              3693   1529  FALL       1
I__353/O                                       InMux                        217              3910   1529  FALL       1
debounce_Inst.r_counter_14_LC_2_10_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_14_LC_2_10_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_12_LC_2_10_3/lcout
Path End         : debounce_Inst.r_counter_13_LC_2_10_4/in3
Capture Clock    : debounce_Inst.r_counter_13_LC_2_10_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_12_LC_2_10_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_12_LC_2_10_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__173/I                                       LocalMux                       0              2921   1066  FALL       1
I__173/O                                       LocalMux                     309              3230   1066  FALL       1
I__176/I                                       InMux                          0              3230   1066  FALL       1
I__176/O                                       InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_12_LC_2_10_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
debounce_Inst.r_counter_12_LC_2_10_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__163/I                                       InMux                          0              3693   1529  FALL       1
I__163/O                                       InMux                        217              3910   1529  FALL       1
debounce_Inst.r_counter_13_LC_2_10_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_13_LC_2_10_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_11_LC_2_10_2/lcout
Path End         : debounce_Inst.r_counter_12_LC_2_10_3/in3
Capture Clock    : debounce_Inst.r_counter_12_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_11_LC_2_10_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_11_LC_2_10_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__179/I                                       LocalMux                       0              2921   1066  FALL       1
I__179/O                                       LocalMux                     309              3230   1066  FALL       1
I__182/I                                       InMux                          0              3230   1066  FALL       1
I__182/O                                       InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_11_LC_2_10_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
debounce_Inst.r_counter_11_LC_2_10_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__170/I                                       InMux                          0              3693   1529  FALL       1
I__170/O                                       InMux                        217              3910   1529  FALL       1
debounce_Inst.r_counter_12_LC_2_10_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_12_LC_2_10_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_10_LC_2_10_1/lcout
Path End         : debounce_Inst.r_counter_11_LC_2_10_2/in3
Capture Clock    : debounce_Inst.r_counter_11_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_10_LC_2_10_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_10_LC_2_10_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__187/I                                       LocalMux                       0              2921   1066  FALL       1
I__187/O                                       LocalMux                     309              3230   1066  FALL       1
I__190/I                                       InMux                          0              3230   1066  FALL       1
I__190/O                                       InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_10_LC_2_10_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
debounce_Inst.r_counter_10_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__177/I                                       InMux                          0              3693   1529  FALL       1
I__177/O                                       InMux                        217              3910   1529  FALL       1
debounce_Inst.r_counter_11_LC_2_10_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_11_LC_2_10_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_9_LC_2_10_0/lcout
Path End         : debounce_Inst.r_counter_10_LC_2_10_1/in3
Capture Clock    : debounce_Inst.r_counter_10_LC_2_10_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_9_LC_2_10_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__196/I                                      LocalMux                       0              2921   1066  FALL       1
I__196/O                                      LocalMux                     309              3230   1066  FALL       1
I__199/I                                      InMux                          0              3230   1066  FALL       1
I__199/O                                      InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_9_LC_2_10_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
debounce_Inst.r_counter_9_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__185/I                                      InMux                          0              3693   1529  FALL       1
I__185/O                                      InMux                        217              3910   1529  FALL       1
debounce_Inst.r_counter_10_LC_2_10_1/in3      LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_10_LC_2_10_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_7_LC_2_9_6/lcout
Path End         : debounce_Inst.r_counter_8_LC_2_9_7/in3
Capture Clock    : debounce_Inst.r_counter_8_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_7_LC_2_9_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_7_LC_2_9_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__211/I                                     LocalMux                       0              2921   1066  FALL       1
I__211/O                                     LocalMux                     309              3230   1066  FALL       1
I__214/I                                     InMux                          0              3230   1066  FALL       1
I__214/O                                     InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_7_LC_2_9_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
debounce_Inst.r_counter_7_LC_2_9_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__203/I                                     InMux                          0              3693   1529  FALL       1
I__203/O                                     InMux                        217              3910   1529  FALL       1
debounce_Inst.r_counter_8_LC_2_9_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_8_LC_2_9_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_6_LC_2_9_5/lcout
Path End         : debounce_Inst.r_counter_7_LC_2_9_6/in3
Capture Clock    : debounce_Inst.r_counter_7_LC_2_9_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_6_LC_2_9_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__217/I                                     LocalMux                       0              2921   1066  FALL       1
I__217/O                                     LocalMux                     309              3230   1066  FALL       1
I__220/I                                     InMux                          0              3230   1066  FALL       1
I__220/O                                     InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_6_LC_2_9_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
debounce_Inst.r_counter_6_LC_2_9_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__209/I                                     InMux                          0              3693   1529  FALL       1
I__209/O                                     InMux                        217              3910   1529  FALL       1
debounce_Inst.r_counter_7_LC_2_9_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_7_LC_2_9_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_5_LC_2_9_4/lcout
Path End         : debounce_Inst.r_counter_6_LC_2_9_5/in3
Capture Clock    : debounce_Inst.r_counter_6_LC_2_9_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_5_LC_2_9_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__114/I                                     LocalMux                       0              2921   1066  FALL       1
I__114/O                                     LocalMux                     309              3230   1066  FALL       1
I__117/I                                     InMux                          0              3230   1066  FALL       1
I__117/O                                     InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_5_LC_2_9_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
debounce_Inst.r_counter_5_LC_2_9_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__215/I                                     InMux                          0              3693   1529  FALL       1
I__215/O                                     InMux                        217              3910   1529  FALL       1
debounce_Inst.r_counter_6_LC_2_9_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_3_LC_2_9_2/lcout
Path End         : debounce_Inst.r_counter_4_LC_2_9_3/in3
Capture Clock    : debounce_Inst.r_counter_4_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_3_LC_2_9_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__131/I                                     LocalMux                       0              2921   1066  FALL       1
I__131/O                                     LocalMux                     309              3230   1066  FALL       1
I__133/I                                     InMux                          0              3230   1066  FALL       1
I__133/O                                     InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_3_LC_2_9_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
debounce_Inst.r_counter_3_LC_2_9_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__120/I                                     InMux                          0              3693   1529  FALL       1
I__120/O                                     InMux                        217              3910   1529  FALL       1
debounce_Inst.r_counter_4_LC_2_9_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_3_LC_2_9_2/lcout
Path End         : debounce_Inst.r_counter_5_LC_2_9_4/in3
Capture Clock    : debounce_Inst.r_counter_5_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_3_LC_2_9_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__131/I                                     LocalMux                       0              2921   1066  FALL       1
I__131/O                                     LocalMux                     309              3230   1066  FALL       1
I__133/I                                     InMux                          0              3230   1066  FALL       1
I__133/O                                     InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_3_LC_2_9_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
debounce_Inst.r_counter_3_LC_2_9_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
debounce_Inst.r_counter_4_LC_2_9_3/carryin   LogicCell40_SEQ_MODE_1000      0              3693   1634  FALL       1
debounce_Inst.r_counter_4_LC_2_9_3/carryout  LogicCell40_SEQ_MODE_1000    105              3798   1634  FALL       2
I__112/I                                     InMux                          0              3798   1634  FALL       1
I__112/O                                     InMux                        217              4015   1634  FALL       1
debounce_Inst.r_counter_5_LC_2_9_4/in3       LogicCell40_SEQ_MODE_1000      0              4015   1634  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_16_LC_2_10_7/lcout
Path End         : debounce_Inst.r_counter_17_LC_2_11_0/in3
Capture Clock    : debounce_Inst.r_counter_17_LC_2_11_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_16_LC_2_10_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_16_LC_2_10_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__341/I                                       LocalMux                       0              2921   1066  FALL       1
I__341/O                                       LocalMux                     309              3230   1066  FALL       1
I__344/I                                       InMux                          0              3230   1066  FALL       1
I__344/O                                       InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_16_LC_2_10_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
debounce_Inst.r_counter_16_LC_2_10_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_2_11_0_/carryinitin                 ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_2_11_0_/carryinitout                ICE_CARRY_IN_MUX             175              3868   1704  FALL       1
I__337/I                                       InMux                          0              3868   1704  FALL       1
I__337/O                                       InMux                        217              4086   1704  FALL       1
debounce_Inst.r_counter_17_LC_2_11_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__329/I                                            ClkMux                         0              2073  RISE       1
I__329/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_17_LC_2_11_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_8_LC_2_9_7/lcout
Path End         : debounce_Inst.r_counter_9_LC_2_10_0/in3
Capture Clock    : debounce_Inst.r_counter_9_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_8_LC_2_9_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_8_LC_2_9_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__205/I                                     LocalMux                       0              2921   1066  FALL       1
I__205/O                                     LocalMux                     309              3230   1066  FALL       1
I__208/I                                     InMux                          0              3230   1066  FALL       1
I__208/O                                     InMux                        217              3447   1066  FALL       1
debounce_Inst.r_counter_8_LC_2_9_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
debounce_Inst.r_counter_8_LC_2_9_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_2_10_0_/carryinitin               ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_2_10_0_/carryinitout              ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__194/I                                     InMux                          0              3868   1704  FALL       1
I__194/O                                     InMux                        217              4086   1704  FALL       1
debounce_Inst.r_counter_9_LC_2_10_0/in3      LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_0_LC_1_10_6/lcout
Path End         : debounce_Inst.r_counter_1_LC_2_8_7/in1
Capture Clock    : debounce_Inst.r_counter_1_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_0_LC_1_10_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_0_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__142/I                                   Odrv4                          0              2921   1753  FALL       1
I__142/O                                   Odrv4                        372              3293   1753  FALL       1
I__146/I                                   Span4Mux_h                     0              3293   1753  FALL       1
I__146/O                                   Span4Mux_h                   316              3609   1753  FALL       1
I__149/I                                   LocalMux                       0              3609   1753  FALL       1
I__149/O                                   LocalMux                     309              3917   1753  FALL       1
I__150/I                                   InMux                          0              3917   1753  FALL       1
I__150/O                                   InMux                        217              4135   1753  FALL       1
debounce_Inst.r_counter_1_LC_2_8_7/in1     LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_11_7/lcout
Path End         : r_counter_1_LC_1_12_0/in3
Capture Clock    : r_counter_1_LC_1_12_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_11_7/lcout                                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__286/I                                                       LocalMux                       0              2921   1066  FALL       1
I__286/O                                                       LocalMux                     309              3230   1066  FALL       1
I__290/I                                                       InMux                          0              3230   1880  FALL       1
I__290/O                                                       InMux                        217              3447   1880  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__r_counter11_LC_1_12_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__r_counter11_LC_1_12_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__90/I                                                        LocalMux                       0              3735   1880  FALL       1
I__90/O                                                        LocalMux                     309              4044   1880  FALL       1
I__91/I                                                        InMux                          0              4044   1880  FALL       1
I__91/O                                                        InMux                        217              4261   1880  FALL       1
r_counter_1_LC_1_12_0/in3                                      LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_1_LC_1_12_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_11_7/lcout
Path End         : r_counter_3_LC_1_12_4/in3
Capture Clock    : r_counter_3_LC_1_12_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_11_7/lcout                                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__286/I                                                       LocalMux                       0              2921   1066  FALL       1
I__286/O                                                       LocalMux                     309              3230   1066  FALL       1
I__290/I                                                       InMux                          0              3230   1880  FALL       1
I__290/O                                                       InMux                        217              3447   1880  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__r_counter11_LC_1_12_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__r_counter11_LC_1_12_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__90/I                                                        LocalMux                       0              3735   1880  FALL       1
I__90/O                                                        LocalMux                     309              4044   1880  FALL       1
I__92/I                                                        InMux                          0              4044   1880  FALL       1
I__92/O                                                        InMux                        217              4261   1880  FALL       1
r_counter_3_LC_1_12_4/in3                                      LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_3_LC_1_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_1_11_6/lcout
Path End         : r_counter_1_LC_1_12_0/in2
Capture Clock    : r_counter_1_LC_1_12_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_1_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_1_11_6/lcout                                     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__98/I                                                        LocalMux                       0              2921   1066  FALL       1
I__98/O                                                        LocalMux                     309              3230   1066  FALL       1
I__99/I                                                        InMux                          0              3230   1389  FALL       1
I__99/O                                                        InMux                        217              3447   1389  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__r_counter15_LC_1_11_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__r_counter15_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       2
I__94/I                                                        LocalMux                       0              3826   1971  FALL       1
I__94/O                                                        LocalMux                     309              4135   1971  FALL       1
I__95/I                                                        InMux                          0              4135   1971  FALL       1
I__95/O                                                        InMux                        217              4352   1971  FALL       1
I__97/I                                                        CascadeMux                     0              4352   1971  FALL       1
I__97/O                                                        CascadeMux                     0              4352   1971  FALL       1
r_counter_1_LC_1_12_0/in2                                      LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_1_LC_1_12_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_1_11_6/lcout
Path End         : r_counter_3_LC_1_12_4/in0
Capture Clock    : r_counter_3_LC_1_12_4/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_1_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_1_11_6/lcout                                     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__98/I                                                        LocalMux                       0              2921   1066  FALL       1
I__98/O                                                        LocalMux                     309              3230   1066  FALL       1
I__99/I                                                        InMux                          0              3230   1389  FALL       1
I__99/O                                                        InMux                        217              3447   1389  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__r_counter15_LC_1_11_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__r_counter15_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       2
I__94/I                                                        LocalMux                       0              3826   1971  FALL       1
I__94/O                                                        LocalMux                     309              4135   1971  FALL       1
I__96/I                                                        InMux                          0              4135   1971  FALL       1
I__96/O                                                        InMux                        217              4352   1971  FALL       1
r_counter_3_LC_1_12_4/in0                                      LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_3_LC_1_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_counter_3_LC_2_9_2/lcout
Path End         : debounce_Inst.r_filtered_data_LC_1_8_5/in3
Capture Clock    : debounce_Inst.r_filtered_data_LC_1_8_5/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_counter_3_LC_2_9_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__130/I                                            LocalMux                       0              2921   2209  FALL       1
I__130/O                                            LocalMux                     309              3230   2209  FALL       1
I__132/I                                            InMux                          0              3230   2209  FALL       1
I__132/O                                            InMux                        217              3447   2209  FALL       1
debounce_Inst.r_filtered_data_RNO_4_LC_1_8_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
debounce_Inst.r_filtered_data_RNO_4_LC_1_8_6/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__87/I                                             CascadeMux                     0              3714   2209  RISE       1
I__87/O                                             CascadeMux                     0              3714   2209  RISE       1
debounce_Inst.r_filtered_data_RNO_1_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
debounce_Inst.r_filtered_data_RNO_1_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       1
I__85/I                                             LocalMux                       0              4065   2209  FALL       1
I__85/O                                             LocalMux                     309              4373   2209  FALL       1
I__86/I                                             InMux                          0              4373   2209  FALL       1
I__86/O                                             InMux                        217              4591   2209  FALL       1
debounce_Inst.r_filtered_data_LC_1_8_5/in3          LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : debounce_Inst.r_counter_1_LC_2_8_7/sr
Capture Clock    : debounce_Inst.r_counter_1_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__102/I                                                           LocalMux                       0              2921   3073  FALL       1
I__102/O                                                           LocalMux                     309              3230   3073  FALL       1
I__105/I                                                           InMux                          0              3230   3073  FALL       1
I__105/O                                                           InMux                        217              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__68/I                                                            LocalMux                       0              3735   3073  FALL       1
I__68/O                                                            LocalMux                     309              4044   3073  FALL       1
I__69/I                                                            IoInMux                        0              4044   3073  FALL       1
I__69/O                                                            IoInMux                      217              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__313/I                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__313/O                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__314/I                                                           GlobalMux                      0              4822   3073  FALL       1
I__314/O                                                           GlobalMux                     77              4899   3073  FALL       1
I__315/I                                                           SRMux                          0              4899   3073  FALL       1
I__315/O                                                           SRMux                        358              5257   3073  FALL       1
debounce_Inst.r_counter_1_LC_2_8_7/sr                              LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_1_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : debounce_Inst.r_counter_0_LC_1_10_6/sr
Capture Clock    : debounce_Inst.r_counter_0_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__102/I                                                           LocalMux                       0              2921   3073  FALL       1
I__102/O                                                           LocalMux                     309              3230   3073  FALL       1
I__105/I                                                           InMux                          0              3230   3073  FALL       1
I__105/O                                                           InMux                        217              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__68/I                                                            LocalMux                       0              3735   3073  FALL       1
I__68/O                                                            LocalMux                     309              4044   3073  FALL       1
I__69/I                                                            IoInMux                        0              4044   3073  FALL       1
I__69/O                                                            IoInMux                      217              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__313/I                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__313/O                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__314/I                                                           GlobalMux                      0              4822   3073  FALL       1
I__314/O                                                           GlobalMux                     77              4899   3073  FALL       1
I__316/I                                                           SRMux                          0              4899   3073  FALL       1
I__316/O                                                           SRMux                        358              5257   3073  FALL       1
debounce_Inst.r_counter_0_LC_1_10_6/sr                             LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_0_LC_1_10_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : debounce_Inst.r_counter_8_LC_2_9_7/sr
Capture Clock    : debounce_Inst.r_counter_8_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__102/I                                                           LocalMux                       0              2921   3073  FALL       1
I__102/O                                                           LocalMux                     309              3230   3073  FALL       1
I__105/I                                                           InMux                          0              3230   3073  FALL       1
I__105/O                                                           InMux                        217              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__68/I                                                            LocalMux                       0              3735   3073  FALL       1
I__68/O                                                            LocalMux                     309              4044   3073  FALL       1
I__69/I                                                            IoInMux                        0              4044   3073  FALL       1
I__69/O                                                            IoInMux                      217              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__313/I                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__313/O                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__314/I                                                           GlobalMux                      0              4822   3073  FALL       1
I__314/O                                                           GlobalMux                     77              4899   3073  FALL       1
I__317/I                                                           SRMux                          0              4899   3073  FALL       1
I__317/O                                                           SRMux                        358              5257   3073  FALL       1
debounce_Inst.r_counter_8_LC_2_9_7/sr                              LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_8_LC_2_9_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : debounce_Inst.r_counter_7_LC_2_9_6/sr
Capture Clock    : debounce_Inst.r_counter_7_LC_2_9_6/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__102/I                                                           LocalMux                       0              2921   3073  FALL       1
I__102/O                                                           LocalMux                     309              3230   3073  FALL       1
I__105/I                                                           InMux                          0              3230   3073  FALL       1
I__105/O                                                           InMux                        217              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__68/I                                                            LocalMux                       0              3735   3073  FALL       1
I__68/O                                                            LocalMux                     309              4044   3073  FALL       1
I__69/I                                                            IoInMux                        0              4044   3073  FALL       1
I__69/O                                                            IoInMux                      217              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__313/I                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__313/O                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__314/I                                                           GlobalMux                      0              4822   3073  FALL       1
I__314/O                                                           GlobalMux                     77              4899   3073  FALL       1
I__317/I                                                           SRMux                          0              4899   3073  FALL       1
I__317/O                                                           SRMux                        358              5257   3073  FALL       1
debounce_Inst.r_counter_7_LC_2_9_6/sr                              LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_7_LC_2_9_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : debounce_Inst.r_counter_6_LC_2_9_5/sr
Capture Clock    : debounce_Inst.r_counter_6_LC_2_9_5/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__102/I                                                           LocalMux                       0              2921   3073  FALL       1
I__102/O                                                           LocalMux                     309              3230   3073  FALL       1
I__105/I                                                           InMux                          0              3230   3073  FALL       1
I__105/O                                                           InMux                        217              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__68/I                                                            LocalMux                       0              3735   3073  FALL       1
I__68/O                                                            LocalMux                     309              4044   3073  FALL       1
I__69/I                                                            IoInMux                        0              4044   3073  FALL       1
I__69/O                                                            IoInMux                      217              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__313/I                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__313/O                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__314/I                                                           GlobalMux                      0              4822   3073  FALL       1
I__314/O                                                           GlobalMux                     77              4899   3073  FALL       1
I__317/I                                                           SRMux                          0              4899   3073  FALL       1
I__317/O                                                           SRMux                        358              5257   3073  FALL       1
debounce_Inst.r_counter_6_LC_2_9_5/sr                              LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_6_LC_2_9_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : debounce_Inst.r_counter_5_LC_2_9_4/sr
Capture Clock    : debounce_Inst.r_counter_5_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__102/I                                                           LocalMux                       0              2921   3073  FALL       1
I__102/O                                                           LocalMux                     309              3230   3073  FALL       1
I__105/I                                                           InMux                          0              3230   3073  FALL       1
I__105/O                                                           InMux                        217              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__68/I                                                            LocalMux                       0              3735   3073  FALL       1
I__68/O                                                            LocalMux                     309              4044   3073  FALL       1
I__69/I                                                            IoInMux                        0              4044   3073  FALL       1
I__69/O                                                            IoInMux                      217              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__313/I                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__313/O                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__314/I                                                           GlobalMux                      0              4822   3073  FALL       1
I__314/O                                                           GlobalMux                     77              4899   3073  FALL       1
I__317/I                                                           SRMux                          0              4899   3073  FALL       1
I__317/O                                                           SRMux                        358              5257   3073  FALL       1
debounce_Inst.r_counter_5_LC_2_9_4/sr                              LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_5_LC_2_9_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : debounce_Inst.r_counter_4_LC_2_9_3/sr
Capture Clock    : debounce_Inst.r_counter_4_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__102/I                                                           LocalMux                       0              2921   3073  FALL       1
I__102/O                                                           LocalMux                     309              3230   3073  FALL       1
I__105/I                                                           InMux                          0              3230   3073  FALL       1
I__105/O                                                           InMux                        217              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__68/I                                                            LocalMux                       0              3735   3073  FALL       1
I__68/O                                                            LocalMux                     309              4044   3073  FALL       1
I__69/I                                                            IoInMux                        0              4044   3073  FALL       1
I__69/O                                                            IoInMux                      217              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__313/I                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__313/O                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__314/I                                                           GlobalMux                      0              4822   3073  FALL       1
I__314/O                                                           GlobalMux                     77              4899   3073  FALL       1
I__317/I                                                           SRMux                          0              4899   3073  FALL       1
I__317/O                                                           SRMux                        358              5257   3073  FALL       1
debounce_Inst.r_counter_4_LC_2_9_3/sr                              LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_4_LC_2_9_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : debounce_Inst.r_counter_3_LC_2_9_2/sr
Capture Clock    : debounce_Inst.r_counter_3_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__102/I                                                           LocalMux                       0              2921   3073  FALL       1
I__102/O                                                           LocalMux                     309              3230   3073  FALL       1
I__105/I                                                           InMux                          0              3230   3073  FALL       1
I__105/O                                                           InMux                        217              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__68/I                                                            LocalMux                       0              3735   3073  FALL       1
I__68/O                                                            LocalMux                     309              4044   3073  FALL       1
I__69/I                                                            IoInMux                        0              4044   3073  FALL       1
I__69/O                                                            IoInMux                      217              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__313/I                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__313/O                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__314/I                                                           GlobalMux                      0              4822   3073  FALL       1
I__314/O                                                           GlobalMux                     77              4899   3073  FALL       1
I__317/I                                                           SRMux                          0              4899   3073  FALL       1
I__317/O                                                           SRMux                        358              5257   3073  FALL       1
debounce_Inst.r_counter_3_LC_2_9_2/sr                              LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_3_LC_2_9_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : debounce_Inst.r_counter_2_LC_2_9_1/sr
Capture Clock    : debounce_Inst.r_counter_2_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__102/I                                                           LocalMux                       0              2921   3073  FALL       1
I__102/O                                                           LocalMux                     309              3230   3073  FALL       1
I__105/I                                                           InMux                          0              3230   3073  FALL       1
I__105/O                                                           InMux                        217              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__68/I                                                            LocalMux                       0              3735   3073  FALL       1
I__68/O                                                            LocalMux                     309              4044   3073  FALL       1
I__69/I                                                            IoInMux                        0              4044   3073  FALL       1
I__69/O                                                            IoInMux                      217              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__313/I                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__313/O                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__314/I                                                           GlobalMux                      0              4822   3073  FALL       1
I__314/O                                                           GlobalMux                     77              4899   3073  FALL       1
I__317/I                                                           SRMux                          0              4899   3073  FALL       1
I__317/O                                                           SRMux                        358              5257   3073  FALL       1
debounce_Inst.r_counter_2_LC_2_9_1/sr                              LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_2_LC_2_9_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : debounce_Inst.r_counter_16_LC_2_10_7/sr
Capture Clock    : debounce_Inst.r_counter_16_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__102/I                                                           LocalMux                       0              2921   3073  FALL       1
I__102/O                                                           LocalMux                     309              3230   3073  FALL       1
I__105/I                                                           InMux                          0              3230   3073  FALL       1
I__105/O                                                           InMux                        217              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__68/I                                                            LocalMux                       0              3735   3073  FALL       1
I__68/O                                                            LocalMux                     309              4044   3073  FALL       1
I__69/I                                                            IoInMux                        0              4044   3073  FALL       1
I__69/O                                                            IoInMux                      217              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__313/I                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__313/O                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__314/I                                                           GlobalMux                      0              4822   3073  FALL       1
I__314/O                                                           GlobalMux                     77              4899   3073  FALL       1
I__318/I                                                           SRMux                          0              4899   3073  FALL       1
I__318/O                                                           SRMux                        358              5257   3073  FALL       1
debounce_Inst.r_counter_16_LC_2_10_7/sr                            LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_16_LC_2_10_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : debounce_Inst.r_counter_15_LC_2_10_6/sr
Capture Clock    : debounce_Inst.r_counter_15_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__102/I                                                           LocalMux                       0              2921   3073  FALL       1
I__102/O                                                           LocalMux                     309              3230   3073  FALL       1
I__105/I                                                           InMux                          0              3230   3073  FALL       1
I__105/O                                                           InMux                        217              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__68/I                                                            LocalMux                       0              3735   3073  FALL       1
I__68/O                                                            LocalMux                     309              4044   3073  FALL       1
I__69/I                                                            IoInMux                        0              4044   3073  FALL       1
I__69/O                                                            IoInMux                      217              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__313/I                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__313/O                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__314/I                                                           GlobalMux                      0              4822   3073  FALL       1
I__314/O                                                           GlobalMux                     77              4899   3073  FALL       1
I__318/I                                                           SRMux                          0              4899   3073  FALL       1
I__318/O                                                           SRMux                        358              5257   3073  FALL       1
debounce_Inst.r_counter_15_LC_2_10_6/sr                            LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_15_LC_2_10_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : debounce_Inst.r_counter_14_LC_2_10_5/sr
Capture Clock    : debounce_Inst.r_counter_14_LC_2_10_5/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__102/I                                                           LocalMux                       0              2921   3073  FALL       1
I__102/O                                                           LocalMux                     309              3230   3073  FALL       1
I__105/I                                                           InMux                          0              3230   3073  FALL       1
I__105/O                                                           InMux                        217              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__68/I                                                            LocalMux                       0              3735   3073  FALL       1
I__68/O                                                            LocalMux                     309              4044   3073  FALL       1
I__69/I                                                            IoInMux                        0              4044   3073  FALL       1
I__69/O                                                            IoInMux                      217              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__313/I                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__313/O                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__314/I                                                           GlobalMux                      0              4822   3073  FALL       1
I__314/O                                                           GlobalMux                     77              4899   3073  FALL       1
I__318/I                                                           SRMux                          0              4899   3073  FALL       1
I__318/O                                                           SRMux                        358              5257   3073  FALL       1
debounce_Inst.r_counter_14_LC_2_10_5/sr                            LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_14_LC_2_10_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : debounce_Inst.r_counter_13_LC_2_10_4/sr
Capture Clock    : debounce_Inst.r_counter_13_LC_2_10_4/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__102/I                                                           LocalMux                       0              2921   3073  FALL       1
I__102/O                                                           LocalMux                     309              3230   3073  FALL       1
I__105/I                                                           InMux                          0              3230   3073  FALL       1
I__105/O                                                           InMux                        217              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__68/I                                                            LocalMux                       0              3735   3073  FALL       1
I__68/O                                                            LocalMux                     309              4044   3073  FALL       1
I__69/I                                                            IoInMux                        0              4044   3073  FALL       1
I__69/O                                                            IoInMux                      217              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__313/I                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__313/O                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__314/I                                                           GlobalMux                      0              4822   3073  FALL       1
I__314/O                                                           GlobalMux                     77              4899   3073  FALL       1
I__318/I                                                           SRMux                          0              4899   3073  FALL       1
I__318/O                                                           SRMux                        358              5257   3073  FALL       1
debounce_Inst.r_counter_13_LC_2_10_4/sr                            LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_13_LC_2_10_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : debounce_Inst.r_counter_12_LC_2_10_3/sr
Capture Clock    : debounce_Inst.r_counter_12_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__102/I                                                           LocalMux                       0              2921   3073  FALL       1
I__102/O                                                           LocalMux                     309              3230   3073  FALL       1
I__105/I                                                           InMux                          0              3230   3073  FALL       1
I__105/O                                                           InMux                        217              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__68/I                                                            LocalMux                       0              3735   3073  FALL       1
I__68/O                                                            LocalMux                     309              4044   3073  FALL       1
I__69/I                                                            IoInMux                        0              4044   3073  FALL       1
I__69/O                                                            IoInMux                      217              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__313/I                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__313/O                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__314/I                                                           GlobalMux                      0              4822   3073  FALL       1
I__314/O                                                           GlobalMux                     77              4899   3073  FALL       1
I__318/I                                                           SRMux                          0              4899   3073  FALL       1
I__318/O                                                           SRMux                        358              5257   3073  FALL       1
debounce_Inst.r_counter_12_LC_2_10_3/sr                            LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_12_LC_2_10_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : debounce_Inst.r_counter_11_LC_2_10_2/sr
Capture Clock    : debounce_Inst.r_counter_11_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__102/I                                                           LocalMux                       0              2921   3073  FALL       1
I__102/O                                                           LocalMux                     309              3230   3073  FALL       1
I__105/I                                                           InMux                          0              3230   3073  FALL       1
I__105/O                                                           InMux                        217              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__68/I                                                            LocalMux                       0              3735   3073  FALL       1
I__68/O                                                            LocalMux                     309              4044   3073  FALL       1
I__69/I                                                            IoInMux                        0              4044   3073  FALL       1
I__69/O                                                            IoInMux                      217              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__313/I                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__313/O                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__314/I                                                           GlobalMux                      0              4822   3073  FALL       1
I__314/O                                                           GlobalMux                     77              4899   3073  FALL       1
I__318/I                                                           SRMux                          0              4899   3073  FALL       1
I__318/O                                                           SRMux                        358              5257   3073  FALL       1
debounce_Inst.r_counter_11_LC_2_10_2/sr                            LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_11_LC_2_10_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : debounce_Inst.r_counter_10_LC_2_10_1/sr
Capture Clock    : debounce_Inst.r_counter_10_LC_2_10_1/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__102/I                                                           LocalMux                       0              2921   3073  FALL       1
I__102/O                                                           LocalMux                     309              3230   3073  FALL       1
I__105/I                                                           InMux                          0              3230   3073  FALL       1
I__105/O                                                           InMux                        217              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__68/I                                                            LocalMux                       0              3735   3073  FALL       1
I__68/O                                                            LocalMux                     309              4044   3073  FALL       1
I__69/I                                                            IoInMux                        0              4044   3073  FALL       1
I__69/O                                                            IoInMux                      217              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__313/I                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__313/O                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__314/I                                                           GlobalMux                      0              4822   3073  FALL       1
I__314/O                                                           GlobalMux                     77              4899   3073  FALL       1
I__318/I                                                           SRMux                          0              4899   3073  FALL       1
I__318/O                                                           SRMux                        358              5257   3073  FALL       1
debounce_Inst.r_counter_10_LC_2_10_1/sr                            LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_10_LC_2_10_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : debounce_Inst.r_counter_9_LC_2_10_0/sr
Capture Clock    : debounce_Inst.r_counter_9_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__102/I                                                           LocalMux                       0              2921   3073  FALL       1
I__102/O                                                           LocalMux                     309              3230   3073  FALL       1
I__105/I                                                           InMux                          0              3230   3073  FALL       1
I__105/O                                                           InMux                        217              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__68/I                                                            LocalMux                       0              3735   3073  FALL       1
I__68/O                                                            LocalMux                     309              4044   3073  FALL       1
I__69/I                                                            IoInMux                        0              4044   3073  FALL       1
I__69/O                                                            IoInMux                      217              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__313/I                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__313/O                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__314/I                                                           GlobalMux                      0              4822   3073  FALL       1
I__314/O                                                           GlobalMux                     77              4899   3073  FALL       1
I__318/I                                                           SRMux                          0              4899   3073  FALL       1
I__318/O                                                           SRMux                        358              5257   3073  FALL       1
debounce_Inst.r_counter_9_LC_2_10_0/sr                             LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_9_LC_2_10_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debounce_Inst.r_filtered_data_LC_1_8_5/lcout
Path End         : debounce_Inst.r_counter_17_LC_2_11_0/sr
Capture Clock    : debounce_Inst.r_counter_17_LC_2_11_0/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
debounce_Inst.r_filtered_data_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__102/I                                                           LocalMux                       0              2921   3073  FALL       1
I__102/O                                                           LocalMux                     309              3230   3073  FALL       1
I__105/I                                                           InMux                          0              3230   3073  FALL       1
I__105/O                                                           InMux                        217              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__68/I                                                            LocalMux                       0              3735   3073  FALL       1
I__68/O                                                            LocalMux                     309              4044   3073  FALL       1
I__69/I                                                            IoInMux                        0              4044   3073  FALL       1
I__69/O                                                            IoInMux                      217              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
debounce_Inst.r_filtered_data_RNI1M9J5_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__313/I                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__313/O                                                           gio2CtrlBuf                    0              4822   3073  FALL       1
I__314/I                                                           GlobalMux                      0              4822   3073  FALL       1
I__314/O                                                           GlobalMux                     77              4899   3073  FALL       1
I__319/I                                                           SRMux                          0              4899   3073  FALL       1
I__319/O                                                           SRMux                        358              5257   3073  FALL       1
debounce_Inst.r_counter_17_LC_2_11_0/sr                            LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__329/I                                            ClkMux                         0              2073  RISE       1
I__329/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_counter_17_LC_2_11_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : debounce_Inst.r_filtered_data_LC_1_8_5/in0
Capture Clock    : debounce_Inst.r_filtered_data_LC_1_8_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2860
---------------------------------------   ---- 
End-of-path arrival time (ps)             2860
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                  Binary_Counter_Top             0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT                  IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__71/I                                     Odrv12                         0               973   +INF  FALL       1
I__71/O                                     Odrv12                       540              1513   +INF  FALL       1
I__72/I                                     Sp12to4                        0              1513   +INF  FALL       1
I__72/O                                     Sp12to4                      449              1962   +INF  FALL       1
I__73/I                                     Span4Mux_v                     0              1962   +INF  FALL       1
I__73/O                                     Span4Mux_v                   372              2333   +INF  FALL       1
I__74/I                                     LocalMux                       0              2333   +INF  FALL       1
I__74/O                                     LocalMux                     309              2642   +INF  FALL       1
I__76/I                                     InMux                          0              2642   +INF  FALL       1
I__76/O                                     InMux                        217              2860   +INF  FALL       1
debounce_Inst.r_filtered_data_LC_1_8_5/in0  LogicCell40_SEQ_MODE_1000      0              2860   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
debounce_Inst.r_filtered_data_LC_1_8_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_3_LC_1_12_4/lcout
Path End         : o_Segment1_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           8741
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_3_LC_1_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_3_LC_1_12_4/lcout                            LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       9
I__247/I                                               LocalMux                       0              2921   +INF  RISE       1
I__247/O                                               LocalMux                     330              3251   +INF  RISE       1
I__252/I                                               InMux                          0              3251   +INF  RISE       1
I__252/O                                               InMux                        259              3510   +INF  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__m18_LC_1_13_5/in1    LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__m18_LC_1_13_5/lcout  LogicCell40_SEQ_MODE_0000    379              3889   +INF  FALL       1
I__88/I                                                LocalMux                       0              3889   +INF  FALL       1
I__88/O                                                LocalMux                     309              4198   +INF  FALL       1
I__89/I                                                IoInMux                        0              4198   +INF  FALL       1
I__89/O                                                IoInMux                      217              4415   +INF  FALL       1
o_Segment1_B_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001         0              4415   +INF  FALL       1
o_Segment1_B_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001      2237              6653   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN                            IO_PAD                         0              6653   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out                 IO_PAD                      2088              8741   +INF  FALL       1
o_Segment1_B                                           Binary_Counter_Top             0              8741   +INF  FALL       1


++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_3_LC_1_12_4/lcout
Path End         : o_Segment1_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           8649
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_3_LC_1_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_3_LC_1_12_4/lcout                            LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       9
I__247/I                                               LocalMux                       0              2921   +INF  FALL       1
I__247/O                                               LocalMux                     309              3230   +INF  FALL       1
I__253/I                                               InMux                          0              3230   +INF  FALL       1
I__253/O                                               InMux                        217              3447   +INF  FALL       1
I__257/I                                               CascadeMux                     0              3447   +INF  FALL       1
I__257/O                                               CascadeMux                     0              3447   +INF  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__m19_LC_1_13_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   +INF  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__m19_LC_1_13_6/lcout  LogicCell40_SEQ_MODE_0000    351              3798   +INF  FALL       1
I__161/I                                               LocalMux                       0              3798   +INF  FALL       1
I__161/O                                               LocalMux                     309              4107   +INF  FALL       1
I__162/I                                               IoInMux                        0              4107   +INF  FALL       1
I__162/O                                               IoInMux                      217              4324   +INF  FALL       1
o_Segment1_A_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001         0              4324   +INF  FALL       1
o_Segment1_A_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001      2237              6561   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN                            IO_PAD                         0              6561   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out                 IO_PAD                      2088              8649   +INF  FALL       1
o_Segment1_A                                           Binary_Counter_Top             0              8649   +INF  FALL       1


++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_1_LC_1_12_0/lcout
Path End         : o_Segment1_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           9098
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_1_LC_1_12_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_1_LC_1_12_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE      11
I__270/I                                              Odrv4                          0              2921   +INF  RISE       1
I__270/O                                              Odrv4                        351              3272   +INF  RISE       1
I__278/I                                              LocalMux                       0              3272   +INF  RISE       1
I__278/O                                              LocalMux                     330              3602   +INF  RISE       1
I__281/I                                              InMux                          0              3602   +INF  RISE       1
I__281/O                                              InMux                        259              3861   +INF  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__m5_LC_1_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__m5_LC_1_14_5/lcout  LogicCell40_SEQ_MODE_0000    386              4247   +INF  FALL       1
I__159/I                                              LocalMux                       0              4247   +INF  FALL       1
I__159/O                                              LocalMux                     309              4556   +INF  FALL       1
I__160/I                                              IoInMux                        0              4556   +INF  FALL       1
I__160/O                                              IoInMux                      217              4773   +INF  FALL       1
o_Segment1_G_obuf_preio/DOUT0                         PRE_IO_PIN_TYPE_011001         0              4773   +INF  FALL       1
o_Segment1_G_obuf_preio/PADOUT                        PRE_IO_PIN_TYPE_011001      2237              7010   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN                           IO_PAD                         0              7010   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out                IO_PAD                      2088              9098   +INF  FALL       1
o_Segment1_G                                          Binary_Counter_Top             0              9098   +INF  FALL       1


++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_1_LC_1_12_0/lcout
Path End         : o_Segment1_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           8958
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__328/I                                            ClkMux                         0              2073  RISE       1
I__328/O                                            ClkMux                       309              2381  RISE       1
r_counter_1_LC_1_12_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_1_LC_1_12_0/lcout                           LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL      11
I__270/I                                              Odrv4                          0              2921   +INF  FALL       1
I__270/O                                              Odrv4                        372              3293   +INF  FALL       1
I__278/I                                              LocalMux                       0              3293   +INF  FALL       1
I__278/O                                              LocalMux                     309              3602   +INF  FALL       1
I__282/I                                              InMux                          0              3602   +INF  FALL       1
I__282/O                                              InMux                        217              3819   +INF  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__m9_LC_1_14_6/in3    LogicCell40_SEQ_MODE_0000      0              3819   +INF  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__m9_LC_1_14_6/lcout  LogicCell40_SEQ_MODE_0000    288              4107   +INF  FALL       1
I__157/I                                              LocalMux                       0              4107   +INF  FALL       1
I__157/O                                              LocalMux                     309              4415   +INF  FALL       1
I__158/I                                              IoInMux                        0              4415   +INF  FALL       1
I__158/O                                              IoInMux                      217              4633   +INF  FALL       1
o_Segment1_F_obuf_preio/DOUT0                         PRE_IO_PIN_TYPE_011001         0              4633   +INF  FALL       1
o_Segment1_F_obuf_preio/PADOUT                        PRE_IO_PIN_TYPE_011001      2237              6870   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN                           IO_PAD                         0              6870   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out                IO_PAD                      2088              8958   +INF  FALL       1
o_Segment1_F                                          Binary_Counter_Top             0              8958   +INF  FALL       1


++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_11_7/lcout
Path End         : o_Segment1_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6703
-------------------------------------   ---- 
End-of-path arrival time (ps)           9624
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_11_7/lcout                            LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE      12
I__289/I                                               Odrv4                          0              2921   +INF  RISE       1
I__289/O                                               Odrv4                        351              3272   +INF  RISE       1
I__297/I                                               LocalMux                       0              3272   +INF  RISE       1
I__297/O                                               LocalMux                     330              3602   +INF  RISE       1
I__302/I                                               InMux                          0              3602   +INF  RISE       1
I__302/O                                               InMux                        259              3861   +INF  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__m11_LC_2_14_5/in3    LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__m11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    288              4149   +INF  FALL       1
I__305/I                                               Odrv4                          0              4149   +INF  FALL       1
I__305/O                                               Odrv4                        372              4520   +INF  FALL       1
I__306/I                                               Span4Mux_s2_v                  0              4520   +INF  FALL       1
I__306/O                                               Span4Mux_s2_v                252              4773   +INF  FALL       1
I__307/I                                               LocalMux                       0              4773   +INF  FALL       1
I__307/O                                               LocalMux                     309              5082   +INF  FALL       1
I__308/I                                               IoInMux                        0              5082   +INF  FALL       1
I__308/O                                               IoInMux                      217              5299   +INF  FALL       1
o_Segment1_E_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001         0              5299   +INF  FALL       1
o_Segment1_E_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001      2237              7536   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN                            IO_PAD                         0              7536   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out                 IO_PAD                      2088              9624   +INF  FALL       1
o_Segment1_E                                           Binary_Counter_Top             0              9624   +INF  FALL       1


++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_11_7/lcout
Path End         : o_Segment1_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6759
-------------------------------------   ---- 
End-of-path arrival time (ps)           9680
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_0_LC_1_11_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_11_7/lcout                            LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL      12
I__289/I                                               Odrv4                          0              2921   +INF  FALL       1
I__289/O                                               Odrv4                        372              3293   +INF  FALL       1
I__297/I                                               LocalMux                       0              3293   +INF  FALL       1
I__297/O                                               LocalMux                     309              3602   +INF  FALL       1
I__303/I                                               InMux                          0              3602   +INF  FALL       1
I__303/O                                               InMux                        217              3819   +INF  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__m14_LC_2_14_2/in0    LogicCell40_SEQ_MODE_0000      0              3819   +INF  FALL       1
disp_seg_Inst.r_Hex_Encoding_6_0__m14_LC_2_14_2/lcout  LogicCell40_SEQ_MODE_0000    386              4205   +INF  FALL       1
I__309/I                                               Odrv4                          0              4205   +INF  FALL       1
I__309/O                                               Odrv4                        372              4577   +INF  FALL       1
I__310/I                                               Span4Mux_s2_v                  0              4577   +INF  FALL       1
I__310/O                                               Span4Mux_s2_v                252              4829   +INF  FALL       1
I__311/I                                               LocalMux                       0              4829   +INF  FALL       1
I__311/O                                               LocalMux                     309              5138   +INF  FALL       1
I__312/I                                               IoInMux                        0              5138   +INF  FALL       1
I__312/O                                               IoInMux                      217              5355   +INF  FALL       1
o_Segment1_D_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001         0              5355   +INF  FALL       1
o_Segment1_D_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001      2237              7592   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN                            IO_PAD                         0              7592   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out                 IO_PAD                      2088              9680   +INF  FALL       1
o_Segment1_D                                           Binary_Counter_Top             0              9680   +INF  FALL       1


++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_2_LC_1_11_5/lcout
Path End         : o_Segment1_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6703
-------------------------------------   ---- 
End-of-path arrival time (ps)           9624
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Binary_Counter_Top             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__320/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__320/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__321/I                                            GlobalMux                      0              1918  RISE       1
I__321/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
r_counter_2_LC_1_11_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_2_LC_1_11_5/lcout                            LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE      10
I__228/I                                               Odrv4                          0              2921   +INF  RISE       1
I__228/O                                               Odrv4                        351              3272   +INF  RISE       1
I__234/I                                               LocalMux                       0              3272   +INF  RISE       1
I__234/O                                               LocalMux                     330              3602   +INF  RISE       1
I__241/I                                               InMux                          0              3602   +INF  RISE       1
I__241/O                                               InMux                        259              3861   +INF  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__m16_LC_2_14_6/in3    LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
disp_seg_Inst.r_Hex_Encoding_6_0__m16_LC_2_14_6/lcout  LogicCell40_SEQ_MODE_0000    288              4149   +INF  FALL       1
I__221/I                                               Odrv4                          0              4149   +INF  FALL       1
I__221/O                                               Odrv4                        372              4520   +INF  FALL       1
I__222/I                                               Span4Mux_s2_v                  0              4520   +INF  FALL       1
I__222/O                                               Span4Mux_s2_v                252              4773   +INF  FALL       1
I__223/I                                               LocalMux                       0              4773   +INF  FALL       1
I__223/O                                               LocalMux                     309              5082   +INF  FALL       1
I__224/I                                               IoInMux                        0              5082   +INF  FALL       1
I__224/O                                               IoInMux                      217              5299   +INF  FALL       1
o_Segment1_C_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001         0              5299   +INF  FALL       1
o_Segment1_C_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001      2237              7536   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN                            IO_PAD                         0              7536   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out                 IO_PAD                      2088              9624   +INF  FALL       1
o_Segment1_C                                           Binary_Counter_Top             0              9624   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

