#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55d286bd74a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55d286ca1e30 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fc1f96ed018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d286c9f6a0_0 .net "clk", 0 0, o0x7fc1f96ed018;  0 drivers
o0x7fc1f96ed048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d286ca2bb0_0 .net "data_address", 31 0, o0x7fc1f96ed048;  0 drivers
o0x7fc1f96ed078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d286ca7f80_0 .net "data_read", 0 0, o0x7fc1f96ed078;  0 drivers
v0x55d286ca81b0_0 .var "data_readdata", 31 0;
o0x7fc1f96ed0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d286ca9130_0 .net "data_write", 0 0, o0x7fc1f96ed0d8;  0 drivers
o0x7fc1f96ed108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d286caa8b0_0 .net "data_writedata", 31 0, o0x7fc1f96ed108;  0 drivers
S_0x55d286c7d990 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fc1f96ed258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d286cc0d90_0 .net "instr_address", 31 0, o0x7fc1f96ed258;  0 drivers
v0x55d286cc0e90_0 .var "instr_readdata", 31 0;
S_0x55d286c90280 .scope module, "jal_tb" "jal_tb" 5 1;
 .timescale 0 0;
v0x55d286cceaf0_0 .net "active", 0 0, L_0x55d286ce8370;  1 drivers
v0x55d286ccebb0_0 .var "clk", 0 0;
v0x55d286ccec50_0 .var "clk_enable", 0 0;
v0x55d286cced40_0 .net "data_address", 31 0, L_0x55d286ce6a20;  1 drivers
v0x55d286ccede0_0 .net "data_read", 0 0, L_0x55d286ce45a0;  1 drivers
v0x55d286cceed0_0 .var "data_readdata", 31 0;
v0x55d286ccefa0_0 .net "data_write", 0 0, L_0x55d286ce43c0;  1 drivers
v0x55d286ccf070_0 .net "data_writedata", 31 0, L_0x55d286ce6710;  1 drivers
v0x55d286ccf140_0 .net "instr_address", 31 0, L_0x55d286ce7a00;  1 drivers
v0x55d286ccf2a0_0 .var "instr_readdata", 31 0;
v0x55d286ccf340_0 .net "register_v0", 31 0, L_0x55d286ce66a0;  1 drivers
v0x55d286ccf430_0 .var "reset", 0 0;
S_0x55d286c90650 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x55d286c90280;
 .timescale 0 0;
v0x55d286cc1060_0 .var "curr_addr", 31 0;
v0x55d286cc1160_0 .var "imm", 15 0;
v0x55d286cc1240_0 .var "imm_instr", 31 0;
v0x55d286cc1300_0 .var "j_addr", 25 0;
v0x55d286cc13e0_0 .var "link_addr", 31 0;
v0x55d286cc1510_0 .var "opcode", 5 0;
v0x55d286cc15f0_0 .var "rs", 4 0;
v0x55d286cc16d0_0 .var "rt", 4 0;
v0x55d286cc17b0_0 .var "tmp", 31 0;
E_0x55d286c1fde0 .event posedge, v0x55d286cc3630_0;
S_0x55d286c90a80 .scope module, "dut" "mips_cpu_harvard" 5 112, 6 1 0, S_0x55d286c90280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55d286c9f580 .functor OR 1, L_0x55d286cdfda0, L_0x55d286ce0020, C4<0>, C4<0>;
L_0x55d286c0cf70 .functor BUFZ 1, L_0x55d286cdf800, C4<0>, C4<0>, C4<0>;
L_0x55d286ca8090 .functor BUFZ 1, L_0x55d286cdf9a0, C4<0>, C4<0>, C4<0>;
L_0x55d286ca9010 .functor BUFZ 1, L_0x55d286cdf9a0, C4<0>, C4<0>, C4<0>;
L_0x55d286ce0560 .functor AND 1, L_0x55d286cdf800, L_0x55d286ce0860, C4<1>, C4<1>;
L_0x55d286ca9cd0 .functor OR 1, L_0x55d286ce0560, L_0x55d286ce0440, C4<0>, C4<0>;
L_0x55d286c4e2d0 .functor OR 1, L_0x55d286ca9cd0, L_0x55d286ce0670, C4<0>, C4<0>;
L_0x55d286ce0b00 .functor OR 1, L_0x55d286c4e2d0, L_0x55d286ce2160, C4<0>, C4<0>;
L_0x55d286ce0c10 .functor OR 1, L_0x55d286ce0b00, L_0x55d286ce18c0, C4<0>, C4<0>;
L_0x55d286ce0cd0 .functor BUFZ 1, L_0x55d286cdfac0, C4<0>, C4<0>, C4<0>;
L_0x55d286ce17b0 .functor AND 1, L_0x55d286ce1220, L_0x55d286ce1580, C4<1>, C4<1>;
L_0x55d286ce18c0 .functor OR 1, L_0x55d286ce0f20, L_0x55d286ce17b0, C4<0>, C4<0>;
L_0x55d286ce2160 .functor AND 1, L_0x55d286ce1c90, L_0x55d286ce1f40, C4<1>, C4<1>;
L_0x55d286ce2910 .functor OR 1, L_0x55d286ce23b0, L_0x55d286ce26d0, C4<0>, C4<0>;
L_0x55d286ce1a20 .functor OR 1, L_0x55d286ce2e80, L_0x55d286ce3180, C4<0>, C4<0>;
L_0x55d286ce3060 .functor AND 1, L_0x55d286ce2b90, L_0x55d286ce1a20, C4<1>, C4<1>;
L_0x55d286ce3980 .functor OR 1, L_0x55d286ce3610, L_0x55d286ce3890, C4<0>, C4<0>;
L_0x55d286ce3c80 .functor OR 1, L_0x55d286ce3980, L_0x55d286ce3a90, C4<0>, C4<0>;
L_0x55d286ce3e30 .functor AND 1, L_0x55d286cdf800, L_0x55d286ce3c80, C4<1>, C4<1>;
L_0x55d286ce3fe0 .functor AND 1, L_0x55d286cdf800, L_0x55d286ce3ef0, C4<1>, C4<1>;
L_0x55d286ce4300 .functor AND 1, L_0x55d286cdf800, L_0x55d286ce3d90, C4<1>, C4<1>;
L_0x55d286ce45a0 .functor BUFZ 1, L_0x55d286ca8090, C4<0>, C4<0>, C4<0>;
L_0x55d286ce5230 .functor AND 1, L_0x55d286ce8370, L_0x55d286ce0c10, C4<1>, C4<1>;
L_0x55d286ce5340 .functor OR 1, L_0x55d286ce18c0, L_0x55d286ce2160, C4<0>, C4<0>;
L_0x55d286ce6710 .functor BUFZ 32, L_0x55d286ce6590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d286ce67d0 .functor BUFZ 32, L_0x55d286ce5520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d286ce6920 .functor BUFZ 32, L_0x55d286ce6590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d286ce6a20 .functor BUFZ 32, v0x55d286cc2840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d286ce76a0 .functor AND 1, v0x55d286ccec50_0, L_0x55d286ce3e30, C4<1>, C4<1>;
L_0x55d286ce7710 .functor AND 1, L_0x55d286ce76a0, v0x55d286ccbbc0_0, C4<1>, C4<1>;
L_0x55d286ce7a00 .functor BUFZ 32, v0x55d286cc36f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d286ce8370 .functor BUFZ 1, v0x55d286ccbbc0_0, C4<0>, C4<0>, C4<0>;
L_0x55d286ce8580 .functor AND 1, v0x55d286ccec50_0, v0x55d286ccbbc0_0, C4<1>, C4<1>;
v0x55d286cc63e0_0 .net *"_ivl_100", 31 0, L_0x55d286ce1a90;  1 drivers
L_0x7fc1f96a4498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d286cc64e0_0 .net *"_ivl_103", 25 0, L_0x7fc1f96a4498;  1 drivers
L_0x7fc1f96a44e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d286cc65c0_0 .net/2u *"_ivl_104", 31 0, L_0x7fc1f96a44e0;  1 drivers
v0x55d286cc6680_0 .net *"_ivl_106", 0 0, L_0x55d286ce1c90;  1 drivers
v0x55d286cc6740_0 .net *"_ivl_109", 5 0, L_0x55d286ce1ea0;  1 drivers
L_0x7fc1f96a4528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55d286cc6820_0 .net/2u *"_ivl_110", 5 0, L_0x7fc1f96a4528;  1 drivers
v0x55d286cc6900_0 .net *"_ivl_112", 0 0, L_0x55d286ce1f40;  1 drivers
v0x55d286cc69c0_0 .net *"_ivl_116", 31 0, L_0x55d286ce22c0;  1 drivers
L_0x7fc1f96a4570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d286cc6aa0_0 .net *"_ivl_119", 25 0, L_0x7fc1f96a4570;  1 drivers
L_0x7fc1f96a40a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55d286cc6b80_0 .net/2u *"_ivl_12", 5 0, L_0x7fc1f96a40a8;  1 drivers
L_0x7fc1f96a45b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55d286cc6c60_0 .net/2u *"_ivl_120", 31 0, L_0x7fc1f96a45b8;  1 drivers
v0x55d286cc6d40_0 .net *"_ivl_122", 0 0, L_0x55d286ce23b0;  1 drivers
v0x55d286cc6e00_0 .net *"_ivl_124", 31 0, L_0x55d286ce25e0;  1 drivers
L_0x7fc1f96a4600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d286cc6ee0_0 .net *"_ivl_127", 25 0, L_0x7fc1f96a4600;  1 drivers
L_0x7fc1f96a4648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55d286cc6fc0_0 .net/2u *"_ivl_128", 31 0, L_0x7fc1f96a4648;  1 drivers
v0x55d286cc70a0_0 .net *"_ivl_130", 0 0, L_0x55d286ce26d0;  1 drivers
v0x55d286cc7160_0 .net *"_ivl_134", 31 0, L_0x55d286ce2aa0;  1 drivers
L_0x7fc1f96a4690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d286cc7350_0 .net *"_ivl_137", 25 0, L_0x7fc1f96a4690;  1 drivers
L_0x7fc1f96a46d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d286cc7430_0 .net/2u *"_ivl_138", 31 0, L_0x7fc1f96a46d8;  1 drivers
v0x55d286cc7510_0 .net *"_ivl_140", 0 0, L_0x55d286ce2b90;  1 drivers
v0x55d286cc75d0_0 .net *"_ivl_143", 5 0, L_0x55d286ce2de0;  1 drivers
L_0x7fc1f96a4720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55d286cc76b0_0 .net/2u *"_ivl_144", 5 0, L_0x7fc1f96a4720;  1 drivers
v0x55d286cc7790_0 .net *"_ivl_146", 0 0, L_0x55d286ce2e80;  1 drivers
v0x55d286cc7850_0 .net *"_ivl_149", 5 0, L_0x55d286ce30e0;  1 drivers
L_0x7fc1f96a4768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55d286cc7930_0 .net/2u *"_ivl_150", 5 0, L_0x7fc1f96a4768;  1 drivers
v0x55d286cc7a10_0 .net *"_ivl_152", 0 0, L_0x55d286ce3180;  1 drivers
v0x55d286cc7ad0_0 .net *"_ivl_155", 0 0, L_0x55d286ce1a20;  1 drivers
v0x55d286cc7b90_0 .net *"_ivl_159", 1 0, L_0x55d286ce3520;  1 drivers
L_0x7fc1f96a40f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55d286cc7c70_0 .net/2u *"_ivl_16", 5 0, L_0x7fc1f96a40f0;  1 drivers
L_0x7fc1f96a47b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55d286cc7d50_0 .net/2u *"_ivl_160", 1 0, L_0x7fc1f96a47b0;  1 drivers
v0x55d286cc7e30_0 .net *"_ivl_162", 0 0, L_0x55d286ce3610;  1 drivers
L_0x7fc1f96a47f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55d286cc7ef0_0 .net/2u *"_ivl_164", 5 0, L_0x7fc1f96a47f8;  1 drivers
v0x55d286cc7fd0_0 .net *"_ivl_166", 0 0, L_0x55d286ce3890;  1 drivers
v0x55d286cc8090_0 .net *"_ivl_169", 0 0, L_0x55d286ce3980;  1 drivers
L_0x7fc1f96a4840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55d286cc8150_0 .net/2u *"_ivl_170", 5 0, L_0x7fc1f96a4840;  1 drivers
v0x55d286cc8230_0 .net *"_ivl_172", 0 0, L_0x55d286ce3a90;  1 drivers
v0x55d286cc82f0_0 .net *"_ivl_175", 0 0, L_0x55d286ce3c80;  1 drivers
L_0x7fc1f96a4888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55d286cc83b0_0 .net/2u *"_ivl_178", 5 0, L_0x7fc1f96a4888;  1 drivers
v0x55d286cc8490_0 .net *"_ivl_180", 0 0, L_0x55d286ce3ef0;  1 drivers
L_0x7fc1f96a48d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55d286cc8550_0 .net/2u *"_ivl_184", 5 0, L_0x7fc1f96a48d0;  1 drivers
v0x55d286cc8630_0 .net *"_ivl_186", 0 0, L_0x55d286ce3d90;  1 drivers
L_0x7fc1f96a4918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d286cc86f0_0 .net/2u *"_ivl_190", 0 0, L_0x7fc1f96a4918;  1 drivers
v0x55d286cc87d0_0 .net *"_ivl_20", 31 0, L_0x55d286cdfc60;  1 drivers
L_0x7fc1f96a4960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55d286cc88b0_0 .net/2u *"_ivl_200", 4 0, L_0x7fc1f96a4960;  1 drivers
v0x55d286cc8990_0 .net *"_ivl_203", 4 0, L_0x55d286ce4ac0;  1 drivers
v0x55d286cc8a70_0 .net *"_ivl_205", 4 0, L_0x55d286ce4ce0;  1 drivers
v0x55d286cc8b50_0 .net *"_ivl_206", 4 0, L_0x55d286ce4d80;  1 drivers
v0x55d286cc8c30_0 .net *"_ivl_213", 0 0, L_0x55d286ce5340;  1 drivers
L_0x7fc1f96a49a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55d286cc8cf0_0 .net/2u *"_ivl_214", 31 0, L_0x7fc1f96a49a8;  1 drivers
v0x55d286cc8dd0_0 .net *"_ivl_216", 31 0, L_0x55d286ce5480;  1 drivers
v0x55d286cc8eb0_0 .net *"_ivl_218", 31 0, L_0x55d286ce5730;  1 drivers
v0x55d286cc8f90_0 .net *"_ivl_220", 31 0, L_0x55d286ce58c0;  1 drivers
v0x55d286cc9070_0 .net *"_ivl_222", 31 0, L_0x55d286ce5c00;  1 drivers
L_0x7fc1f96a4138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d286cc9150_0 .net *"_ivl_23", 25 0, L_0x7fc1f96a4138;  1 drivers
v0x55d286cc9230_0 .net *"_ivl_235", 0 0, L_0x55d286ce76a0;  1 drivers
L_0x7fc1f96a4b58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55d286cc92f0_0 .net/2u *"_ivl_238", 31 0, L_0x7fc1f96a4b58;  1 drivers
L_0x7fc1f96a4180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d286cc93d0_0 .net/2u *"_ivl_24", 31 0, L_0x7fc1f96a4180;  1 drivers
v0x55d286cc94b0_0 .net *"_ivl_243", 0 0, L_0x55d286ce7b60;  1 drivers
L_0x7fc1f96a4ba0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55d286cc9590_0 .net/2u *"_ivl_244", 15 0, L_0x7fc1f96a4ba0;  1 drivers
L_0x7fc1f96a4be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d286cc9670_0 .net/2u *"_ivl_246", 15 0, L_0x7fc1f96a4be8;  1 drivers
v0x55d286cc9750_0 .net *"_ivl_248", 15 0, L_0x55d286ce7dd0;  1 drivers
v0x55d286cc9830_0 .net *"_ivl_251", 15 0, L_0x55d286ce7f60;  1 drivers
v0x55d286cc9910_0 .net *"_ivl_26", 0 0, L_0x55d286cdfda0;  1 drivers
v0x55d286cc99d0_0 .net *"_ivl_28", 31 0, L_0x55d286cdff30;  1 drivers
L_0x7fc1f96a41c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d286cc9ab0_0 .net *"_ivl_31", 25 0, L_0x7fc1f96a41c8;  1 drivers
L_0x7fc1f96a4210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55d286cc9fa0_0 .net/2u *"_ivl_32", 31 0, L_0x7fc1f96a4210;  1 drivers
v0x55d286cca080_0 .net *"_ivl_34", 0 0, L_0x55d286ce0020;  1 drivers
v0x55d286cca140_0 .net *"_ivl_4", 31 0, L_0x55d286ccf6a0;  1 drivers
v0x55d286cca220_0 .net *"_ivl_45", 2 0, L_0x55d286ce0310;  1 drivers
L_0x7fc1f96a4258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55d286cca300_0 .net/2u *"_ivl_46", 2 0, L_0x7fc1f96a4258;  1 drivers
v0x55d286cca3e0_0 .net *"_ivl_51", 2 0, L_0x55d286ce05d0;  1 drivers
L_0x7fc1f96a42a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55d286cca4c0_0 .net/2u *"_ivl_52", 2 0, L_0x7fc1f96a42a0;  1 drivers
v0x55d286cca5a0_0 .net *"_ivl_57", 0 0, L_0x55d286ce0860;  1 drivers
v0x55d286cca660_0 .net *"_ivl_59", 0 0, L_0x55d286ce0560;  1 drivers
v0x55d286cca720_0 .net *"_ivl_61", 0 0, L_0x55d286ca9cd0;  1 drivers
v0x55d286cca7e0_0 .net *"_ivl_63", 0 0, L_0x55d286c4e2d0;  1 drivers
v0x55d286cca8a0_0 .net *"_ivl_65", 0 0, L_0x55d286ce0b00;  1 drivers
L_0x7fc1f96a4018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d286cca960_0 .net *"_ivl_7", 25 0, L_0x7fc1f96a4018;  1 drivers
v0x55d286ccaa40_0 .net *"_ivl_70", 31 0, L_0x55d286ce0df0;  1 drivers
L_0x7fc1f96a42e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d286ccab20_0 .net *"_ivl_73", 25 0, L_0x7fc1f96a42e8;  1 drivers
L_0x7fc1f96a4330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55d286ccac00_0 .net/2u *"_ivl_74", 31 0, L_0x7fc1f96a4330;  1 drivers
v0x55d286ccace0_0 .net *"_ivl_76", 0 0, L_0x55d286ce0f20;  1 drivers
v0x55d286ccada0_0 .net *"_ivl_78", 31 0, L_0x55d286ce1090;  1 drivers
L_0x7fc1f96a4060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d286ccae80_0 .net/2u *"_ivl_8", 31 0, L_0x7fc1f96a4060;  1 drivers
L_0x7fc1f96a4378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d286ccaf60_0 .net *"_ivl_81", 25 0, L_0x7fc1f96a4378;  1 drivers
L_0x7fc1f96a43c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d286ccb040_0 .net/2u *"_ivl_82", 31 0, L_0x7fc1f96a43c0;  1 drivers
v0x55d286ccb120_0 .net *"_ivl_84", 0 0, L_0x55d286ce1220;  1 drivers
v0x55d286ccb1e0_0 .net *"_ivl_87", 0 0, L_0x55d286ce1390;  1 drivers
v0x55d286ccb2c0_0 .net *"_ivl_88", 31 0, L_0x55d286ce1130;  1 drivers
L_0x7fc1f96a4408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d286ccb3a0_0 .net *"_ivl_91", 30 0, L_0x7fc1f96a4408;  1 drivers
L_0x7fc1f96a4450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d286ccb480_0 .net/2u *"_ivl_92", 31 0, L_0x7fc1f96a4450;  1 drivers
v0x55d286ccb560_0 .net *"_ivl_94", 0 0, L_0x55d286ce1580;  1 drivers
v0x55d286ccb620_0 .net *"_ivl_97", 0 0, L_0x55d286ce17b0;  1 drivers
v0x55d286ccb6e0_0 .net "active", 0 0, L_0x55d286ce8370;  alias, 1 drivers
v0x55d286ccb7a0_0 .net "alu_op1", 31 0, L_0x55d286ce67d0;  1 drivers
v0x55d286ccb860_0 .net "alu_op2", 31 0, L_0x55d286ce6920;  1 drivers
v0x55d286ccb920_0 .net "alui_instr", 0 0, L_0x55d286ce0440;  1 drivers
v0x55d286ccb9e0_0 .net "b_flag", 0 0, v0x55d286cc2370_0;  1 drivers
v0x55d286ccba80_0 .net "clk", 0 0, v0x55d286ccebb0_0;  1 drivers
v0x55d286ccbb20_0 .net "clk_enable", 0 0, v0x55d286ccec50_0;  1 drivers
v0x55d286ccbbc0_0 .var "cpu_active", 0 0;
v0x55d286ccbc60_0 .net "curr_addr", 31 0, v0x55d286cc36f0_0;  1 drivers
v0x55d286ccbd30_0 .net "curr_addr_p4", 31 0, L_0x55d286ce7960;  1 drivers
v0x55d286ccbdf0_0 .net "data_address", 31 0, L_0x55d286ce6a20;  alias, 1 drivers
v0x55d286ccbed0_0 .net "data_read", 0 0, L_0x55d286ce45a0;  alias, 1 drivers
v0x55d286ccbf90_0 .net "data_readdata", 31 0, v0x55d286cceed0_0;  1 drivers
v0x55d286ccc070_0 .net "data_write", 0 0, L_0x55d286ce43c0;  alias, 1 drivers
v0x55d286ccc130_0 .net "data_writedata", 31 0, L_0x55d286ce6710;  alias, 1 drivers
v0x55d286ccc210_0 .net "funct_code", 5 0, L_0x55d286ccf570;  1 drivers
v0x55d286ccc2f0_0 .net "hi_out", 31 0, v0x55d286cc3d80_0;  1 drivers
v0x55d286ccc3e0_0 .net "hl_reg_enable", 0 0, L_0x55d286ce7710;  1 drivers
v0x55d286ccc480_0 .net "instr_address", 31 0, L_0x55d286ce7a00;  alias, 1 drivers
v0x55d286ccc540_0 .net "instr_opcode", 5 0, L_0x55d286ccf4d0;  1 drivers
v0x55d286ccc620_0 .net "instr_readdata", 31 0, v0x55d286ccf2a0_0;  1 drivers
v0x55d286ccc6e0_0 .net "j_imm", 0 0, L_0x55d286ce2910;  1 drivers
v0x55d286ccc780_0 .net "j_reg", 0 0, L_0x55d286ce3060;  1 drivers
v0x55d286ccc840_0 .net "l_type", 0 0, L_0x55d286ce0670;  1 drivers
v0x55d286ccc900_0 .net "link_const", 0 0, L_0x55d286ce18c0;  1 drivers
v0x55d286ccc9c0_0 .net "link_reg", 0 0, L_0x55d286ce2160;  1 drivers
v0x55d286ccca80_0 .net "lo_out", 31 0, v0x55d286cc45d0_0;  1 drivers
v0x55d286cccb70_0 .net "lw", 0 0, L_0x55d286cdf9a0;  1 drivers
v0x55d286cccc10_0 .net "mem_read", 0 0, L_0x55d286ca8090;  1 drivers
v0x55d286ccccd0_0 .net "mem_to_reg", 0 0, L_0x55d286ca9010;  1 drivers
v0x55d286cccd90_0 .net "mem_write", 0 0, L_0x55d286ce0cd0;  1 drivers
v0x55d286ccce50_0 .net "memaddroffset", 31 0, v0x55d286cc2840_0;  1 drivers
v0x55d286cccf40_0 .net "mfhi", 0 0, L_0x55d286ce3fe0;  1 drivers
v0x55d286cccfe0_0 .net "mflo", 0 0, L_0x55d286ce4300;  1 drivers
v0x55d286ccd0a0_0 .net "movefrom", 0 0, L_0x55d286c9f580;  1 drivers
v0x55d286ccd160_0 .net "muldiv", 0 0, L_0x55d286ce3e30;  1 drivers
v0x55d286ccda30_0 .var "next_instr_addr", 31 0;
v0x55d286ccdb20_0 .net "offset", 31 0, L_0x55d286ce81e0;  1 drivers
v0x55d286ccdbe0_0 .net "pc_enable", 0 0, L_0x55d286ce8580;  1 drivers
v0x55d286ccdcb0_0 .net "r_format", 0 0, L_0x55d286cdf800;  1 drivers
v0x55d286ccdd50_0 .net "reg_a_read_data", 31 0, L_0x55d286ce5520;  1 drivers
v0x55d286ccde40_0 .net "reg_a_read_index", 4 0, L_0x55d286ce4770;  1 drivers
v0x55d286ccdf10_0 .net "reg_b_read_data", 31 0, L_0x55d286ce6590;  1 drivers
v0x55d286ccdfe0_0 .net "reg_b_read_index", 4 0, L_0x55d286ce49d0;  1 drivers
v0x55d286cce0b0_0 .net "reg_dst", 0 0, L_0x55d286c0cf70;  1 drivers
v0x55d286cce150_0 .net "reg_write", 0 0, L_0x55d286ce0c10;  1 drivers
v0x55d286cce210_0 .net "reg_write_data", 31 0, L_0x55d286ce5d90;  1 drivers
v0x55d286cce300_0 .net "reg_write_enable", 0 0, L_0x55d286ce5230;  1 drivers
v0x55d286cce3d0_0 .net "reg_write_index", 4 0, L_0x55d286ce50a0;  1 drivers
v0x55d286cce4a0_0 .net "register_v0", 31 0, L_0x55d286ce66a0;  alias, 1 drivers
v0x55d286cce570_0 .net "reset", 0 0, v0x55d286ccf430_0;  1 drivers
v0x55d286cce6a0_0 .net "result", 31 0, v0x55d286cc2ca0_0;  1 drivers
v0x55d286cce770_0 .net "result_hi", 31 0, v0x55d286cc25a0_0;  1 drivers
v0x55d286cce810_0 .net "result_lo", 31 0, v0x55d286cc2760_0;  1 drivers
v0x55d286cce8b0_0 .net "sw", 0 0, L_0x55d286cdfac0;  1 drivers
E_0x55d286bf97d0/0 .event anyedge, v0x55d286cc2370_0, v0x55d286ccbd30_0, v0x55d286ccdb20_0, v0x55d286ccc6e0_0;
E_0x55d286bf97d0/1 .event anyedge, v0x55d286cc2680_0, v0x55d286ccc780_0, v0x55d286cc53c0_0;
E_0x55d286bf97d0 .event/or E_0x55d286bf97d0/0, E_0x55d286bf97d0/1;
L_0x55d286ccf4d0 .part v0x55d286ccf2a0_0, 26, 6;
L_0x55d286ccf570 .part v0x55d286ccf2a0_0, 0, 6;
L_0x55d286ccf6a0 .concat [ 6 26 0 0], L_0x55d286ccf4d0, L_0x7fc1f96a4018;
L_0x55d286cdf800 .cmp/eq 32, L_0x55d286ccf6a0, L_0x7fc1f96a4060;
L_0x55d286cdf9a0 .cmp/eq 6, L_0x55d286ccf4d0, L_0x7fc1f96a40a8;
L_0x55d286cdfac0 .cmp/eq 6, L_0x55d286ccf4d0, L_0x7fc1f96a40f0;
L_0x55d286cdfc60 .concat [ 6 26 0 0], L_0x55d286ccf4d0, L_0x7fc1f96a4138;
L_0x55d286cdfda0 .cmp/eq 32, L_0x55d286cdfc60, L_0x7fc1f96a4180;
L_0x55d286cdff30 .concat [ 6 26 0 0], L_0x55d286ccf4d0, L_0x7fc1f96a41c8;
L_0x55d286ce0020 .cmp/eq 32, L_0x55d286cdff30, L_0x7fc1f96a4210;
L_0x55d286ce0310 .part L_0x55d286ccf4d0, 3, 3;
L_0x55d286ce0440 .cmp/eq 3, L_0x55d286ce0310, L_0x7fc1f96a4258;
L_0x55d286ce05d0 .part L_0x55d286ccf4d0, 3, 3;
L_0x55d286ce0670 .cmp/eq 3, L_0x55d286ce05d0, L_0x7fc1f96a42a0;
L_0x55d286ce0860 .reduce/nor L_0x55d286ce3e30;
L_0x55d286ce0df0 .concat [ 6 26 0 0], L_0x55d286ccf4d0, L_0x7fc1f96a42e8;
L_0x55d286ce0f20 .cmp/eq 32, L_0x55d286ce0df0, L_0x7fc1f96a4330;
L_0x55d286ce1090 .concat [ 6 26 0 0], L_0x55d286ccf4d0, L_0x7fc1f96a4378;
L_0x55d286ce1220 .cmp/eq 32, L_0x55d286ce1090, L_0x7fc1f96a43c0;
L_0x55d286ce1390 .part v0x55d286ccf2a0_0, 20, 1;
L_0x55d286ce1130 .concat [ 1 31 0 0], L_0x55d286ce1390, L_0x7fc1f96a4408;
L_0x55d286ce1580 .cmp/eq 32, L_0x55d286ce1130, L_0x7fc1f96a4450;
L_0x55d286ce1a90 .concat [ 6 26 0 0], L_0x55d286ccf4d0, L_0x7fc1f96a4498;
L_0x55d286ce1c90 .cmp/eq 32, L_0x55d286ce1a90, L_0x7fc1f96a44e0;
L_0x55d286ce1ea0 .part v0x55d286ccf2a0_0, 0, 6;
L_0x55d286ce1f40 .cmp/eq 6, L_0x55d286ce1ea0, L_0x7fc1f96a4528;
L_0x55d286ce22c0 .concat [ 6 26 0 0], L_0x55d286ccf4d0, L_0x7fc1f96a4570;
L_0x55d286ce23b0 .cmp/eq 32, L_0x55d286ce22c0, L_0x7fc1f96a45b8;
L_0x55d286ce25e0 .concat [ 6 26 0 0], L_0x55d286ccf4d0, L_0x7fc1f96a4600;
L_0x55d286ce26d0 .cmp/eq 32, L_0x55d286ce25e0, L_0x7fc1f96a4648;
L_0x55d286ce2aa0 .concat [ 6 26 0 0], L_0x55d286ccf4d0, L_0x7fc1f96a4690;
L_0x55d286ce2b90 .cmp/eq 32, L_0x55d286ce2aa0, L_0x7fc1f96a46d8;
L_0x55d286ce2de0 .part v0x55d286ccf2a0_0, 0, 6;
L_0x55d286ce2e80 .cmp/eq 6, L_0x55d286ce2de0, L_0x7fc1f96a4720;
L_0x55d286ce30e0 .part v0x55d286ccf2a0_0, 0, 6;
L_0x55d286ce3180 .cmp/eq 6, L_0x55d286ce30e0, L_0x7fc1f96a4768;
L_0x55d286ce3520 .part L_0x55d286ccf570, 3, 2;
L_0x55d286ce3610 .cmp/eq 2, L_0x55d286ce3520, L_0x7fc1f96a47b0;
L_0x55d286ce3890 .cmp/eq 6, L_0x55d286ccf570, L_0x7fc1f96a47f8;
L_0x55d286ce3a90 .cmp/eq 6, L_0x55d286ccf570, L_0x7fc1f96a4840;
L_0x55d286ce3ef0 .cmp/eq 6, L_0x55d286ccf570, L_0x7fc1f96a4888;
L_0x55d286ce3d90 .cmp/eq 6, L_0x55d286ccf570, L_0x7fc1f96a48d0;
L_0x55d286ce43c0 .functor MUXZ 1, L_0x7fc1f96a4918, L_0x55d286ce0cd0, L_0x55d286ce8370, C4<>;
L_0x55d286ce4770 .part v0x55d286ccf2a0_0, 21, 5;
L_0x55d286ce49d0 .part v0x55d286ccf2a0_0, 16, 5;
L_0x55d286ce4ac0 .part v0x55d286ccf2a0_0, 11, 5;
L_0x55d286ce4ce0 .part v0x55d286ccf2a0_0, 16, 5;
L_0x55d286ce4d80 .functor MUXZ 5, L_0x55d286ce4ce0, L_0x55d286ce4ac0, L_0x55d286c0cf70, C4<>;
L_0x55d286ce50a0 .functor MUXZ 5, L_0x55d286ce4d80, L_0x7fc1f96a4960, L_0x55d286ce18c0, C4<>;
L_0x55d286ce5480 .arith/sum 32, L_0x55d286ce7960, L_0x7fc1f96a49a8;
L_0x55d286ce5730 .functor MUXZ 32, v0x55d286cc2ca0_0, v0x55d286cceed0_0, L_0x55d286ca9010, C4<>;
L_0x55d286ce58c0 .functor MUXZ 32, L_0x55d286ce5730, v0x55d286cc45d0_0, L_0x55d286ce4300, C4<>;
L_0x55d286ce5c00 .functor MUXZ 32, L_0x55d286ce58c0, v0x55d286cc3d80_0, L_0x55d286ce3fe0, C4<>;
L_0x55d286ce5d90 .functor MUXZ 32, L_0x55d286ce5c00, L_0x55d286ce5480, L_0x55d286ce5340, C4<>;
L_0x55d286ce7960 .arith/sum 32, v0x55d286cc36f0_0, L_0x7fc1f96a4b58;
L_0x55d286ce7b60 .part v0x55d286ccf2a0_0, 15, 1;
L_0x55d286ce7dd0 .functor MUXZ 16, L_0x7fc1f96a4be8, L_0x7fc1f96a4ba0, L_0x55d286ce7b60, C4<>;
L_0x55d286ce7f60 .part v0x55d286ccf2a0_0, 0, 16;
L_0x55d286ce81e0 .concat [ 16 16 0 0], L_0x55d286ce7f60, L_0x55d286ce7dd0;
S_0x55d286ca1a60 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x55d286c90a80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55d286cc1c20_0 .net *"_ivl_10", 15 0, L_0x55d286ce6d60;  1 drivers
v0x55d286cc1d20_0 .net *"_ivl_13", 15 0, L_0x55d286ce6ea0;  1 drivers
L_0x7fc1f96a4b10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d286cc1e00_0 .net/2u *"_ivl_16", 15 0, L_0x7fc1f96a4b10;  1 drivers
v0x55d286cc1ec0_0 .net *"_ivl_19", 15 0, L_0x55d286ce72d0;  1 drivers
v0x55d286cc1fa0_0 .net *"_ivl_5", 0 0, L_0x55d286ce6cc0;  1 drivers
L_0x7fc1f96a4a80 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55d286cc20d0_0 .net/2u *"_ivl_6", 15 0, L_0x7fc1f96a4a80;  1 drivers
L_0x7fc1f96a4ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d286cc21b0_0 .net/2u *"_ivl_8", 15 0, L_0x7fc1f96a4ac8;  1 drivers
v0x55d286cc2290_0 .net "addr_rt", 4 0, L_0x55d286ce75a0;  1 drivers
v0x55d286cc2370_0 .var "b_flag", 0 0;
v0x55d286cc24c0_0 .net "funct", 5 0, L_0x55d286ce6c20;  1 drivers
v0x55d286cc25a0_0 .var "hi", 31 0;
v0x55d286cc2680_0 .net "instructionword", 31 0, v0x55d286ccf2a0_0;  alias, 1 drivers
v0x55d286cc2760_0 .var "lo", 31 0;
v0x55d286cc2840_0 .var "memaddroffset", 31 0;
v0x55d286cc2920_0 .var "multresult", 63 0;
v0x55d286cc2a00_0 .net "op1", 31 0, L_0x55d286ce67d0;  alias, 1 drivers
v0x55d286cc2ae0_0 .net "op2", 31 0, L_0x55d286ce6920;  alias, 1 drivers
v0x55d286cc2bc0_0 .net "opcode", 5 0, L_0x55d286ce6b80;  1 drivers
v0x55d286cc2ca0_0 .var "result", 31 0;
v0x55d286cc2d80_0 .net "shamt", 4 0, L_0x55d286ce7500;  1 drivers
v0x55d286cc2e60_0 .net/s "sign_op1", 31 0, L_0x55d286ce67d0;  alias, 1 drivers
v0x55d286cc2f20_0 .net/s "sign_op2", 31 0, L_0x55d286ce6920;  alias, 1 drivers
v0x55d286cc2fc0_0 .net "simmediatedata", 31 0, L_0x55d286ce7150;  1 drivers
v0x55d286cc3080_0 .net "uimmediatedata", 31 0, L_0x55d286ce7370;  1 drivers
v0x55d286cc3160_0 .net "unsign_op1", 31 0, L_0x55d286ce67d0;  alias, 1 drivers
v0x55d286cc3220_0 .net "unsign_op2", 31 0, L_0x55d286ce6920;  alias, 1 drivers
E_0x55d286cac390/0 .event anyedge, v0x55d286cc2bc0_0, v0x55d286cc24c0_0, v0x55d286cc2ae0_0, v0x55d286cc2d80_0;
E_0x55d286cac390/1 .event anyedge, v0x55d286cc2a00_0, v0x55d286cc2920_0, v0x55d286cc2290_0, v0x55d286cc2fc0_0;
E_0x55d286cac390/2 .event anyedge, v0x55d286cc3080_0;
E_0x55d286cac390 .event/or E_0x55d286cac390/0, E_0x55d286cac390/1, E_0x55d286cac390/2;
L_0x55d286ce6b80 .part v0x55d286ccf2a0_0, 26, 6;
L_0x55d286ce6c20 .part v0x55d286ccf2a0_0, 0, 6;
L_0x55d286ce6cc0 .part v0x55d286ccf2a0_0, 15, 1;
L_0x55d286ce6d60 .functor MUXZ 16, L_0x7fc1f96a4ac8, L_0x7fc1f96a4a80, L_0x55d286ce6cc0, C4<>;
L_0x55d286ce6ea0 .part v0x55d286ccf2a0_0, 0, 16;
L_0x55d286ce7150 .concat [ 16 16 0 0], L_0x55d286ce6ea0, L_0x55d286ce6d60;
L_0x55d286ce72d0 .part v0x55d286ccf2a0_0, 0, 16;
L_0x55d286ce7370 .concat [ 16 16 0 0], L_0x55d286ce72d0, L_0x7fc1f96a4b10;
L_0x55d286ce7500 .part v0x55d286ccf2a0_0, 6, 5;
L_0x55d286ce75a0 .part v0x55d286ccf2a0_0, 16, 5;
S_0x55d286cc3480 .scope module, "cpu_pc" "pc" 6 232, 8 1 0, S_0x55d286c90a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55d286cc3630_0 .net "clk", 0 0, v0x55d286ccebb0_0;  alias, 1 drivers
v0x55d286cc36f0_0 .var "curr_addr", 31 0;
v0x55d286cc37d0_0 .net "enable", 0 0, L_0x55d286ce8580;  alias, 1 drivers
v0x55d286cc3870_0 .net "next_addr", 31 0, v0x55d286ccda30_0;  1 drivers
v0x55d286cc3950_0 .net "reset", 0 0, v0x55d286ccf430_0;  alias, 1 drivers
S_0x55d286cc3b00 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x55d286c90a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55d286cc3ce0_0 .net "clk", 0 0, v0x55d286ccebb0_0;  alias, 1 drivers
v0x55d286cc3d80_0 .var "data", 31 0;
v0x55d286cc3e40_0 .net "data_in", 31 0, v0x55d286cc25a0_0;  alias, 1 drivers
v0x55d286cc3f40_0 .net "data_out", 31 0, v0x55d286cc3d80_0;  alias, 1 drivers
v0x55d286cc4000_0 .net "enable", 0 0, L_0x55d286ce7710;  alias, 1 drivers
v0x55d286cc4110_0 .net "reset", 0 0, v0x55d286ccf430_0;  alias, 1 drivers
S_0x55d286cc4260 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x55d286c90a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55d286cc44c0_0 .net "clk", 0 0, v0x55d286ccebb0_0;  alias, 1 drivers
v0x55d286cc45d0_0 .var "data", 31 0;
v0x55d286cc46b0_0 .net "data_in", 31 0, v0x55d286cc2760_0;  alias, 1 drivers
v0x55d286cc4780_0 .net "data_out", 31 0, v0x55d286cc45d0_0;  alias, 1 drivers
v0x55d286cc4840_0 .net "enable", 0 0, L_0x55d286ce7710;  alias, 1 drivers
v0x55d286cc4930_0 .net "reset", 0 0, v0x55d286ccf430_0;  alias, 1 drivers
S_0x55d286cc4aa0 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x55d286c90a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55d286ce5520 .functor BUFZ 32, L_0x55d286ce6130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d286ce6590 .functor BUFZ 32, L_0x55d286ce63b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d286cc5820_2 .array/port v0x55d286cc5820, 2;
L_0x55d286ce66a0 .functor BUFZ 32, v0x55d286cc5820_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d286cc4cd0_0 .net *"_ivl_0", 31 0, L_0x55d286ce6130;  1 drivers
v0x55d286cc4dd0_0 .net *"_ivl_10", 6 0, L_0x55d286ce6450;  1 drivers
L_0x7fc1f96a4a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d286cc4eb0_0 .net *"_ivl_13", 1 0, L_0x7fc1f96a4a38;  1 drivers
v0x55d286cc4f70_0 .net *"_ivl_2", 6 0, L_0x55d286ce61d0;  1 drivers
L_0x7fc1f96a49f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d286cc5050_0 .net *"_ivl_5", 1 0, L_0x7fc1f96a49f0;  1 drivers
v0x55d286cc5180_0 .net *"_ivl_8", 31 0, L_0x55d286ce63b0;  1 drivers
v0x55d286cc5260_0 .net "r_clk", 0 0, v0x55d286ccebb0_0;  alias, 1 drivers
v0x55d286cc5300_0 .net "r_clk_enable", 0 0, v0x55d286ccec50_0;  alias, 1 drivers
v0x55d286cc53c0_0 .net "read_data1", 31 0, L_0x55d286ce5520;  alias, 1 drivers
v0x55d286cc54a0_0 .net "read_data2", 31 0, L_0x55d286ce6590;  alias, 1 drivers
v0x55d286cc5580_0 .net "read_reg1", 4 0, L_0x55d286ce4770;  alias, 1 drivers
v0x55d286cc5660_0 .net "read_reg2", 4 0, L_0x55d286ce49d0;  alias, 1 drivers
v0x55d286cc5740_0 .net "register_v0", 31 0, L_0x55d286ce66a0;  alias, 1 drivers
v0x55d286cc5820 .array "registers", 0 31, 31 0;
v0x55d286cc5df0_0 .net "reset", 0 0, v0x55d286ccf430_0;  alias, 1 drivers
v0x55d286cc5e90_0 .net "write_control", 0 0, L_0x55d286ce5230;  alias, 1 drivers
v0x55d286cc5f50_0 .net "write_data", 31 0, L_0x55d286ce5d90;  alias, 1 drivers
v0x55d286cc6140_0 .net "write_reg", 4 0, L_0x55d286ce50a0;  alias, 1 drivers
L_0x55d286ce6130 .array/port v0x55d286cc5820, L_0x55d286ce61d0;
L_0x55d286ce61d0 .concat [ 5 2 0 0], L_0x55d286ce4770, L_0x7fc1f96a49f0;
L_0x55d286ce63b0 .array/port v0x55d286cc5820, L_0x55d286ce6450;
L_0x55d286ce6450 .concat [ 5 2 0 0], L_0x55d286ce49d0, L_0x7fc1f96a4a38;
    .scope S_0x55d286cc4aa0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d286cc5820, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55d286cc4aa0;
T_1 ;
    %wait E_0x55d286c1fde0;
    %load/vec4 v0x55d286cc5df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d286cc5300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55d286cc5e90_0;
    %load/vec4 v0x55d286cc6140_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55d286cc5f50_0;
    %load/vec4 v0x55d286cc6140_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d286cc5820, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d286ca1a60;
T_2 ;
    %wait E_0x55d286cac390;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d286cc2370_0, 0, 1;
    %load/vec4 v0x55d286cc2bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55d286cc24c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %jmp T_2.45;
T_2.23 ;
    %load/vec4 v0x55d286cc3220_0;
    %ix/getv 4, v0x55d286cc2d80_0;
    %shiftl 4;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.45;
T_2.24 ;
    %load/vec4 v0x55d286cc3220_0;
    %ix/getv 4, v0x55d286cc2d80_0;
    %shiftr 4;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.45;
T_2.25 ;
    %load/vec4 v0x55d286cc3220_0;
    %ix/getv 4, v0x55d286cc2d80_0;
    %shiftr 4;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.45;
T_2.26 ;
    %load/vec4 v0x55d286cc3220_0;
    %ix/getv 4, v0x55d286cc3160_0;
    %shiftl 4;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.45;
T_2.27 ;
    %load/vec4 v0x55d286cc3220_0;
    %ix/getv 4, v0x55d286cc3160_0;
    %shiftr 4;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.45;
T_2.28 ;
    %load/vec4 v0x55d286cc3220_0;
    %ix/getv 4, v0x55d286cc3160_0;
    %shiftr 4;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.45;
T_2.29 ;
    %load/vec4 v0x55d286cc2e60_0;
    %pad/s 64;
    %load/vec4 v0x55d286cc2f20_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55d286cc2920_0, 0, 64;
    %load/vec4 v0x55d286cc2920_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55d286cc25a0_0, 0, 32;
    %load/vec4 v0x55d286cc2920_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55d286cc2760_0, 0, 32;
    %jmp T_2.45;
T_2.30 ;
    %load/vec4 v0x55d286cc3160_0;
    %pad/u 64;
    %load/vec4 v0x55d286cc3220_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55d286cc2920_0, 0, 64;
    %load/vec4 v0x55d286cc2920_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55d286cc25a0_0, 0, 32;
    %load/vec4 v0x55d286cc2920_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55d286cc2760_0, 0, 32;
    %jmp T_2.45;
T_2.31 ;
    %load/vec4 v0x55d286cc2e60_0;
    %load/vec4 v0x55d286cc2f20_0;
    %mod/s;
    %store/vec4 v0x55d286cc25a0_0, 0, 32;
    %load/vec4 v0x55d286cc2e60_0;
    %load/vec4 v0x55d286cc2f20_0;
    %div/s;
    %store/vec4 v0x55d286cc2760_0, 0, 32;
    %jmp T_2.45;
T_2.32 ;
    %load/vec4 v0x55d286cc3160_0;
    %load/vec4 v0x55d286cc3220_0;
    %mod;
    %store/vec4 v0x55d286cc25a0_0, 0, 32;
    %load/vec4 v0x55d286cc3160_0;
    %load/vec4 v0x55d286cc3220_0;
    %div;
    %store/vec4 v0x55d286cc2760_0, 0, 32;
    %jmp T_2.45;
T_2.33 ;
    %load/vec4 v0x55d286cc2a00_0;
    %store/vec4 v0x55d286cc25a0_0, 0, 32;
    %jmp T_2.45;
T_2.34 ;
    %load/vec4 v0x55d286cc2a00_0;
    %store/vec4 v0x55d286cc2760_0, 0, 32;
    %jmp T_2.45;
T_2.35 ;
    %load/vec4 v0x55d286cc2e60_0;
    %load/vec4 v0x55d286cc2f20_0;
    %add;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.45;
T_2.36 ;
    %load/vec4 v0x55d286cc3160_0;
    %load/vec4 v0x55d286cc3220_0;
    %add;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.45;
T_2.37 ;
    %load/vec4 v0x55d286cc2e60_0;
    %load/vec4 v0x55d286cc2f20_0;
    %sub;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.45;
T_2.38 ;
    %load/vec4 v0x55d286cc3160_0;
    %load/vec4 v0x55d286cc3220_0;
    %sub;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.45;
T_2.39 ;
    %load/vec4 v0x55d286cc3160_0;
    %load/vec4 v0x55d286cc3220_0;
    %and;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.45;
T_2.40 ;
    %load/vec4 v0x55d286cc3160_0;
    %load/vec4 v0x55d286cc3220_0;
    %or;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.45;
T_2.41 ;
    %load/vec4 v0x55d286cc3160_0;
    %load/vec4 v0x55d286cc3220_0;
    %xor;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.45;
T_2.42 ;
    %load/vec4 v0x55d286cc3160_0;
    %load/vec4 v0x55d286cc3220_0;
    %or;
    %inv;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.45;
T_2.43 ;
    %load/vec4 v0x55d286cc2e60_0;
    %load/vec4 v0x55d286cc2f20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v0x55d286cc3160_0;
    %load/vec4 v0x55d286cc3220_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.45;
T_2.45 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55d286cc2290_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.50 ;
    %load/vec4 v0x55d286cc2a00_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d286cc2370_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d286cc2370_0, 0, 1;
T_2.56 ;
    %jmp T_2.54;
T_2.51 ;
    %load/vec4 v0x55d286cc2a00_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d286cc2370_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d286cc2370_0, 0, 1;
T_2.58 ;
    %jmp T_2.54;
T_2.52 ;
    %load/vec4 v0x55d286cc2a00_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d286cc2370_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d286cc2370_0, 0, 1;
T_2.60 ;
    %jmp T_2.54;
T_2.53 ;
    %load/vec4 v0x55d286cc2a00_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d286cc2370_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d286cc2370_0, 0, 1;
T_2.62 ;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55d286cc2a00_0;
    %load/vec4 v0x55d286cc2ae0_0;
    %cmp/e;
    %jmp/0xz  T_2.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d286cc2370_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d286cc2370_0, 0, 1;
T_2.64 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55d286cc2a00_0;
    %load/vec4 v0x55d286cc2ae0_0;
    %cmp/ne;
    %jmp/0xz  T_2.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d286cc2370_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d286cc2370_0, 0, 1;
T_2.66 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55d286cc2a00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d286cc2370_0, 0, 1;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d286cc2370_0, 0, 1;
T_2.68 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55d286cc2a00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d286cc2370_0, 0, 1;
    %jmp T_2.70;
T_2.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d286cc2370_0, 0, 1;
T_2.70 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55d286cc2e60_0;
    %load/vec4 v0x55d286cc2fc0_0;
    %add;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55d286cc3160_0;
    %load/vec4 v0x55d286cc2fc0_0;
    %add;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55d286cc2e60_0;
    %load/vec4 v0x55d286cc2fc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.72, 8;
T_2.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.72, 8;
 ; End of false expr.
    %blend;
T_2.72;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55d286cc3160_0;
    %load/vec4 v0x55d286cc3080_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.74, 8;
T_2.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.74, 8;
 ; End of false expr.
    %blend;
T_2.74;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55d286cc3160_0;
    %load/vec4 v0x55d286cc3080_0;
    %and;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55d286cc3160_0;
    %load/vec4 v0x55d286cc3080_0;
    %or;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55d286cc3160_0;
    %load/vec4 v0x55d286cc3080_0;
    %xor;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55d286cc3080_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55d286cc2ca0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55d286cc3160_0;
    %load/vec4 v0x55d286cc2fc0_0;
    %add;
    %store/vec4 v0x55d286cc2840_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55d286cc3160_0;
    %load/vec4 v0x55d286cc2fc0_0;
    %add;
    %store/vec4 v0x55d286cc2840_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55d286cc3160_0;
    %load/vec4 v0x55d286cc2fc0_0;
    %add;
    %store/vec4 v0x55d286cc2840_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55d286cc3160_0;
    %load/vec4 v0x55d286cc2fc0_0;
    %add;
    %store/vec4 v0x55d286cc2840_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55d286cc3160_0;
    %load/vec4 v0x55d286cc2fc0_0;
    %add;
    %store/vec4 v0x55d286cc2840_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55d286cc3160_0;
    %load/vec4 v0x55d286cc2fc0_0;
    %add;
    %store/vec4 v0x55d286cc2840_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55d286cc3160_0;
    %load/vec4 v0x55d286cc2fc0_0;
    %add;
    %store/vec4 v0x55d286cc2840_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55d286cc3160_0;
    %load/vec4 v0x55d286cc2fc0_0;
    %add;
    %store/vec4 v0x55d286cc2840_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55d286cc4260;
T_3 ;
    %wait E_0x55d286c1fde0;
    %load/vec4 v0x55d286cc4930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d286cc45d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55d286cc4840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55d286cc46b0_0;
    %assign/vec4 v0x55d286cc45d0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d286cc3b00;
T_4 ;
    %wait E_0x55d286c1fde0;
    %load/vec4 v0x55d286cc4110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d286cc3d80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55d286cc4000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55d286cc3e40_0;
    %assign/vec4 v0x55d286cc3d80_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55d286cc3480;
T_5 ;
    %wait E_0x55d286c1fde0;
    %load/vec4 v0x55d286cc3950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55d286cc36f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55d286cc37d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55d286cc3870_0;
    %assign/vec4 v0x55d286cc36f0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d286c90a80;
T_6 ;
    %wait E_0x55d286c1fde0;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x55d286cce570_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55d286ccc620_0, v0x55d286ccb6e0_0, v0x55d286cce150_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55d286ccde40_0, v0x55d286ccdfe0_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55d286ccdd50_0, v0x55d286ccdf10_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55d286cce210_0, v0x55d286cce6a0_0, v0x55d286cce3d0_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55d286ccd160_0, v0x55d286cce810_0, v0x55d286cce770_0, v0x55d286ccca80_0, v0x55d286ccc2f0_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x55d286ccbc60_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55d286c90a80;
T_7 ;
    %wait E_0x55d286bf97d0;
    %load/vec4 v0x55d286ccb9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55d286ccbd30_0;
    %load/vec4 v0x55d286ccdb20_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55d286ccda30_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55d286ccc6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55d286ccbd30_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55d286ccc620_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55d286ccda30_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55d286ccc780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55d286ccdd50_0;
    %store/vec4 v0x55d286ccda30_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55d286ccbd30_0;
    %store/vec4 v0x55d286ccda30_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55d286c90a80;
T_8 ;
    %wait E_0x55d286c1fde0;
    %load/vec4 v0x55d286cce570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d286ccbbc0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55d286ccbc60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55d286ccbbc0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55d286c90280;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d286ccebb0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55d286ccebb0_0;
    %inv;
    %store/vec4 v0x55d286ccebb0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55d286c90280;
T_10 ;
    %fork t_1, S_0x55d286c90650;
    %jmp t_0;
    .scope S_0x55d286c90650;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d286ccf430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d286ccec50_0, 0, 1;
    %wait E_0x55d286c1fde0;
    %delay 2, 0;
    %wait E_0x55d286c1fde0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d286ccf430_0, 0, 1;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x55d286cc1060_0, 0, 32;
    %load/vec4 v0x55d286ccf140_0;
    %load/vec4 v0x55d286cc1060_0;
    %cmp/e;
    %jmp/0xz  T_10.0, 4;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 5 74 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x55d286cc1060_0, v0x55d286ccf140_0 {0 0 0};
T_10.1 ;
    %wait E_0x55d286c1fde0;
    %delay 2, 0;
    %load/vec4 v0x55d286cc1060_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55d286cc1060_0, 0, 32;
    %load/vec4 v0x55d286ccf140_0;
    %load/vec4 v0x55d286cc1060_0;
    %cmp/e;
    %jmp/0xz  T_10.2, 4;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x55d286cc1060_0, v0x55d286ccf140_0 {0 0 0};
T_10.3 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x55d286cc1510_0, 0, 6;
    %pushi/vec4 2, 0, 26;
    %store/vec4 v0x55d286cc1300_0, 0, 26;
    %load/vec4 v0x55d286cc1510_0;
    %load/vec4 v0x55d286cc1300_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d286ccf2a0_0, 0, 32;
    %load/vec4 v0x55d286cc1060_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55d286cc17b0_0, 0, 32;
    %load/vec4 v0x55d286cc1060_0;
    %addi 8, 0, 32;
    %store/vec4 v0x55d286cc13e0_0, 0, 32;
    %load/vec4 v0x55d286cc17b0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55d286cc1300_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55d286cc1060_0, 0, 32;
    %wait E_0x55d286c1fde0;
    %delay 2, 0;
    %load/vec4 v0x55d286ccf140_0;
    %load/vec4 v0x55d286cc1060_0;
    %cmp/e;
    %jmp/0xz  T_10.4, 4;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 92 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x55d286cc1060_0, v0x55d286ccf140_0 {0 0 0};
T_10.5 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55d286cc1510_0, 0, 6;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x55d286cc15f0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55d286cc16d0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55d286cc1160_0, 0, 16;
    %load/vec4 v0x55d286cc1510_0;
    %load/vec4 v0x55d286cc15f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d286cc16d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d286cc1160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d286cc1240_0, 0, 32;
    %load/vec4 v0x55d286cc1240_0;
    %store/vec4 v0x55d286ccf2a0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55d286cc1060_0;
    %pushi/vec4 4, 0, 32;
    %add;
    %store/vec4 v0x55d286cc1060_0, 0, 32;
    %wait E_0x55d286c1fde0;
    %delay 2, 0;
    %load/vec4 v0x55d286ccf140_0;
    %load/vec4 v0x55d286cc1060_0;
    %cmp/e;
    %jmp/0xz  T_10.6, 4;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 5 106 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x55d286cc1060_0, v0x55d286ccf140_0 {0 0 0};
T_10.7 ;
    %load/vec4 v0x55d286ccf340_0;
    %load/vec4 v0x55d286cc13e0_0;
    %cmp/e;
    %jmp/0xz  T_10.8, 4;
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 5 107 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=%h, actual=%h", v0x55d286cc13e0_0, v0x55d286ccf340_0 {0 0 0};
T_10.9 ;
    %end;
    .scope S_0x55d286c90280;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/jal_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
