void T_1 F_1 ( void )\r\n{\r\n#ifdef F_2\r\nF_3 ( L_1 ) ;\r\n#endif\r\nF_4 ( & V_1 , V_2 ,\r\nV_3 - V_2 ) ;\r\n#ifdef F_5\r\nF_3 ( L_2 ) ;\r\nif ( F_6 ( ( void * ) ( 0x50f0a000 ) ) ) {\r\n* ( long * ) ( 0x50f0a014 ) = 0x7fffL ;\r\n* ( long * ) ( 0x50f0a010 ) = 0L ;\r\n}\r\nF_3 ( L_3 ) ;\r\n#endif\r\nif ( V_4 )\r\nF_7 () ;\r\nelse\r\nF_8 () ;\r\nif ( V_5 )\r\nF_9 () ;\r\nif ( V_6 )\r\nF_10 () ;\r\nF_11 () ;\r\nif ( F_12 ( V_7 , V_8 , 0 , L_4 ,\r\nV_8 ) )\r\nF_13 ( L_5 ) ;\r\n#ifdef F_2\r\nF_3 ( L_6 ) ;\r\n#endif\r\n}\r\nvoid F_14 ( unsigned int V_9 )\r\n{\r\nint V_10 = F_15 ( V_9 ) ;\r\nswitch( V_10 ) {\r\ncase 1 :\r\nF_16 ( V_9 ) ;\r\nbreak;\r\ncase 2 :\r\ncase 7 :\r\nif ( V_4 )\r\nF_17 ( V_9 ) ;\r\nelse\r\nF_16 ( V_9 ) ;\r\nbreak;\r\ncase 3 :\r\ncase 5 :\r\ncase 6 :\r\nif ( V_5 )\r\nF_18 ( V_9 ) ;\r\nelse if ( V_4 )\r\nF_17 ( V_9 ) ;\r\nbreak;\r\ncase 4 :\r\nif ( V_5 )\r\nF_18 ( V_9 ) ;\r\nbreak;\r\ncase 8 :\r\nif ( V_6 )\r\nF_19 ( V_9 ) ;\r\nbreak;\r\n}\r\n}\r\nvoid F_20 ( unsigned int V_9 )\r\n{\r\nint V_10 = F_15 ( V_9 ) ;\r\nswitch( V_10 ) {\r\ncase 1 :\r\nF_21 ( V_9 ) ;\r\nbreak;\r\ncase 2 :\r\ncase 7 :\r\nif ( V_4 )\r\nF_22 ( V_9 ) ;\r\nelse\r\nF_21 ( V_9 ) ;\r\nbreak;\r\ncase 3 :\r\ncase 5 :\r\ncase 6 :\r\nif ( V_5 )\r\nF_23 ( V_9 ) ;\r\nelse if ( V_4 )\r\nF_22 ( V_9 ) ;\r\nbreak;\r\ncase 4 :\r\nif ( V_5 )\r\nF_23 ( V_9 ) ;\r\nbreak;\r\ncase 8 :\r\nif ( V_6 )\r\nF_24 ( V_9 ) ;\r\nbreak;\r\n}\r\n}\r\nvoid F_25 ( unsigned int V_9 )\r\n{\r\nswitch( F_15 ( V_9 ) ) {\r\ncase 1 :\r\nF_26 ( V_9 ) ;\r\nbreak;\r\ncase 2 :\r\ncase 7 :\r\nif ( V_4 )\r\nF_27 ( V_9 ) ;\r\nelse\r\nF_26 ( V_9 ) ;\r\nbreak;\r\ncase 3 :\r\ncase 5 :\r\ncase 6 :\r\nif ( V_5 )\r\nF_28 ( V_9 ) ;\r\nelse if ( V_4 )\r\nF_27 ( V_9 ) ;\r\nbreak;\r\ncase 4 :\r\nif ( V_5 )\r\nF_28 ( V_9 ) ;\r\nbreak;\r\ncase 8 :\r\nif ( V_6 )\r\nF_29 ( V_9 ) ;\r\nbreak;\r\n}\r\n}\r\nint F_30 ( unsigned int V_9 )\r\n{\r\nswitch( F_15 ( V_9 ) ) {\r\ncase 1 :\r\nreturn F_31 ( V_9 ) ;\r\ncase 2 :\r\ncase 7 :\r\nif ( V_4 )\r\nreturn F_32 ( V_9 ) ;\r\nelse\r\nreturn F_31 ( V_9 ) ;\r\ncase 3 :\r\ncase 5 :\r\ncase 6 :\r\nif ( V_5 )\r\nreturn F_33 ( V_9 ) ;\r\nelse if ( V_4 )\r\nreturn F_32 ( V_9 ) ;\r\nbreak;\r\ncase 4 :\r\nif ( V_5 )\r\nF_33 ( V_9 ) ;\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nT_2 F_34 ( int V_9 , void * V_11 )\r\n{\r\nif ( V_12 [ V_9 ] < 10 ) {\r\nF_3 ( L_7 , V_9 ) ;\r\nV_12 [ V_9 ] ++ ;\r\n}\r\nreturn V_13 ;\r\n}\r\nT_2 V_8 ( int V_9 , void * V_11 )\r\n{\r\nint V_14 ;\r\nV_15 ++ ;\r\nfor ( V_14 = 0 ; V_14 < 100 ; V_14 ++ )\r\nF_35 ( 1000 ) ;\r\nif ( V_15 == 1 ) {\r\nV_16 = 1 ;\r\nF_3 ( L_8 ) ;\r\n} else {\r\nF_3 ( L_9 ) ;\r\nV_16 = 0 ;\r\n}\r\nF_36 () ;\r\nwhile ( V_16 == 1 )\r\nF_35 ( 1000 ) ;\r\nif ( V_17 >= 8 ) {\r\n#if 0\r\nstruct pt_regs *fp = get_irq_regs();\r\nshow_state();\r\nprintk("PC: %08lx\nSR: %04x SP: %p\n", fp->pc, fp->sr, fp);\r\nprintk("d0: %08lx d1: %08lx d2: %08lx d3: %08lx\n",\r\nfp->d0, fp->d1, fp->d2, fp->d3);\r\nprintk("d4: %08lx d5: %08lx a0: %08lx a1: %08lx\n",\r\nfp->d4, fp->d5, fp->a0, fp->a1);\r\nif (STACK_MAGIC != *(unsigned long *)current->kernel_stack_page)\r\nprintk("Corrupted stack page\n");\r\nprintk("Process %s (pid: %d, stackpage=%08lx)\n",\r\ncurrent->comm, current->pid, current->kernel_stack_page);\r\nif (intr_count == 1)\r\ndump_stack((struct frame *)fp);\r\n#else\r\n#endif\r\n}\r\nV_15 -- ;\r\nreturn V_13 ;\r\n}
