

================================================================
== Vivado HLS Report for 'foo_foo_user'
================================================================
* Date:           Fri Feb  3 10:31:23 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        my_project0
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  391|  391|  391|  391|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- alg_0        |  390|  390|        78|          -|          -|     5|    no    |
        | + loop_block  |   35|   35|         7|          -|          -|     5|    no    |
        | + loop_x_in   |   40|   40|         8|          -|          -|     5|    no    |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	10  / (exitcond1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	3  / true
10 --> 
	11  / (!exitcond)
	2  / (exitcond)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	10  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_18 [1/1] 1.57ns
:0  br label %1


 <State 2>: 1.62ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i3 [ 0, %0 ], [ %i_1, %6 ]

ST_2: exitcond2 [1/1] 1.62ns
:1  %exitcond2 = icmp eq i3 %i, -3

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_2: i_1 [1/1] 0.80ns
:3  %i_1 = add i3 %i, 1

ST_2: stg_23 [1/1] 0.00ns
:4  br i1 %exitcond2, label %7, label %2

ST_2: stg_24 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str18051897) nounwind

ST_2: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str18051897)

ST_2: tmp [1/1] 0.00ns
:2  %tmp = zext i3 %i to i64

ST_2: y_out_out_int_addr [1/1] 0.00ns
:3  %y_out_out_int_addr = getelementptr [5 x float]* %y_out_out_int, i64 0, i64 %tmp

ST_2: stg_28 [1/1] 1.57ns
:4  br label %3

ST_2: stg_29 [1/1] 0.00ns
:0  ret void


 <State 3>: 3.19ns
ST_3: storemerge [1/1] 0.00ns
:0  %storemerge = phi float [ 0.000000e+00, %2 ], [ %tmp_3, %4 ]

ST_3: i_block [1/1] 0.00ns
:1  %i_block = phi i3 [ 0, %2 ], [ %i_block_1, %4 ]

ST_3: stg_32 [1/1] 2.39ns
:2  store float %storemerge, float* %y_out_out_int_addr, align 4

ST_3: exitcond1 [1/1] 1.62ns
:3  %exitcond1 = icmp eq i3 %i_block, -3

ST_3: empty_9 [1/1] 0.00ns
:4  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_3: i_block_1 [1/1] 0.80ns
:5  %i_block_1 = add i3 %i_block, 1

ST_3: stg_36 [1/1] 1.57ns
:6  br i1 %exitcond1, label %.preheader, label %4

ST_3: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = zext i3 %i_block to i64

ST_3: block_in_int_addr [1/1] 0.00ns
:2  %block_in_int_addr = getelementptr [5 x float]* %block_in_int, i64 0, i64 %tmp_2

ST_3: block_in_int_load [2/2] 2.39ns
:3  %block_in_int_load = load float* %block_in_int_addr, align 4


 <State 4>: 2.39ns
ST_4: block_in_int_load [1/2] 2.39ns
:3  %block_in_int_load = load float* %block_in_int_addr, align 4


 <State 5>: 7.26ns
ST_5: tmp_3 [5/5] 7.26ns
:4  %tmp_3 = fadd float %storemerge, %block_in_int_load


 <State 6>: 7.26ns
ST_6: tmp_3 [4/5] 7.26ns
:4  %tmp_3 = fadd float %storemerge, %block_in_int_load


 <State 7>: 7.26ns
ST_7: tmp_3 [3/5] 7.26ns
:4  %tmp_3 = fadd float %storemerge, %block_in_int_load


 <State 8>: 7.26ns
ST_8: tmp_3 [2/5] 7.26ns
:4  %tmp_3 = fadd float %storemerge, %block_in_int_load


 <State 9>: 7.26ns
ST_9: stg_45 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str18061898) nounwind

ST_9: tmp_3 [1/5] 7.26ns
:4  %tmp_3 = fadd float %storemerge, %block_in_int_load

ST_9: stg_47 [1/1] 0.00ns
:5  br label %3


 <State 10>: 2.39ns
ST_10: tmp_4 [1/1] 0.00ns
.preheader:0  %tmp_4 = phi float [ %tmp_6, %5 ], [ %storemerge, %3 ]

ST_10: i_x_in [1/1] 0.00ns
.preheader:1  %i_x_in = phi i3 [ %i_x_in_1, %5 ], [ 0, %3 ]

ST_10: exitcond [1/1] 1.62ns
.preheader:2  %exitcond = icmp eq i3 %i_x_in, -3

ST_10: empty_10 [1/1] 0.00ns
.preheader:3  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_10: i_x_in_1 [1/1] 0.80ns
.preheader:4  %i_x_in_1 = add i3 %i_x_in, 1

ST_10: stg_53 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %6, label %5

ST_10: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = zext i3 %i_x_in to i64

ST_10: x_in_in_int_addr [1/1] 0.00ns
:2  %x_in_in_int_addr = getelementptr [5 x float]* %x_in_in_int, i64 0, i64 %tmp_5

ST_10: x_in_in_int_load [2/2] 2.39ns
:3  %x_in_in_int_load = load float* %x_in_in_int_addr, align 4

ST_10: empty_11 [1/1] 0.00ns
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str18051897, i32 %tmp_1)

ST_10: stg_58 [1/1] 0.00ns
:1  br label %1


 <State 11>: 2.39ns
ST_11: x_in_in_int_load [1/2] 2.39ns
:3  %x_in_in_int_load = load float* %x_in_in_int_addr, align 4


 <State 12>: 7.26ns
ST_12: tmp_6 [5/5] 7.26ns
:4  %tmp_6 = fadd float %tmp_4, %x_in_in_int_load


 <State 13>: 7.26ns
ST_13: tmp_6 [4/5] 7.26ns
:4  %tmp_6 = fadd float %tmp_4, %x_in_in_int_load


 <State 14>: 7.26ns
ST_14: tmp_6 [3/5] 7.26ns
:4  %tmp_6 = fadd float %tmp_4, %x_in_in_int_load


 <State 15>: 7.26ns
ST_15: tmp_6 [2/5] 7.26ns
:4  %tmp_6 = fadd float %tmp_4, %x_in_in_int_load


 <State 16>: 7.26ns
ST_16: tmp_6 [1/5] 7.26ns
:4  %tmp_6 = fadd float %tmp_4, %x_in_in_int_load


 <State 17>: 2.39ns
ST_17: stg_65 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str18071899) nounwind

ST_17: stg_66 [1/1] 2.39ns
:5  store float %tmp_6, float* %y_out_out_int_addr, align 4

ST_17: stg_67 [1/1] 0.00ns
:6  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
