// Seed: 2741476575
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_5;
  assign module_1.type_13 = 0;
  assign id_3 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wor id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wor id_7,
    output supply1 id_8
);
  assign id_8 = id_7;
  wor id_10;
  assign id_10 = 1;
  assign id_1  = id_4;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  wire id_11;
  wire id_12;
  assign id_12 = id_6;
endmodule
