// ../../../framework/build_oracle/oracletool SubtractorFixed ./ 

CONSTANTS
phi_1 	3.141592653590e+00
phi_2 	1.570796326795e+00
phi_3 	7.853981633974e-01
phi_4 	3.926990816987e-01
phi_5 	1.963495408494e-01

phi_21 	3.141592653590e+00
phi_22 	1.570796326795e+00
phi_23 	7.853981633974e-01
phi_24 	3.926990816987e-01
END_CONSTANTS


OPTIONS
    sel_compute_output all
	sel_print_output   all  // none, all, zero-ancillae
	flag_circuit 0 
	flag_tex     1
	tex_CL  10 
END_OPTIONS


CIRCUITS_DECLARATION
	U      2 c 1 0 j 4 0  // final circuit;
END_CIRCUITS_DECLARATION


MAIN_CIRCUIT   
	U        
	INPUT_STATE  j 0 
END_MAIN_CIRCUIT

CIRCUIT_STRUCTURE U
	gate X 2 j -1 c -1 end_gate
	gate Fourier 2 j -1 c -1 end_gate
		// // encode 2
		gate Phase c 1 <phi_1> end_gate
		gate Phase j 8 <phi_2> end_gate
		gate Phase j 4 <phi_3> end_gate
		gate Phase j 2 <phi_4> end_gate
		gate Phase j 1 <phi_5> end_gate

		gate Phase j 8 <phi_21> end_gate
		gate Phase j 4 <phi_22> end_gate
		gate Phase j 2 <phi_23> end_gate
		gate Phase j 1 <phi_24> end_gate
	igate Fourier 2 j -1 c -1 end_gate
	gate X 2 j -1 c -1 end_gate

	// set |1>|000...0> as -1:
	gate X j 1 control c 1 end_gate
	gate X j 2 control c 1 end_gate
	gate X j 4 control c 1 end_gate
	gate X j 8 control c 1 end_gate
END_CIRCUIT_STRUCTURE



























 











