<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>UART - Register accessor macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">UART - Register accessor macros<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___u_a_r_t___peripheral___access___layer.html">UART Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga87a103f3d6a0d05f6b0c909cfeb7a4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;BDH)</td></tr>
<tr class="separator:ga87a103f3d6a0d05f6b0c909cfeb7a4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76a25b51a88219d40b957fed02d5e196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;BDL)</td></tr>
<tr class="separator:ga76a25b51a88219d40b957fed02d5e196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10f9aabe3d0f670422c5342bebc3f3e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C1)</td></tr>
<tr class="separator:ga10f9aabe3d0f670422c5342bebc3f3e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef76a47d3674e17ffcbf0bfb4ac2680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C2)</td></tr>
<tr class="separator:ga3ef76a47d3674e17ffcbf0bfb4ac2680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff0eec7fa7a282423d94fc39f143624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="sha256_8c.html#a59c41bcd16cbf3247d426429c3bf8e08">S1</a>)</td></tr>
<tr class="separator:ga5ff0eec7fa7a282423d94fc39f143624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7d1c8dce2636260ce4ca1c63d622db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;S2)</td></tr>
<tr class="separator:ga0e7d1c8dce2636260ce4ca1c63d622db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a97319347f88dbd676dfa0c5b2bedae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C3)</td></tr>
<tr class="separator:ga9a97319347f88dbd676dfa0c5b2bedae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab320159fa5e0cf0d6526d0bd8ca27c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;D)</td></tr>
<tr class="separator:ga7ab320159fa5e0cf0d6526d0bd8ca27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562badf54617cb122aede8a56bbbddb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MA1)</td></tr>
<tr class="separator:ga562badf54617cb122aede8a56bbbddb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d257c8ddd7eff316cefb8fd1b075a0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MA2)</td></tr>
<tr class="separator:ga1d257c8ddd7eff316cefb8fd1b075a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa13bbde4cda116273e3a2e1bc92bfa43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C4)</td></tr>
<tr class="separator:gaa13bbde4cda116273e3a2e1bc92bfa43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c197f6ef00ae71cfd442f046ed8d00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C5)</td></tr>
<tr class="separator:ga10c197f6ef00ae71cfd442f046ed8d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga746dde7932b502b7a75bcc8100a7c750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ED)</td></tr>
<tr class="separator:ga746dde7932b502b7a75bcc8100a7c750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec51e80282719077408dac4dfc3d0ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MODEM)</td></tr>
<tr class="separator:gaec51e80282719077408dac4dfc3d0ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62976343fb3a729419dedc862e71341f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;IR)</td></tr>
<tr class="separator:ga62976343fb3a729419dedc862e71341f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3d43cb2d3a60682bae6bd0380b5c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PFIFO)</td></tr>
<tr class="separator:ga0a3d43cb2d3a60682bae6bd0380b5c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b3e1791bd0636f6b0476b2031b35e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CFIFO)</td></tr>
<tr class="separator:ga6b3e1791bd0636f6b0476b2031b35e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9944b8403a727f616325aa3cd807c00e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SFIFO)</td></tr>
<tr class="separator:ga9944b8403a727f616325aa3cd807c00e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c8f0b867baf783c1e07ce608fa1dac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TWFIFO)</td></tr>
<tr class="separator:ga0c8f0b867baf783c1e07ce608fa1dac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d597a97bb96581bc97287b6f98e2480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCFIFO)</td></tr>
<tr class="separator:ga5d597a97bb96581bc97287b6f98e2480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae268db11fe8d713c544e24683cb910c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RWFIFO)</td></tr>
<tr class="separator:gae268db11fe8d713c544e24683cb910c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc8c7a97ccfeb54323ebd5f3912a27ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCFIFO)</td></tr>
<tr class="separator:gadc8c7a97ccfeb54323ebd5f3912a27ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62b94b094e8460ec332a7949fcd3fcbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62b94b094e8460ec332a7949fcd3fcbe">UART_C7816_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C7816)</td></tr>
<tr class="separator:ga62b94b094e8460ec332a7949fcd3fcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e43b652c9487967ee9a68a6647bc0bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8e43b652c9487967ee9a68a6647bc0bc">UART_IE7816_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;IE7816)</td></tr>
<tr class="separator:ga8e43b652c9487967ee9a68a6647bc0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884824f5edc47220e140143df9e5f055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga884824f5edc47220e140143df9e5f055">UART_IS7816_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;IS7816)</td></tr>
<tr class="separator:ga884824f5edc47220e140143df9e5f055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ce4d3dc0212a912c19407409bf7c86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga97ce4d3dc0212a912c19407409bf7c86">UART_WP7816T0_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WP7816T0)</td></tr>
<tr class="separator:ga97ce4d3dc0212a912c19407409bf7c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2347fc1eb0a78f54ad7832c3bf294be0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2347fc1eb0a78f54ad7832c3bf294be0">UART_WP7816T1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WP7816T1)</td></tr>
<tr class="separator:ga2347fc1eb0a78f54ad7832c3bf294be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd67cec72a6d396f76a90cdbc3a3da41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabd67cec72a6d396f76a90cdbc3a3da41">UART_WN7816_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WN7816)</td></tr>
<tr class="separator:gabd67cec72a6d396f76a90cdbc3a3da41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf842f91d9419613faa85e85569a7bf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf842f91d9419613faa85e85569a7bf0d">UART_WF7816_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WF7816)</td></tr>
<tr class="separator:gaf842f91d9419613faa85e85569a7bf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefdf97fb53ef91d91e7eba96bc455ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaefdf97fb53ef91d91e7eba96bc455ba9">UART_ET7816_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ET7816)</td></tr>
<tr class="separator:gaefdf97fb53ef91d91e7eba96bc455ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16dd72699996ee468e67fc1d69b4df0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga16dd72699996ee468e67fc1d69b4df0a">UART_TL7816_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TL7816)</td></tr>
<tr class="separator:ga16dd72699996ee468e67fc1d69b4df0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4a5a27cc5fba4c1ec2142a594009ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad4a5a27cc5fba4c1ec2142a594009ce8">UART_C6_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C6)</td></tr>
<tr class="separator:gad4a5a27cc5fba4c1ec2142a594009ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf83177e2b3e975b09aacc151b89df1cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf83177e2b3e975b09aacc151b89df1cc">UART_PCTH_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PCTH)</td></tr>
<tr class="separator:gaf83177e2b3e975b09aacc151b89df1cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f61eeb8650c6ef84ac49ff50cf4cf40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3f61eeb8650c6ef84ac49ff50cf4cf40">UART_PCTL_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PCTL)</td></tr>
<tr class="separator:ga3f61eeb8650c6ef84ac49ff50cf4cf40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a2dba1c466272935d1468713a5edfe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3a2dba1c466272935d1468713a5edfe5">UART_B1T_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;B1T)</td></tr>
<tr class="separator:ga3a2dba1c466272935d1468713a5edfe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f4aecb7347ee9afc43fe1c05102aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga27f4aecb7347ee9afc43fe1c05102aeb">UART_SDTH_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SDTH)</td></tr>
<tr class="separator:ga27f4aecb7347ee9afc43fe1c05102aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2f746843aca7c15c45e31ab6384a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9c2f746843aca7c15c45e31ab6384a80">UART_SDTL_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SDTL)</td></tr>
<tr class="separator:ga9c2f746843aca7c15c45e31ab6384a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e211f9f5d058447f9aa5686a793965c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7e211f9f5d058447f9aa5686a793965c">UART_PRE_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PRE)</td></tr>
<tr class="separator:ga7e211f9f5d058447f9aa5686a793965c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0549d45c0dfc2b81d321c5f075e4b19d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0549d45c0dfc2b81d321c5f075e4b19d">UART_TPL_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TPL)</td></tr>
<tr class="separator:ga0549d45c0dfc2b81d321c5f075e4b19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0658d8cbd5e558d379435b6e5147838c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0658d8cbd5e558d379435b6e5147838c">UART_IE_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;IE)</td></tr>
<tr class="separator:ga0658d8cbd5e558d379435b6e5147838c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c661900cbfefca0b361cefafd3b3c19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga4c661900cbfefca0b361cefafd3b3c19">UART_WB_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WB)</td></tr>
<tr class="separator:ga4c661900cbfefca0b361cefafd3b3c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276b4fe838ad246bb17b8160f7e7daf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga276b4fe838ad246bb17b8160f7e7daf1">UART_S3_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;S3)</td></tr>
<tr class="separator:ga276b4fe838ad246bb17b8160f7e7daf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa728c9b8866c066be1f5df7e935748b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa728c9b8866c066be1f5df7e935748b2">UART_S4_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;S4)</td></tr>
<tr class="separator:gaa728c9b8866c066be1f5df7e935748b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44070efb1a5b9081131b67bff7eb555a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga44070efb1a5b9081131b67bff7eb555a">UART_RPL_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RPL)</td></tr>
<tr class="separator:ga44070efb1a5b9081131b67bff7eb555a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f4415e4d8e612e12f5d30dc3fbc1ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga38f4415e4d8e612e12f5d30dc3fbc1ea">UART_RPREL_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RPREL)</td></tr>
<tr class="separator:ga38f4415e4d8e612e12f5d30dc3fbc1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4891ce142a677e3fe0430de5ce453fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga4891ce142a677e3fe0430de5ce453fdb">UART_CPW_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CPW)</td></tr>
<tr class="separator:ga4891ce142a677e3fe0430de5ce453fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6db0fd87012da4cf77a4e47e24909d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6db0fd87012da4cf77a4e47e24909d5">UART_RIDT_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RIDT)</td></tr>
<tr class="separator:gac6db0fd87012da4cf77a4e47e24909d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2378bca75104e3327af5c462eb2fe468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2378bca75104e3327af5c462eb2fe468">UART_TIDT_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TIDT)</td></tr>
<tr class="separator:ga2378bca75104e3327af5c462eb2fe468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f086bea96574c5a4b90ff7ce1a99256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0f086bea96574c5a4b90ff7ce1a99256">UART0_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga0f086bea96574c5a4b90ff7ce1a99256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ffbaeca152984beb3cbd1edaf94ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga12ffbaeca152984beb3cbd1edaf94ee2">UART0_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga12ffbaeca152984beb3cbd1edaf94ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74d107fda097e4ca0559efe5ab105cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga74d107fda097e4ca0559efe5ab105cbf">UART0_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga74d107fda097e4ca0559efe5ab105cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa96db8ca05ad8075993439b98fc41e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa96db8ca05ad8075993439b98fc41e04">UART0_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gaa96db8ca05ad8075993439b98fc41e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36c55a027dd65bed765a4620326c669b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga36c55a027dd65bed765a4620326c669b">UART0_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga36c55a027dd65bed765a4620326c669b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86da7584b44d3ee391fa4dd012bc0eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga86da7584b44d3ee391fa4dd012bc0eeb">UART0_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga86da7584b44d3ee391fa4dd012bc0eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9f4285d3471fb4833ff6cf1131b438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c9f4285d3471fb4833ff6cf1131b438">UART0_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga3c9f4285d3471fb4833ff6cf1131b438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dea5280025ba01ef69f0fa6a6505cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2dea5280025ba01ef69f0fa6a6505cf1">UART0_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga2dea5280025ba01ef69f0fa6a6505cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed5f65c9f9d7626053f21aa9f4a5b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1ed5f65c9f9d7626053f21aa9f4a5b1f">UART0_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga1ed5f65c9f9d7626053f21aa9f4a5b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28e0bdbb01cd6891123e351772bcf41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa28e0bdbb01cd6891123e351772bcf41">UART0_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gaa28e0bdbb01cd6891123e351772bcf41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872dbf2a778697ea6e01a2d8a8b08869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga872dbf2a778697ea6e01a2d8a8b08869">UART0_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga872dbf2a778697ea6e01a2d8a8b08869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f548f83ee16efb6cdd0cd5c37ebed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga68f548f83ee16efb6cdd0cd5c37ebed3">UART0_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga68f548f83ee16efb6cdd0cd5c37ebed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d31329daca023bdfa18ddbf716ea2d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d31329daca023bdfa18ddbf716ea2d8">UART0_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga1d31329daca023bdfa18ddbf716ea2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab56907900b83cae8e16630c9b53d4d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab56907900b83cae8e16630c9b53d4d53">UART0_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gab56907900b83cae8e16630c9b53d4d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c30e0f416809d923a4acde1e3cf320c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8c30e0f416809d923a4acde1e3cf320c">UART0_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga8c30e0f416809d923a4acde1e3cf320c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835cbe8fa2438d8d480b4668fdec81ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga835cbe8fa2438d8d480b4668fdec81ed">UART0_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga835cbe8fa2438d8d480b4668fdec81ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b185677cfda35bb5c2d9929fac2b0c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8b185677cfda35bb5c2d9929fac2b0c6">UART0_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga8b185677cfda35bb5c2d9929fac2b0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac214d33387ecfd228f8fd8f450d20beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac214d33387ecfd228f8fd8f450d20beb">UART0_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gac214d33387ecfd228f8fd8f450d20beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ef322db93980a6167619ab50266b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga22ef322db93980a6167619ab50266b2a">UART0_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga22ef322db93980a6167619ab50266b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1dea54118afe63f88acc0fc4b45d30a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa1dea54118afe63f88acc0fc4b45d30a">UART0_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gaa1dea54118afe63f88acc0fc4b45d30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3d64ad43d72709b4293a9bdecf70d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaae3d64ad43d72709b4293a9bdecf70d2">UART0_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gaae3d64ad43d72709b4293a9bdecf70d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe590341e6207d2fb32f2676f27e5aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabe590341e6207d2fb32f2676f27e5aa2">UART0_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gabe590341e6207d2fb32f2676f27e5aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4457ba7f534d8fbe2af86462fe47ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4457ba7f534d8fbe2af86462fe47ead">UART0_C7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62b94b094e8460ec332a7949fcd3fcbe">UART_C7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gae4457ba7f534d8fbe2af86462fe47ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c574540438e8fbde7f5cd15b769a26b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9c574540438e8fbde7f5cd15b769a26b">UART0_IE7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8e43b652c9487967ee9a68a6647bc0bc">UART_IE7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga9c574540438e8fbde7f5cd15b769a26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172a0f152249a9343a0b926e2db50c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga172a0f152249a9343a0b926e2db50c14">UART0_IS7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga884824f5edc47220e140143df9e5f055">UART_IS7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga172a0f152249a9343a0b926e2db50c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40d003e55ce610c8e3d54a01d1f034a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae40d003e55ce610c8e3d54a01d1f034a">UART0_WP7816T0</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga97ce4d3dc0212a912c19407409bf7c86">UART_WP7816T0_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gae40d003e55ce610c8e3d54a01d1f034a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972796136dccc81184d7b7840db5dfc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga972796136dccc81184d7b7840db5dfc3">UART0_WP7816T1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2347fc1eb0a78f54ad7832c3bf294be0">UART_WP7816T1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga972796136dccc81184d7b7840db5dfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076b41489eb41b58c9223b47025ab571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga076b41489eb41b58c9223b47025ab571">UART0_WN7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabd67cec72a6d396f76a90cdbc3a3da41">UART_WN7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga076b41489eb41b58c9223b47025ab571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1678af59afd4e7ada94a6f9a4c1219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1f1678af59afd4e7ada94a6f9a4c1219">UART0_WF7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf842f91d9419613faa85e85569a7bf0d">UART_WF7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga1f1678af59afd4e7ada94a6f9a4c1219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102073e04fc50eb8630e872fde79057b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga102073e04fc50eb8630e872fde79057b">UART0_ET7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaefdf97fb53ef91d91e7eba96bc455ba9">UART_ET7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga102073e04fc50eb8630e872fde79057b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813072777f5a1c29a9195a9401724fe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga813072777f5a1c29a9195a9401724fe7">UART0_TL7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga16dd72699996ee468e67fc1d69b4df0a">UART_TL7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga813072777f5a1c29a9195a9401724fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfcaad72b4af631c3ccc4a5e445d2ef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadfcaad72b4af631c3ccc4a5e445d2ef6">UART0_C6</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad4a5a27cc5fba4c1ec2142a594009ce8">UART_C6_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gadfcaad72b4af631c3ccc4a5e445d2ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82802b73306221e90056f8735d24248c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga82802b73306221e90056f8735d24248c">UART0_PCTH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf83177e2b3e975b09aacc151b89df1cc">UART_PCTH_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga82802b73306221e90056f8735d24248c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be357dfc2d85f8b47dbe3989409fde8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9be357dfc2d85f8b47dbe3989409fde8">UART0_PCTL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3f61eeb8650c6ef84ac49ff50cf4cf40">UART_PCTL_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga9be357dfc2d85f8b47dbe3989409fde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ccb297e79604994f6d6b5f45cb738e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga48ccb297e79604994f6d6b5f45cb738e">UART0_B1T</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3a2dba1c466272935d1468713a5edfe5">UART_B1T_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga48ccb297e79604994f6d6b5f45cb738e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga073cd17855425e91274dfe8440070ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga073cd17855425e91274dfe8440070ade">UART0_SDTH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga27f4aecb7347ee9afc43fe1c05102aeb">UART_SDTH_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga073cd17855425e91274dfe8440070ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a96fe2f4c54f71c572d8a895082789e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2a96fe2f4c54f71c572d8a895082789e">UART0_SDTL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9c2f746843aca7c15c45e31ab6384a80">UART_SDTL_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga2a96fe2f4c54f71c572d8a895082789e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766490080b20e46f59c8187141a0b563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga766490080b20e46f59c8187141a0b563">UART0_PRE</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7e211f9f5d058447f9aa5686a793965c">UART_PRE_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga766490080b20e46f59c8187141a0b563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b73ea7b5a3bd50457fc7feb20ca7a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0b73ea7b5a3bd50457fc7feb20ca7a89">UART0_TPL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0549d45c0dfc2b81d321c5f075e4b19d">UART_TPL_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga0b73ea7b5a3bd50457fc7feb20ca7a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2320bdd904179d6047499413dc3f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2c2320bdd904179d6047499413dc3f3c">UART0_IE</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0658d8cbd5e558d379435b6e5147838c">UART_IE_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga2c2320bdd904179d6047499413dc3f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058db9c06e548cb09a8965f4d40aad0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga058db9c06e548cb09a8965f4d40aad0d">UART0_WB</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga4c661900cbfefca0b361cefafd3b3c19">UART_WB_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga058db9c06e548cb09a8965f4d40aad0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96be6e194c475379295564cbb4467782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga96be6e194c475379295564cbb4467782">UART0_S3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga276b4fe838ad246bb17b8160f7e7daf1">UART_S3_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga96be6e194c475379295564cbb4467782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga055bb9d7dafea6b14a526b4d6c6affa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga055bb9d7dafea6b14a526b4d6c6affa1">UART0_S4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa728c9b8866c066be1f5df7e935748b2">UART_S4_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga055bb9d7dafea6b14a526b4d6c6affa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeed8e2d24523ab8f021213e9e3d5801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaaeed8e2d24523ab8f021213e9e3d5801">UART0_RPL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga44070efb1a5b9081131b67bff7eb555a">UART_RPL_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gaaeed8e2d24523ab8f021213e9e3d5801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae247d4c6f2d25c064682169f31538c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae247d4c6f2d25c064682169f31538c8b">UART0_RPREL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga38f4415e4d8e612e12f5d30dc3fbc1ea">UART_RPREL_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gae247d4c6f2d25c064682169f31538c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2827c5a40bed3ee64eb88ae074523f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab2827c5a40bed3ee64eb88ae074523f7">UART0_CPW</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga4891ce142a677e3fe0430de5ce453fdb">UART_CPW_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gab2827c5a40bed3ee64eb88ae074523f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08f41df5c29c2034a00ef2878ae9a7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac08f41df5c29c2034a00ef2878ae9a7a">UART0_RIDT</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6db0fd87012da4cf77a4e47e24909d5">UART_RIDT_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gac08f41df5c29c2034a00ef2878ae9a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b11d45b9711e3708fd750ed11cbf9d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2b11d45b9711e3708fd750ed11cbf9d5">UART0_TIDT</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2378bca75104e3327af5c462eb2fe468">UART_TIDT_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga2b11d45b9711e3708fd750ed11cbf9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95dfcbfc36021f99e8798340dcc61aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf95dfcbfc36021f99e8798340dcc61aa">UART1_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gaf95dfcbfc36021f99e8798340dcc61aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8924d1fd89b33ae7d25b0727dab5c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae8924d1fd89b33ae7d25b0727dab5c47">UART1_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gae8924d1fd89b33ae7d25b0727dab5c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabfc6382968ea7dd6bb14f7098f28fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabfc6382968ea7dd6bb14f7098f28fd9">UART1_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gaabfc6382968ea7dd6bb14f7098f28fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a7e807f7a30d603f1a5e680ed2dba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga96a7e807f7a30d603f1a5e680ed2dba3">UART1_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga96a7e807f7a30d603f1a5e680ed2dba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae890a65a8aad54887a4d9a23096319bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae890a65a8aad54887a4d9a23096319bf">UART1_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gae890a65a8aad54887a4d9a23096319bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a58c6b3cb400b875722a32bc5f15388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8a58c6b3cb400b875722a32bc5f15388">UART1_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga8a58c6b3cb400b875722a32bc5f15388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga122a5c5271b92663c9a7e922ad8c43c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga122a5c5271b92663c9a7e922ad8c43c7">UART1_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga122a5c5271b92663c9a7e922ad8c43c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf408be28f737716d8e617f2b5c26e6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf408be28f737716d8e617f2b5c26e6c3">UART1_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gaf408be28f737716d8e617f2b5c26e6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9cf46f6d9319a701b5f00278aabbfc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad9cf46f6d9319a701b5f00278aabbfc9">UART1_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gad9cf46f6d9319a701b5f00278aabbfc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f58da949ddbc815f984a38c0bab43f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad5f58da949ddbc815f984a38c0bab43f">UART1_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gad5f58da949ddbc815f984a38c0bab43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc8d2e84868bd7a68c4d2cf82bb4048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafdc8d2e84868bd7a68c4d2cf82bb4048">UART1_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gafdc8d2e84868bd7a68c4d2cf82bb4048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f86d69bcbf607b6a7cdfef7540329bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga4f86d69bcbf607b6a7cdfef7540329bc">UART1_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga4f86d69bcbf607b6a7cdfef7540329bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44df566b41f79b8919f4763c81cf84df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga44df566b41f79b8919f4763c81cf84df">UART1_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga44df566b41f79b8919f4763c81cf84df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c77b49ff0a0d7616aa1887226ac6085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7c77b49ff0a0d7616aa1887226ac6085">UART1_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga7c77b49ff0a0d7616aa1887226ac6085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1ec5a26e8deb03206e64e4c2547d310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1ec5a26e8deb03206e64e4c2547d310">UART1_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gaf1ec5a26e8deb03206e64e4c2547d310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8034238adc3618b1d6db0873108cd2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8034238adc3618b1d6db0873108cd2e5">UART1_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga8034238adc3618b1d6db0873108cd2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a7f724cebd08fb66d3a1dbc2216815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a7f724cebd08fb66d3a1dbc2216815">UART1_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gae4a7f724cebd08fb66d3a1dbc2216815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1ad968855e737920ac397b6a764e84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7a1ad968855e737920ac397b6a764e84">UART1_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga7a1ad968855e737920ac397b6a764e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e9bf1675c1b63e5c227007b8012c6c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8e9bf1675c1b63e5c227007b8012c6c7">UART1_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga8e9bf1675c1b63e5c227007b8012c6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9afb09bc9d07d509840d5bfd81b2952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf9afb09bc9d07d509840d5bfd81b2952">UART1_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gaf9afb09bc9d07d509840d5bfd81b2952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40fc89a9185d0fc02195761abd0c3aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga40fc89a9185d0fc02195761abd0c3aea">UART1_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga40fc89a9185d0fc02195761abd0c3aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c3dac348d8f75660422f091626d51af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5c3dac348d8f75660422f091626d51af">UART1_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga5c3dac348d8f75660422f091626d51af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c00e22f1f8faa36d637551b11a82e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab6c00e22f1f8faa36d637551b11a82e4">UART2_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gab6c00e22f1f8faa36d637551b11a82e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a21b73e6a1d4c1824af29a15aab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac8a6a21b73e6a1d4c1824af29a15aab8">UART2_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gac8a6a21b73e6a1d4c1824af29a15aab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c1f144374690a8931e07f23e8a9a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab3c1f144374690a8931e07f23e8a9a47">UART2_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gab3c1f144374690a8931e07f23e8a9a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099a231ebee7a26f12764a9fdc9f0e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga099a231ebee7a26f12764a9fdc9f0e2c">UART2_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga099a231ebee7a26f12764a9fdc9f0e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72d529c07a52334fce106564ba9aa54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad72d529c07a52334fce106564ba9aa54">UART2_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gad72d529c07a52334fce106564ba9aa54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4831e8d28f59a12390b6e915c466d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7d4831e8d28f59a12390b6e915c466d8">UART2_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga7d4831e8d28f59a12390b6e915c466d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf40e8391c305a9cfbd4a00ba732c5c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabf40e8391c305a9cfbd4a00ba732c5c8">UART2_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gabf40e8391c305a9cfbd4a00ba732c5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92cfdefa4bbd5e6aceaad280e911b76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga92cfdefa4bbd5e6aceaad280e911b76b">UART2_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga92cfdefa4bbd5e6aceaad280e911b76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a734c834e817b841be48a974d1dbe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab3a734c834e817b841be48a974d1dbe9">UART2_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gab3a734c834e817b841be48a974d1dbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa787a62a5d31ca4e4d40bf7dd2f65ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa787a62a5d31ca4e4d40bf7dd2f65ba9">UART2_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gaa787a62a5d31ca4e4d40bf7dd2f65ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae087e956683e43bc1a108d3a71bd2c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae087e956683e43bc1a108d3a71bd2c5c">UART2_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gae087e956683e43bc1a108d3a71bd2c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4703025b3523205ddc5dc435b815fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafe4703025b3523205ddc5dc435b815fc">UART2_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gafe4703025b3523205ddc5dc435b815fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4341060a54353a9f41c7ffa2987bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaff4341060a54353a9f41c7ffa2987bd3">UART2_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gaff4341060a54353a9f41c7ffa2987bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234f4484c507ceb57ea9c77382292d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga234f4484c507ceb57ea9c77382292d7c">UART2_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga234f4484c507ceb57ea9c77382292d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e1813094141bc5c0908c13833c4637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09e1813094141bc5c0908c13833c4637">UART2_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga09e1813094141bc5c0908c13833c4637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76fd1cdb71680c81ff57f8a1465c610b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76fd1cdb71680c81ff57f8a1465c610b">UART2_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga76fd1cdb71680c81ff57f8a1465c610b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5f2c4f93dd272ebc190de4e49b90e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2a5f2c4f93dd272ebc190de4e49b90e3">UART2_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga2a5f2c4f93dd272ebc190de4e49b90e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb0f203b6d58477837d82843bd31800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafcb0f203b6d58477837d82843bd31800">UART2_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gafcb0f203b6d58477837d82843bd31800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fb8004b79129d889db891c50a48f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga96fb8004b79129d889db891c50a48f34">UART2_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga96fb8004b79129d889db891c50a48f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdabbf48ed28d4b320f8fd5f65337df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabdabbf48ed28d4b320f8fd5f65337df6">UART2_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gabdabbf48ed28d4b320f8fd5f65337df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcf17d9fc0d35a9d5399ff535f811af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6bcf17d9fc0d35a9d5399ff535f811af">UART2_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga6bcf17d9fc0d35a9d5399ff535f811af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b7c994fc7aabd20b1d1c7ecc0f0c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga79b7c994fc7aabd20b1d1c7ecc0f0c08">UART2_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga79b7c994fc7aabd20b1d1c7ecc0f0c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4018621498d73eda3737c536d8fcb15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa4018621498d73eda3737c536d8fcb15">UART3_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:gaa4018621498d73eda3737c536d8fcb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed4e5a52ae06e9f1b930abb36c6f1ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaed4e5a52ae06e9f1b930abb36c6f1ab6">UART3_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:gaed4e5a52ae06e9f1b930abb36c6f1ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga644704711bfa9f660c5fb93b56e557fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga644704711bfa9f660c5fb93b56e557fe">UART3_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga644704711bfa9f660c5fb93b56e557fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a9cb9f152d161f03715af160dd4af18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6a9cb9f152d161f03715af160dd4af18">UART3_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga6a9cb9f152d161f03715af160dd4af18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d9319444cc9653040062bd6783ded3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab4d9319444cc9653040062bd6783ded3">UART3_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:gab4d9319444cc9653040062bd6783ded3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa514a1d57101b5a17c4f1e9df0c8d8a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa514a1d57101b5a17c4f1e9df0c8d8a7">UART3_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:gaa514a1d57101b5a17c4f1e9df0c8d8a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81432d12a137251481983e1dd801300e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga81432d12a137251481983e1dd801300e">UART3_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga81432d12a137251481983e1dd801300e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa869b8866c1e0c8d50e7b3c015743211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa869b8866c1e0c8d50e7b3c015743211">UART3_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:gaa869b8866c1e0c8d50e7b3c015743211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d9a2c7f219328af46715400cf5c0aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3d9a2c7f219328af46715400cf5c0aad">UART3_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga3d9a2c7f219328af46715400cf5c0aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bac07d074067d758bb66429e5a659fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5bac07d074067d758bb66429e5a659fb">UART3_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga5bac07d074067d758bb66429e5a659fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7988221806f72271591655f5d364f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaab7988221806f72271591655f5d364f8">UART3_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:gaab7988221806f72271591655f5d364f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bd260c65645c4ccc3ec2b7d891d3dc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7bd260c65645c4ccc3ec2b7d891d3dc0">UART3_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga7bd260c65645c4ccc3ec2b7d891d3dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e326f672034062244733f3ecab0b1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8e326f672034062244733f3ecab0b1cd">UART3_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga8e326f672034062244733f3ecab0b1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c515124df943b3c768e292afa3182e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1c515124df943b3c768e292afa3182e8">UART3_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga1c515124df943b3c768e292afa3182e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41858cb78ccc6a8044af472bef3d5975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga41858cb78ccc6a8044af472bef3d5975">UART3_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga41858cb78ccc6a8044af472bef3d5975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b0f6a5d5560f0c17d8dee3120ea526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab5b0f6a5d5560f0c17d8dee3120ea526">UART3_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:gab5b0f6a5d5560f0c17d8dee3120ea526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827c740e1c1614119903b4b56fb723a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga827c740e1c1614119903b4b56fb723a8">UART3_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga827c740e1c1614119903b4b56fb723a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a1591c571b9811ee0dbf0746e7d1c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga93a1591c571b9811ee0dbf0746e7d1c3">UART3_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga93a1591c571b9811ee0dbf0746e7d1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6803654260596378268eb583f42059f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab6803654260596378268eb583f42059f">UART3_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:gab6803654260596378268eb583f42059f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0bd86d1d706655b09ef7ee9ca74442c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa0bd86d1d706655b09ef7ee9ca74442c">UART3_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:gaa0bd86d1d706655b09ef7ee9ca74442c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd1305e42f75c498df1123658bc2ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabcd1305e42f75c498df1123658bc2ca6">UART3_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:gabcd1305e42f75c498df1123658bc2ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88627011fcdf8cc023fcc65029a8489f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga88627011fcdf8cc023fcc65029a8489f">UART3_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga88627011fcdf8cc023fcc65029a8489f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1895f45399c0e74ff1a24e399a03a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6e1895f45399c0e74ff1a24e399a03a1">UART4_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga6e1895f45399c0e74ff1a24e399a03a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108ee7636f46f572dc352580fdddbcc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga108ee7636f46f572dc352580fdddbcc4">UART4_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga108ee7636f46f572dc352580fdddbcc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed13dc91c79d6961be5a95c7fdbb582f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaed13dc91c79d6961be5a95c7fdbb582f">UART4_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:gaed13dc91c79d6961be5a95c7fdbb582f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac914bb2b314e7ca48f65d77ff6941102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac914bb2b314e7ca48f65d77ff6941102">UART4_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:gac914bb2b314e7ca48f65d77ff6941102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac43da197d3c137cc8fe2ad28035701b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac43da197d3c137cc8fe2ad28035701b1">UART4_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:gac43da197d3c137cc8fe2ad28035701b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25d738a5e3f61a78b0085c717a02bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa25d738a5e3f61a78b0085c717a02bf5">UART4_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:gaa25d738a5e3f61a78b0085c717a02bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b5bc1e219d3db1d4b11da8de532d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga59b5bc1e219d3db1d4b11da8de532d39">UART4_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga59b5bc1e219d3db1d4b11da8de532d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga761bb0535071b04935a9584f9a999969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga761bb0535071b04935a9584f9a999969">UART4_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga761bb0535071b04935a9584f9a999969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f0397a8490e7014511c547f5d574f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3f0397a8490e7014511c547f5d574f07">UART4_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga3f0397a8490e7014511c547f5d574f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff222da8caefe5d4a68ee6dac0f3a9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaff222da8caefe5d4a68ee6dac0f3a9ed">UART4_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:gaff222da8caefe5d4a68ee6dac0f3a9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821a9a3e4023e51650d2d33a32555bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga821a9a3e4023e51650d2d33a32555bdd">UART4_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga821a9a3e4023e51650d2d33a32555bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0829e7da8c735cf0be3aec4031292f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5b0829e7da8c735cf0be3aec4031292f">UART4_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga5b0829e7da8c735cf0be3aec4031292f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c65fc1e8a72446e304dd73a920be80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76c65fc1e8a72446e304dd73a920be80">UART4_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga76c65fc1e8a72446e304dd73a920be80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e933aaf73e694dc3e93db6ebe55844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga44e933aaf73e694dc3e93db6ebe55844">UART4_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga44e933aaf73e694dc3e93db6ebe55844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50add4ba2f01df527527dcf2fbb1e06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga50add4ba2f01df527527dcf2fbb1e06b">UART4_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga50add4ba2f01df527527dcf2fbb1e06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a58d360121b6d6e18233afdee8328e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a58d360121b6d6e18233afdee8328e0">UART4_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga0a58d360121b6d6e18233afdee8328e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b907aa0ac04679441c943962cb1d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad2b907aa0ac04679441c943962cb1d09">UART4_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:gad2b907aa0ac04679441c943962cb1d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c83fd41d3b1c455b221e3d15953553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga46c83fd41d3b1c455b221e3d15953553">UART4_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga46c83fd41d3b1c455b221e3d15953553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9ff5b9584448faf59bf36af795ccb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1c9ff5b9584448faf59bf36af795ccb3">UART4_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga1c9ff5b9584448faf59bf36af795ccb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaff0ddb55e2dae0e62601e3d3781084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafaff0ddb55e2dae0e62601e3d3781084">UART4_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:gafaff0ddb55e2dae0e62601e3d3781084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab36a5a5f199eed36d036f52922ec7058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab36a5a5f199eed36d036f52922ec7058">UART4_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:gab36a5a5f199eed36d036f52922ec7058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d9298d8e3b404c384433e2d61bab99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa6d9298d8e3b404c384433e2d61bab99">UART4_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:gaa6d9298d8e3b404c384433e2d61bab99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb9382d2fa810528b91db92de87dc3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb9382d2fa810528b91db92de87dc3b">UART5_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga6cb9382d2fa810528b91db92de87dc3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcb8c1a59a52968e03af768742bc1e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabcb8c1a59a52968e03af768742bc1e15">UART5_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:gabcb8c1a59a52968e03af768742bc1e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab45e4d7b9ba460083b2ed8b691bd54c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaab45e4d7b9ba460083b2ed8b691bd54c">UART5_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:gaab45e4d7b9ba460083b2ed8b691bd54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be0ad94edb4bac01631c5c310097308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5be0ad94edb4bac01631c5c310097308">UART5_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga5be0ad94edb4bac01631c5c310097308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e9b08a121654741b82a19464136f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga34e9b08a121654741b82a19464136f8d">UART5_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga34e9b08a121654741b82a19464136f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae406b67e0e05719fbef97dc66fc90381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae406b67e0e05719fbef97dc66fc90381">UART5_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:gae406b67e0e05719fbef97dc66fc90381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb3c67f89677af276f6449a6ccd6840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaddb3c67f89677af276f6449a6ccd6840">UART5_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:gaddb3c67f89677af276f6449a6ccd6840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cbfff6298747e868b2c1d587688b1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2cbfff6298747e868b2c1d587688b1e8">UART5_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga2cbfff6298747e868b2c1d587688b1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3381e064ff03a91070170280073c4e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3381e064ff03a91070170280073c4e12">UART5_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga3381e064ff03a91070170280073c4e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782ac140f6a90fd45c189d5717101234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga782ac140f6a90fd45c189d5717101234">UART5_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga782ac140f6a90fd45c189d5717101234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc53e94c2edab7ebb52e8b4875a0e3b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc53e94c2edab7ebb52e8b4875a0e3b9">UART5_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:gadc53e94c2edab7ebb52e8b4875a0e3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4b122a57306a0910b63e0c4d3cfbe0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa4b122a57306a0910b63e0c4d3cfbe0a">UART5_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:gaa4b122a57306a0910b63e0c4d3cfbe0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12647f81a3003fbd94c5059cbb2d4384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga12647f81a3003fbd94c5059cbb2d4384">UART5_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga12647f81a3003fbd94c5059cbb2d4384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274493606f937e491a46649d0c85533b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga274493606f937e491a46649d0c85533b">UART5_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga274493606f937e491a46649d0c85533b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934f911b110d350b074af9361d7a15b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga934f911b110d350b074af9361d7a15b0">UART5_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga934f911b110d350b074af9361d7a15b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96a4400ca955cecb82e2691f730828a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf96a4400ca955cecb82e2691f730828a">UART5_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:gaf96a4400ca955cecb82e2691f730828a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeefa6eb18025d241089f22cef12816a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaeefa6eb18025d241089f22cef12816a6">UART5_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:gaeefa6eb18025d241089f22cef12816a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad150f9bd18b6bfad66091d2c30877b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad150f9bd18b6bfad66091d2c30877b3c">UART5_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:gad150f9bd18b6bfad66091d2c30877b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f363bb4b0df38eea17350b01c9701a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga13f363bb4b0df38eea17350b01c9701a">UART5_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga13f363bb4b0df38eea17350b01c9701a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79218a8604525028728879cb322eb0f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga79218a8604525028728879cb322eb0f9">UART5_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga79218a8604525028728879cb322eb0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766ae030b47dba2e59e05f311eb7b5fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga766ae030b47dba2e59e05f311eb7b5fc">UART5_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga766ae030b47dba2e59e05f311eb7b5fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab185e827477a31eb3381683fbf1bd3ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab185e827477a31eb3381683fbf1bd3ab">UART5_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:gab185e827477a31eb3381683fbf1bd3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87a103f3d6a0d05f6b0c909cfeb7a4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;BDH)</td></tr>
<tr class="separator:ga87a103f3d6a0d05f6b0c909cfeb7a4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76a25b51a88219d40b957fed02d5e196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;BDL)</td></tr>
<tr class="separator:ga76a25b51a88219d40b957fed02d5e196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10f9aabe3d0f670422c5342bebc3f3e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C1)</td></tr>
<tr class="separator:ga10f9aabe3d0f670422c5342bebc3f3e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef76a47d3674e17ffcbf0bfb4ac2680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C2)</td></tr>
<tr class="separator:ga3ef76a47d3674e17ffcbf0bfb4ac2680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff0eec7fa7a282423d94fc39f143624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="sha256_8c.html#a59c41bcd16cbf3247d426429c3bf8e08">S1</a>)</td></tr>
<tr class="separator:ga5ff0eec7fa7a282423d94fc39f143624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7d1c8dce2636260ce4ca1c63d622db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;S2)</td></tr>
<tr class="separator:ga0e7d1c8dce2636260ce4ca1c63d622db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a97319347f88dbd676dfa0c5b2bedae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C3)</td></tr>
<tr class="separator:ga9a97319347f88dbd676dfa0c5b2bedae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab320159fa5e0cf0d6526d0bd8ca27c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;D)</td></tr>
<tr class="separator:ga7ab320159fa5e0cf0d6526d0bd8ca27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562badf54617cb122aede8a56bbbddb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MA1)</td></tr>
<tr class="separator:ga562badf54617cb122aede8a56bbbddb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d257c8ddd7eff316cefb8fd1b075a0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MA2)</td></tr>
<tr class="separator:ga1d257c8ddd7eff316cefb8fd1b075a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa13bbde4cda116273e3a2e1bc92bfa43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C4)</td></tr>
<tr class="separator:gaa13bbde4cda116273e3a2e1bc92bfa43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c197f6ef00ae71cfd442f046ed8d00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C5)</td></tr>
<tr class="separator:ga10c197f6ef00ae71cfd442f046ed8d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga746dde7932b502b7a75bcc8100a7c750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ED)</td></tr>
<tr class="separator:ga746dde7932b502b7a75bcc8100a7c750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec51e80282719077408dac4dfc3d0ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MODEM)</td></tr>
<tr class="separator:gaec51e80282719077408dac4dfc3d0ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62976343fb3a729419dedc862e71341f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;IR)</td></tr>
<tr class="separator:ga62976343fb3a729419dedc862e71341f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3d43cb2d3a60682bae6bd0380b5c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PFIFO)</td></tr>
<tr class="separator:ga0a3d43cb2d3a60682bae6bd0380b5c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b3e1791bd0636f6b0476b2031b35e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CFIFO)</td></tr>
<tr class="separator:ga6b3e1791bd0636f6b0476b2031b35e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9944b8403a727f616325aa3cd807c00e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SFIFO)</td></tr>
<tr class="separator:ga9944b8403a727f616325aa3cd807c00e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c8f0b867baf783c1e07ce608fa1dac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TWFIFO)</td></tr>
<tr class="separator:ga0c8f0b867baf783c1e07ce608fa1dac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d597a97bb96581bc97287b6f98e2480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCFIFO)</td></tr>
<tr class="separator:ga5d597a97bb96581bc97287b6f98e2480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae268db11fe8d713c544e24683cb910c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RWFIFO)</td></tr>
<tr class="separator:gae268db11fe8d713c544e24683cb910c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc8c7a97ccfeb54323ebd5f3912a27ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCFIFO)</td></tr>
<tr class="separator:gadc8c7a97ccfeb54323ebd5f3912a27ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62b94b094e8460ec332a7949fcd3fcbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62b94b094e8460ec332a7949fcd3fcbe">UART_C7816_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C7816)</td></tr>
<tr class="separator:ga62b94b094e8460ec332a7949fcd3fcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e43b652c9487967ee9a68a6647bc0bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8e43b652c9487967ee9a68a6647bc0bc">UART_IE7816_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;IE7816)</td></tr>
<tr class="separator:ga8e43b652c9487967ee9a68a6647bc0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884824f5edc47220e140143df9e5f055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga884824f5edc47220e140143df9e5f055">UART_IS7816_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;IS7816)</td></tr>
<tr class="separator:ga884824f5edc47220e140143df9e5f055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ce4d3dc0212a912c19407409bf7c86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga97ce4d3dc0212a912c19407409bf7c86">UART_WP7816T0_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WP7816T0)</td></tr>
<tr class="separator:ga97ce4d3dc0212a912c19407409bf7c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2347fc1eb0a78f54ad7832c3bf294be0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2347fc1eb0a78f54ad7832c3bf294be0">UART_WP7816T1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WP7816T1)</td></tr>
<tr class="separator:ga2347fc1eb0a78f54ad7832c3bf294be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd67cec72a6d396f76a90cdbc3a3da41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabd67cec72a6d396f76a90cdbc3a3da41">UART_WN7816_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WN7816)</td></tr>
<tr class="separator:gabd67cec72a6d396f76a90cdbc3a3da41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf842f91d9419613faa85e85569a7bf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf842f91d9419613faa85e85569a7bf0d">UART_WF7816_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WF7816)</td></tr>
<tr class="separator:gaf842f91d9419613faa85e85569a7bf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefdf97fb53ef91d91e7eba96bc455ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaefdf97fb53ef91d91e7eba96bc455ba9">UART_ET7816_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ET7816)</td></tr>
<tr class="separator:gaefdf97fb53ef91d91e7eba96bc455ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16dd72699996ee468e67fc1d69b4df0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga16dd72699996ee468e67fc1d69b4df0a">UART_TL7816_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TL7816)</td></tr>
<tr class="separator:ga16dd72699996ee468e67fc1d69b4df0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f086bea96574c5a4b90ff7ce1a99256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0f086bea96574c5a4b90ff7ce1a99256">UART0_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga0f086bea96574c5a4b90ff7ce1a99256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ffbaeca152984beb3cbd1edaf94ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga12ffbaeca152984beb3cbd1edaf94ee2">UART0_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga12ffbaeca152984beb3cbd1edaf94ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74d107fda097e4ca0559efe5ab105cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga74d107fda097e4ca0559efe5ab105cbf">UART0_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga74d107fda097e4ca0559efe5ab105cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa96db8ca05ad8075993439b98fc41e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa96db8ca05ad8075993439b98fc41e04">UART0_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gaa96db8ca05ad8075993439b98fc41e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36c55a027dd65bed765a4620326c669b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga36c55a027dd65bed765a4620326c669b">UART0_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga36c55a027dd65bed765a4620326c669b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86da7584b44d3ee391fa4dd012bc0eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga86da7584b44d3ee391fa4dd012bc0eeb">UART0_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga86da7584b44d3ee391fa4dd012bc0eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9f4285d3471fb4833ff6cf1131b438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c9f4285d3471fb4833ff6cf1131b438">UART0_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga3c9f4285d3471fb4833ff6cf1131b438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dea5280025ba01ef69f0fa6a6505cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2dea5280025ba01ef69f0fa6a6505cf1">UART0_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga2dea5280025ba01ef69f0fa6a6505cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed5f65c9f9d7626053f21aa9f4a5b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1ed5f65c9f9d7626053f21aa9f4a5b1f">UART0_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga1ed5f65c9f9d7626053f21aa9f4a5b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28e0bdbb01cd6891123e351772bcf41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa28e0bdbb01cd6891123e351772bcf41">UART0_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gaa28e0bdbb01cd6891123e351772bcf41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872dbf2a778697ea6e01a2d8a8b08869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga872dbf2a778697ea6e01a2d8a8b08869">UART0_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga872dbf2a778697ea6e01a2d8a8b08869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f548f83ee16efb6cdd0cd5c37ebed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga68f548f83ee16efb6cdd0cd5c37ebed3">UART0_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga68f548f83ee16efb6cdd0cd5c37ebed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d31329daca023bdfa18ddbf716ea2d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d31329daca023bdfa18ddbf716ea2d8">UART0_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga1d31329daca023bdfa18ddbf716ea2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab56907900b83cae8e16630c9b53d4d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab56907900b83cae8e16630c9b53d4d53">UART0_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gab56907900b83cae8e16630c9b53d4d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c30e0f416809d923a4acde1e3cf320c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8c30e0f416809d923a4acde1e3cf320c">UART0_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga8c30e0f416809d923a4acde1e3cf320c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835cbe8fa2438d8d480b4668fdec81ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga835cbe8fa2438d8d480b4668fdec81ed">UART0_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga835cbe8fa2438d8d480b4668fdec81ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b185677cfda35bb5c2d9929fac2b0c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8b185677cfda35bb5c2d9929fac2b0c6">UART0_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga8b185677cfda35bb5c2d9929fac2b0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac214d33387ecfd228f8fd8f450d20beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac214d33387ecfd228f8fd8f450d20beb">UART0_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gac214d33387ecfd228f8fd8f450d20beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ef322db93980a6167619ab50266b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga22ef322db93980a6167619ab50266b2a">UART0_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga22ef322db93980a6167619ab50266b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1dea54118afe63f88acc0fc4b45d30a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa1dea54118afe63f88acc0fc4b45d30a">UART0_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gaa1dea54118afe63f88acc0fc4b45d30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3d64ad43d72709b4293a9bdecf70d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaae3d64ad43d72709b4293a9bdecf70d2">UART0_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gaae3d64ad43d72709b4293a9bdecf70d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe590341e6207d2fb32f2676f27e5aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabe590341e6207d2fb32f2676f27e5aa2">UART0_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gabe590341e6207d2fb32f2676f27e5aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4457ba7f534d8fbe2af86462fe47ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4457ba7f534d8fbe2af86462fe47ead">UART0_C7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62b94b094e8460ec332a7949fcd3fcbe">UART_C7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gae4457ba7f534d8fbe2af86462fe47ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c574540438e8fbde7f5cd15b769a26b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9c574540438e8fbde7f5cd15b769a26b">UART0_IE7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8e43b652c9487967ee9a68a6647bc0bc">UART_IE7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga9c574540438e8fbde7f5cd15b769a26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172a0f152249a9343a0b926e2db50c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga172a0f152249a9343a0b926e2db50c14">UART0_IS7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga884824f5edc47220e140143df9e5f055">UART_IS7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga172a0f152249a9343a0b926e2db50c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40d003e55ce610c8e3d54a01d1f034a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae40d003e55ce610c8e3d54a01d1f034a">UART0_WP7816T0</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga97ce4d3dc0212a912c19407409bf7c86">UART_WP7816T0_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gae40d003e55ce610c8e3d54a01d1f034a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972796136dccc81184d7b7840db5dfc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga972796136dccc81184d7b7840db5dfc3">UART0_WP7816T1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2347fc1eb0a78f54ad7832c3bf294be0">UART_WP7816T1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga972796136dccc81184d7b7840db5dfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076b41489eb41b58c9223b47025ab571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga076b41489eb41b58c9223b47025ab571">UART0_WN7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabd67cec72a6d396f76a90cdbc3a3da41">UART_WN7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga076b41489eb41b58c9223b47025ab571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1678af59afd4e7ada94a6f9a4c1219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1f1678af59afd4e7ada94a6f9a4c1219">UART0_WF7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf842f91d9419613faa85e85569a7bf0d">UART_WF7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga1f1678af59afd4e7ada94a6f9a4c1219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102073e04fc50eb8630e872fde79057b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga102073e04fc50eb8630e872fde79057b">UART0_ET7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaefdf97fb53ef91d91e7eba96bc455ba9">UART_ET7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga102073e04fc50eb8630e872fde79057b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813072777f5a1c29a9195a9401724fe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga813072777f5a1c29a9195a9401724fe7">UART0_TL7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga16dd72699996ee468e67fc1d69b4df0a">UART_TL7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga813072777f5a1c29a9195a9401724fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95dfcbfc36021f99e8798340dcc61aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf95dfcbfc36021f99e8798340dcc61aa">UART1_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gaf95dfcbfc36021f99e8798340dcc61aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8924d1fd89b33ae7d25b0727dab5c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae8924d1fd89b33ae7d25b0727dab5c47">UART1_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gae8924d1fd89b33ae7d25b0727dab5c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabfc6382968ea7dd6bb14f7098f28fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabfc6382968ea7dd6bb14f7098f28fd9">UART1_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gaabfc6382968ea7dd6bb14f7098f28fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a7e807f7a30d603f1a5e680ed2dba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga96a7e807f7a30d603f1a5e680ed2dba3">UART1_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga96a7e807f7a30d603f1a5e680ed2dba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae890a65a8aad54887a4d9a23096319bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae890a65a8aad54887a4d9a23096319bf">UART1_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gae890a65a8aad54887a4d9a23096319bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a58c6b3cb400b875722a32bc5f15388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8a58c6b3cb400b875722a32bc5f15388">UART1_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga8a58c6b3cb400b875722a32bc5f15388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga122a5c5271b92663c9a7e922ad8c43c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga122a5c5271b92663c9a7e922ad8c43c7">UART1_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga122a5c5271b92663c9a7e922ad8c43c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf408be28f737716d8e617f2b5c26e6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf408be28f737716d8e617f2b5c26e6c3">UART1_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gaf408be28f737716d8e617f2b5c26e6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9cf46f6d9319a701b5f00278aabbfc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad9cf46f6d9319a701b5f00278aabbfc9">UART1_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gad9cf46f6d9319a701b5f00278aabbfc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f58da949ddbc815f984a38c0bab43f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad5f58da949ddbc815f984a38c0bab43f">UART1_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gad5f58da949ddbc815f984a38c0bab43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc8d2e84868bd7a68c4d2cf82bb4048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafdc8d2e84868bd7a68c4d2cf82bb4048">UART1_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gafdc8d2e84868bd7a68c4d2cf82bb4048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f86d69bcbf607b6a7cdfef7540329bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga4f86d69bcbf607b6a7cdfef7540329bc">UART1_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga4f86d69bcbf607b6a7cdfef7540329bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44df566b41f79b8919f4763c81cf84df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga44df566b41f79b8919f4763c81cf84df">UART1_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga44df566b41f79b8919f4763c81cf84df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c77b49ff0a0d7616aa1887226ac6085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7c77b49ff0a0d7616aa1887226ac6085">UART1_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga7c77b49ff0a0d7616aa1887226ac6085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1ec5a26e8deb03206e64e4c2547d310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1ec5a26e8deb03206e64e4c2547d310">UART1_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gaf1ec5a26e8deb03206e64e4c2547d310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8034238adc3618b1d6db0873108cd2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8034238adc3618b1d6db0873108cd2e5">UART1_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga8034238adc3618b1d6db0873108cd2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a7f724cebd08fb66d3a1dbc2216815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a7f724cebd08fb66d3a1dbc2216815">UART1_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gae4a7f724cebd08fb66d3a1dbc2216815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1ad968855e737920ac397b6a764e84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7a1ad968855e737920ac397b6a764e84">UART1_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga7a1ad968855e737920ac397b6a764e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e9bf1675c1b63e5c227007b8012c6c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8e9bf1675c1b63e5c227007b8012c6c7">UART1_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga8e9bf1675c1b63e5c227007b8012c6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9afb09bc9d07d509840d5bfd81b2952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf9afb09bc9d07d509840d5bfd81b2952">UART1_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gaf9afb09bc9d07d509840d5bfd81b2952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40fc89a9185d0fc02195761abd0c3aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga40fc89a9185d0fc02195761abd0c3aea">UART1_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga40fc89a9185d0fc02195761abd0c3aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c3dac348d8f75660422f091626d51af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5c3dac348d8f75660422f091626d51af">UART1_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga5c3dac348d8f75660422f091626d51af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c00e22f1f8faa36d637551b11a82e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab6c00e22f1f8faa36d637551b11a82e4">UART2_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gab6c00e22f1f8faa36d637551b11a82e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a21b73e6a1d4c1824af29a15aab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac8a6a21b73e6a1d4c1824af29a15aab8">UART2_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gac8a6a21b73e6a1d4c1824af29a15aab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c1f144374690a8931e07f23e8a9a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab3c1f144374690a8931e07f23e8a9a47">UART2_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gab3c1f144374690a8931e07f23e8a9a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099a231ebee7a26f12764a9fdc9f0e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga099a231ebee7a26f12764a9fdc9f0e2c">UART2_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga099a231ebee7a26f12764a9fdc9f0e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72d529c07a52334fce106564ba9aa54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad72d529c07a52334fce106564ba9aa54">UART2_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gad72d529c07a52334fce106564ba9aa54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4831e8d28f59a12390b6e915c466d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7d4831e8d28f59a12390b6e915c466d8">UART2_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga7d4831e8d28f59a12390b6e915c466d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf40e8391c305a9cfbd4a00ba732c5c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabf40e8391c305a9cfbd4a00ba732c5c8">UART2_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gabf40e8391c305a9cfbd4a00ba732c5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92cfdefa4bbd5e6aceaad280e911b76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga92cfdefa4bbd5e6aceaad280e911b76b">UART2_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga92cfdefa4bbd5e6aceaad280e911b76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a734c834e817b841be48a974d1dbe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab3a734c834e817b841be48a974d1dbe9">UART2_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gab3a734c834e817b841be48a974d1dbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa787a62a5d31ca4e4d40bf7dd2f65ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa787a62a5d31ca4e4d40bf7dd2f65ba9">UART2_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gaa787a62a5d31ca4e4d40bf7dd2f65ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae087e956683e43bc1a108d3a71bd2c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae087e956683e43bc1a108d3a71bd2c5c">UART2_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gae087e956683e43bc1a108d3a71bd2c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4703025b3523205ddc5dc435b815fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafe4703025b3523205ddc5dc435b815fc">UART2_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gafe4703025b3523205ddc5dc435b815fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4341060a54353a9f41c7ffa2987bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaff4341060a54353a9f41c7ffa2987bd3">UART2_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gaff4341060a54353a9f41c7ffa2987bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234f4484c507ceb57ea9c77382292d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga234f4484c507ceb57ea9c77382292d7c">UART2_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga234f4484c507ceb57ea9c77382292d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e1813094141bc5c0908c13833c4637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09e1813094141bc5c0908c13833c4637">UART2_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga09e1813094141bc5c0908c13833c4637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76fd1cdb71680c81ff57f8a1465c610b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76fd1cdb71680c81ff57f8a1465c610b">UART2_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga76fd1cdb71680c81ff57f8a1465c610b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5f2c4f93dd272ebc190de4e49b90e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2a5f2c4f93dd272ebc190de4e49b90e3">UART2_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga2a5f2c4f93dd272ebc190de4e49b90e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb0f203b6d58477837d82843bd31800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafcb0f203b6d58477837d82843bd31800">UART2_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gafcb0f203b6d58477837d82843bd31800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fb8004b79129d889db891c50a48f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga96fb8004b79129d889db891c50a48f34">UART2_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga96fb8004b79129d889db891c50a48f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdabbf48ed28d4b320f8fd5f65337df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabdabbf48ed28d4b320f8fd5f65337df6">UART2_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gabdabbf48ed28d4b320f8fd5f65337df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcf17d9fc0d35a9d5399ff535f811af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6bcf17d9fc0d35a9d5399ff535f811af">UART2_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga6bcf17d9fc0d35a9d5399ff535f811af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b7c994fc7aabd20b1d1c7ecc0f0c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga79b7c994fc7aabd20b1d1c7ecc0f0c08">UART2_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga79b7c994fc7aabd20b1d1c7ecc0f0c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4018621498d73eda3737c536d8fcb15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa4018621498d73eda3737c536d8fcb15">UART3_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:gaa4018621498d73eda3737c536d8fcb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed4e5a52ae06e9f1b930abb36c6f1ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaed4e5a52ae06e9f1b930abb36c6f1ab6">UART3_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:gaed4e5a52ae06e9f1b930abb36c6f1ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga644704711bfa9f660c5fb93b56e557fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga644704711bfa9f660c5fb93b56e557fe">UART3_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga644704711bfa9f660c5fb93b56e557fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a9cb9f152d161f03715af160dd4af18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6a9cb9f152d161f03715af160dd4af18">UART3_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga6a9cb9f152d161f03715af160dd4af18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d9319444cc9653040062bd6783ded3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab4d9319444cc9653040062bd6783ded3">UART3_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:gab4d9319444cc9653040062bd6783ded3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa514a1d57101b5a17c4f1e9df0c8d8a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa514a1d57101b5a17c4f1e9df0c8d8a7">UART3_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:gaa514a1d57101b5a17c4f1e9df0c8d8a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81432d12a137251481983e1dd801300e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga81432d12a137251481983e1dd801300e">UART3_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga81432d12a137251481983e1dd801300e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa869b8866c1e0c8d50e7b3c015743211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa869b8866c1e0c8d50e7b3c015743211">UART3_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:gaa869b8866c1e0c8d50e7b3c015743211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d9a2c7f219328af46715400cf5c0aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3d9a2c7f219328af46715400cf5c0aad">UART3_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga3d9a2c7f219328af46715400cf5c0aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bac07d074067d758bb66429e5a659fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5bac07d074067d758bb66429e5a659fb">UART3_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga5bac07d074067d758bb66429e5a659fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7988221806f72271591655f5d364f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaab7988221806f72271591655f5d364f8">UART3_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:gaab7988221806f72271591655f5d364f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bd260c65645c4ccc3ec2b7d891d3dc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7bd260c65645c4ccc3ec2b7d891d3dc0">UART3_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga7bd260c65645c4ccc3ec2b7d891d3dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e326f672034062244733f3ecab0b1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8e326f672034062244733f3ecab0b1cd">UART3_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga8e326f672034062244733f3ecab0b1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c515124df943b3c768e292afa3182e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1c515124df943b3c768e292afa3182e8">UART3_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga1c515124df943b3c768e292afa3182e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41858cb78ccc6a8044af472bef3d5975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga41858cb78ccc6a8044af472bef3d5975">UART3_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga41858cb78ccc6a8044af472bef3d5975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b0f6a5d5560f0c17d8dee3120ea526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab5b0f6a5d5560f0c17d8dee3120ea526">UART3_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:gab5b0f6a5d5560f0c17d8dee3120ea526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827c740e1c1614119903b4b56fb723a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga827c740e1c1614119903b4b56fb723a8">UART3_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga827c740e1c1614119903b4b56fb723a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a1591c571b9811ee0dbf0746e7d1c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga93a1591c571b9811ee0dbf0746e7d1c3">UART3_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga93a1591c571b9811ee0dbf0746e7d1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6803654260596378268eb583f42059f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab6803654260596378268eb583f42059f">UART3_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:gab6803654260596378268eb583f42059f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0bd86d1d706655b09ef7ee9ca74442c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa0bd86d1d706655b09ef7ee9ca74442c">UART3_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:gaa0bd86d1d706655b09ef7ee9ca74442c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd1305e42f75c498df1123658bc2ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabcd1305e42f75c498df1123658bc2ca6">UART3_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:gabcd1305e42f75c498df1123658bc2ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88627011fcdf8cc023fcc65029a8489f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga88627011fcdf8cc023fcc65029a8489f">UART3_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:ga88627011fcdf8cc023fcc65029a8489f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1895f45399c0e74ff1a24e399a03a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6e1895f45399c0e74ff1a24e399a03a1">UART4_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga6e1895f45399c0e74ff1a24e399a03a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108ee7636f46f572dc352580fdddbcc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga108ee7636f46f572dc352580fdddbcc4">UART4_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga108ee7636f46f572dc352580fdddbcc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed13dc91c79d6961be5a95c7fdbb582f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaed13dc91c79d6961be5a95c7fdbb582f">UART4_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:gaed13dc91c79d6961be5a95c7fdbb582f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac914bb2b314e7ca48f65d77ff6941102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac914bb2b314e7ca48f65d77ff6941102">UART4_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:gac914bb2b314e7ca48f65d77ff6941102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac43da197d3c137cc8fe2ad28035701b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac43da197d3c137cc8fe2ad28035701b1">UART4_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:gac43da197d3c137cc8fe2ad28035701b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25d738a5e3f61a78b0085c717a02bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa25d738a5e3f61a78b0085c717a02bf5">UART4_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:gaa25d738a5e3f61a78b0085c717a02bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b5bc1e219d3db1d4b11da8de532d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga59b5bc1e219d3db1d4b11da8de532d39">UART4_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga59b5bc1e219d3db1d4b11da8de532d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga761bb0535071b04935a9584f9a999969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga761bb0535071b04935a9584f9a999969">UART4_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga761bb0535071b04935a9584f9a999969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f0397a8490e7014511c547f5d574f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3f0397a8490e7014511c547f5d574f07">UART4_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga3f0397a8490e7014511c547f5d574f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff222da8caefe5d4a68ee6dac0f3a9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaff222da8caefe5d4a68ee6dac0f3a9ed">UART4_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:gaff222da8caefe5d4a68ee6dac0f3a9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821a9a3e4023e51650d2d33a32555bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga821a9a3e4023e51650d2d33a32555bdd">UART4_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga821a9a3e4023e51650d2d33a32555bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0829e7da8c735cf0be3aec4031292f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5b0829e7da8c735cf0be3aec4031292f">UART4_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga5b0829e7da8c735cf0be3aec4031292f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c65fc1e8a72446e304dd73a920be80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76c65fc1e8a72446e304dd73a920be80">UART4_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga76c65fc1e8a72446e304dd73a920be80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e933aaf73e694dc3e93db6ebe55844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga44e933aaf73e694dc3e93db6ebe55844">UART4_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga44e933aaf73e694dc3e93db6ebe55844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50add4ba2f01df527527dcf2fbb1e06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga50add4ba2f01df527527dcf2fbb1e06b">UART4_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga50add4ba2f01df527527dcf2fbb1e06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a58d360121b6d6e18233afdee8328e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a58d360121b6d6e18233afdee8328e0">UART4_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga0a58d360121b6d6e18233afdee8328e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b907aa0ac04679441c943962cb1d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad2b907aa0ac04679441c943962cb1d09">UART4_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:gad2b907aa0ac04679441c943962cb1d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c83fd41d3b1c455b221e3d15953553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga46c83fd41d3b1c455b221e3d15953553">UART4_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga46c83fd41d3b1c455b221e3d15953553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9ff5b9584448faf59bf36af795ccb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1c9ff5b9584448faf59bf36af795ccb3">UART4_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga1c9ff5b9584448faf59bf36af795ccb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaff0ddb55e2dae0e62601e3d3781084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafaff0ddb55e2dae0e62601e3d3781084">UART4_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:gafaff0ddb55e2dae0e62601e3d3781084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab36a5a5f199eed36d036f52922ec7058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab36a5a5f199eed36d036f52922ec7058">UART4_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:gab36a5a5f199eed36d036f52922ec7058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d9298d8e3b404c384433e2d61bab99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa6d9298d8e3b404c384433e2d61bab99">UART4_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:gaa6d9298d8e3b404c384433e2d61bab99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb9382d2fa810528b91db92de87dc3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb9382d2fa810528b91db92de87dc3b">UART5_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga6cb9382d2fa810528b91db92de87dc3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcb8c1a59a52968e03af768742bc1e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabcb8c1a59a52968e03af768742bc1e15">UART5_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:gabcb8c1a59a52968e03af768742bc1e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab45e4d7b9ba460083b2ed8b691bd54c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaab45e4d7b9ba460083b2ed8b691bd54c">UART5_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:gaab45e4d7b9ba460083b2ed8b691bd54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be0ad94edb4bac01631c5c310097308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5be0ad94edb4bac01631c5c310097308">UART5_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga5be0ad94edb4bac01631c5c310097308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e9b08a121654741b82a19464136f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga34e9b08a121654741b82a19464136f8d">UART5_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga34e9b08a121654741b82a19464136f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae406b67e0e05719fbef97dc66fc90381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae406b67e0e05719fbef97dc66fc90381">UART5_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:gae406b67e0e05719fbef97dc66fc90381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb3c67f89677af276f6449a6ccd6840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaddb3c67f89677af276f6449a6ccd6840">UART5_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:gaddb3c67f89677af276f6449a6ccd6840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cbfff6298747e868b2c1d587688b1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2cbfff6298747e868b2c1d587688b1e8">UART5_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga2cbfff6298747e868b2c1d587688b1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3381e064ff03a91070170280073c4e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3381e064ff03a91070170280073c4e12">UART5_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga3381e064ff03a91070170280073c4e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782ac140f6a90fd45c189d5717101234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga782ac140f6a90fd45c189d5717101234">UART5_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga782ac140f6a90fd45c189d5717101234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc53e94c2edab7ebb52e8b4875a0e3b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc53e94c2edab7ebb52e8b4875a0e3b9">UART5_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:gadc53e94c2edab7ebb52e8b4875a0e3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4b122a57306a0910b63e0c4d3cfbe0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa4b122a57306a0910b63e0c4d3cfbe0a">UART5_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:gaa4b122a57306a0910b63e0c4d3cfbe0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12647f81a3003fbd94c5059cbb2d4384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga12647f81a3003fbd94c5059cbb2d4384">UART5_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga12647f81a3003fbd94c5059cbb2d4384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274493606f937e491a46649d0c85533b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga274493606f937e491a46649d0c85533b">UART5_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga274493606f937e491a46649d0c85533b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934f911b110d350b074af9361d7a15b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga934f911b110d350b074af9361d7a15b0">UART5_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga934f911b110d350b074af9361d7a15b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96a4400ca955cecb82e2691f730828a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf96a4400ca955cecb82e2691f730828a">UART5_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:gaf96a4400ca955cecb82e2691f730828a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeefa6eb18025d241089f22cef12816a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaeefa6eb18025d241089f22cef12816a6">UART5_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:gaeefa6eb18025d241089f22cef12816a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad150f9bd18b6bfad66091d2c30877b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad150f9bd18b6bfad66091d2c30877b3c">UART5_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:gad150f9bd18b6bfad66091d2c30877b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f363bb4b0df38eea17350b01c9701a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga13f363bb4b0df38eea17350b01c9701a">UART5_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga13f363bb4b0df38eea17350b01c9701a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79218a8604525028728879cb322eb0f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga79218a8604525028728879cb322eb0f9">UART5_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga79218a8604525028728879cb322eb0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766ae030b47dba2e59e05f311eb7b5fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga766ae030b47dba2e59e05f311eb7b5fc">UART5_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:ga766ae030b47dba2e59e05f311eb7b5fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab185e827477a31eb3381683fbf1bd3ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab185e827477a31eb3381683fbf1bd3ab">UART5_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:gab185e827477a31eb3381683fbf1bd3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87a103f3d6a0d05f6b0c909cfeb7a4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;BDH)</td></tr>
<tr class="separator:ga87a103f3d6a0d05f6b0c909cfeb7a4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76a25b51a88219d40b957fed02d5e196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;BDL)</td></tr>
<tr class="separator:ga76a25b51a88219d40b957fed02d5e196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10f9aabe3d0f670422c5342bebc3f3e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C1)</td></tr>
<tr class="separator:ga10f9aabe3d0f670422c5342bebc3f3e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef76a47d3674e17ffcbf0bfb4ac2680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C2)</td></tr>
<tr class="separator:ga3ef76a47d3674e17ffcbf0bfb4ac2680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff0eec7fa7a282423d94fc39f143624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="sha256_8c.html#a59c41bcd16cbf3247d426429c3bf8e08">S1</a>)</td></tr>
<tr class="separator:ga5ff0eec7fa7a282423d94fc39f143624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7d1c8dce2636260ce4ca1c63d622db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;S2)</td></tr>
<tr class="separator:ga0e7d1c8dce2636260ce4ca1c63d622db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a97319347f88dbd676dfa0c5b2bedae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C3)</td></tr>
<tr class="separator:ga9a97319347f88dbd676dfa0c5b2bedae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab320159fa5e0cf0d6526d0bd8ca27c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;D)</td></tr>
<tr class="separator:ga7ab320159fa5e0cf0d6526d0bd8ca27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562badf54617cb122aede8a56bbbddb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MA1)</td></tr>
<tr class="separator:ga562badf54617cb122aede8a56bbbddb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d257c8ddd7eff316cefb8fd1b075a0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MA2)</td></tr>
<tr class="separator:ga1d257c8ddd7eff316cefb8fd1b075a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa13bbde4cda116273e3a2e1bc92bfa43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C4)</td></tr>
<tr class="separator:gaa13bbde4cda116273e3a2e1bc92bfa43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c197f6ef00ae71cfd442f046ed8d00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C5)</td></tr>
<tr class="separator:ga10c197f6ef00ae71cfd442f046ed8d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga746dde7932b502b7a75bcc8100a7c750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ED)</td></tr>
<tr class="separator:ga746dde7932b502b7a75bcc8100a7c750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec51e80282719077408dac4dfc3d0ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MODEM)</td></tr>
<tr class="separator:gaec51e80282719077408dac4dfc3d0ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62976343fb3a729419dedc862e71341f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;IR)</td></tr>
<tr class="separator:ga62976343fb3a729419dedc862e71341f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3d43cb2d3a60682bae6bd0380b5c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PFIFO)</td></tr>
<tr class="separator:ga0a3d43cb2d3a60682bae6bd0380b5c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b3e1791bd0636f6b0476b2031b35e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CFIFO)</td></tr>
<tr class="separator:ga6b3e1791bd0636f6b0476b2031b35e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9944b8403a727f616325aa3cd807c00e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SFIFO)</td></tr>
<tr class="separator:ga9944b8403a727f616325aa3cd807c00e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c8f0b867baf783c1e07ce608fa1dac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TWFIFO)</td></tr>
<tr class="separator:ga0c8f0b867baf783c1e07ce608fa1dac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d597a97bb96581bc97287b6f98e2480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCFIFO)</td></tr>
<tr class="separator:ga5d597a97bb96581bc97287b6f98e2480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae268db11fe8d713c544e24683cb910c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RWFIFO)</td></tr>
<tr class="separator:gae268db11fe8d713c544e24683cb910c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc8c7a97ccfeb54323ebd5f3912a27ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCFIFO)</td></tr>
<tr class="separator:gadc8c7a97ccfeb54323ebd5f3912a27ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62b94b094e8460ec332a7949fcd3fcbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62b94b094e8460ec332a7949fcd3fcbe">UART_C7816_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C7816)</td></tr>
<tr class="separator:ga62b94b094e8460ec332a7949fcd3fcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e43b652c9487967ee9a68a6647bc0bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8e43b652c9487967ee9a68a6647bc0bc">UART_IE7816_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;IE7816)</td></tr>
<tr class="separator:ga8e43b652c9487967ee9a68a6647bc0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884824f5edc47220e140143df9e5f055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga884824f5edc47220e140143df9e5f055">UART_IS7816_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;IS7816)</td></tr>
<tr class="separator:ga884824f5edc47220e140143df9e5f055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ce4d3dc0212a912c19407409bf7c86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga97ce4d3dc0212a912c19407409bf7c86">UART_WP7816T0_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WP7816T0)</td></tr>
<tr class="separator:ga97ce4d3dc0212a912c19407409bf7c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2347fc1eb0a78f54ad7832c3bf294be0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2347fc1eb0a78f54ad7832c3bf294be0">UART_WP7816T1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WP7816T1)</td></tr>
<tr class="separator:ga2347fc1eb0a78f54ad7832c3bf294be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd67cec72a6d396f76a90cdbc3a3da41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabd67cec72a6d396f76a90cdbc3a3da41">UART_WN7816_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WN7816)</td></tr>
<tr class="separator:gabd67cec72a6d396f76a90cdbc3a3da41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf842f91d9419613faa85e85569a7bf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf842f91d9419613faa85e85569a7bf0d">UART_WF7816_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WF7816)</td></tr>
<tr class="separator:gaf842f91d9419613faa85e85569a7bf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefdf97fb53ef91d91e7eba96bc455ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaefdf97fb53ef91d91e7eba96bc455ba9">UART_ET7816_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ET7816)</td></tr>
<tr class="separator:gaefdf97fb53ef91d91e7eba96bc455ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16dd72699996ee468e67fc1d69b4df0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga16dd72699996ee468e67fc1d69b4df0a">UART_TL7816_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TL7816)</td></tr>
<tr class="separator:ga16dd72699996ee468e67fc1d69b4df0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f086bea96574c5a4b90ff7ce1a99256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0f086bea96574c5a4b90ff7ce1a99256">UART0_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga0f086bea96574c5a4b90ff7ce1a99256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ffbaeca152984beb3cbd1edaf94ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga12ffbaeca152984beb3cbd1edaf94ee2">UART0_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga12ffbaeca152984beb3cbd1edaf94ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74d107fda097e4ca0559efe5ab105cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga74d107fda097e4ca0559efe5ab105cbf">UART0_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga74d107fda097e4ca0559efe5ab105cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa96db8ca05ad8075993439b98fc41e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa96db8ca05ad8075993439b98fc41e04">UART0_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gaa96db8ca05ad8075993439b98fc41e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36c55a027dd65bed765a4620326c669b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga36c55a027dd65bed765a4620326c669b">UART0_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga36c55a027dd65bed765a4620326c669b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86da7584b44d3ee391fa4dd012bc0eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga86da7584b44d3ee391fa4dd012bc0eeb">UART0_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga86da7584b44d3ee391fa4dd012bc0eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9f4285d3471fb4833ff6cf1131b438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c9f4285d3471fb4833ff6cf1131b438">UART0_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga3c9f4285d3471fb4833ff6cf1131b438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dea5280025ba01ef69f0fa6a6505cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2dea5280025ba01ef69f0fa6a6505cf1">UART0_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga2dea5280025ba01ef69f0fa6a6505cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed5f65c9f9d7626053f21aa9f4a5b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1ed5f65c9f9d7626053f21aa9f4a5b1f">UART0_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga1ed5f65c9f9d7626053f21aa9f4a5b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28e0bdbb01cd6891123e351772bcf41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa28e0bdbb01cd6891123e351772bcf41">UART0_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gaa28e0bdbb01cd6891123e351772bcf41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872dbf2a778697ea6e01a2d8a8b08869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga872dbf2a778697ea6e01a2d8a8b08869">UART0_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga872dbf2a778697ea6e01a2d8a8b08869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f548f83ee16efb6cdd0cd5c37ebed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga68f548f83ee16efb6cdd0cd5c37ebed3">UART0_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga68f548f83ee16efb6cdd0cd5c37ebed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d31329daca023bdfa18ddbf716ea2d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d31329daca023bdfa18ddbf716ea2d8">UART0_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga1d31329daca023bdfa18ddbf716ea2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab56907900b83cae8e16630c9b53d4d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab56907900b83cae8e16630c9b53d4d53">UART0_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gab56907900b83cae8e16630c9b53d4d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c30e0f416809d923a4acde1e3cf320c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8c30e0f416809d923a4acde1e3cf320c">UART0_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga8c30e0f416809d923a4acde1e3cf320c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835cbe8fa2438d8d480b4668fdec81ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga835cbe8fa2438d8d480b4668fdec81ed">UART0_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga835cbe8fa2438d8d480b4668fdec81ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b185677cfda35bb5c2d9929fac2b0c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8b185677cfda35bb5c2d9929fac2b0c6">UART0_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga8b185677cfda35bb5c2d9929fac2b0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac214d33387ecfd228f8fd8f450d20beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac214d33387ecfd228f8fd8f450d20beb">UART0_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gac214d33387ecfd228f8fd8f450d20beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ef322db93980a6167619ab50266b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga22ef322db93980a6167619ab50266b2a">UART0_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga22ef322db93980a6167619ab50266b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1dea54118afe63f88acc0fc4b45d30a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa1dea54118afe63f88acc0fc4b45d30a">UART0_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gaa1dea54118afe63f88acc0fc4b45d30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3d64ad43d72709b4293a9bdecf70d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaae3d64ad43d72709b4293a9bdecf70d2">UART0_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gaae3d64ad43d72709b4293a9bdecf70d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe590341e6207d2fb32f2676f27e5aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabe590341e6207d2fb32f2676f27e5aa2">UART0_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gabe590341e6207d2fb32f2676f27e5aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4457ba7f534d8fbe2af86462fe47ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4457ba7f534d8fbe2af86462fe47ead">UART0_C7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62b94b094e8460ec332a7949fcd3fcbe">UART_C7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gae4457ba7f534d8fbe2af86462fe47ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c574540438e8fbde7f5cd15b769a26b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9c574540438e8fbde7f5cd15b769a26b">UART0_IE7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8e43b652c9487967ee9a68a6647bc0bc">UART_IE7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga9c574540438e8fbde7f5cd15b769a26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172a0f152249a9343a0b926e2db50c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga172a0f152249a9343a0b926e2db50c14">UART0_IS7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga884824f5edc47220e140143df9e5f055">UART_IS7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga172a0f152249a9343a0b926e2db50c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40d003e55ce610c8e3d54a01d1f034a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae40d003e55ce610c8e3d54a01d1f034a">UART0_WP7816T0</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga97ce4d3dc0212a912c19407409bf7c86">UART_WP7816T0_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:gae40d003e55ce610c8e3d54a01d1f034a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972796136dccc81184d7b7840db5dfc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga972796136dccc81184d7b7840db5dfc3">UART0_WP7816T1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2347fc1eb0a78f54ad7832c3bf294be0">UART_WP7816T1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga972796136dccc81184d7b7840db5dfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076b41489eb41b58c9223b47025ab571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga076b41489eb41b58c9223b47025ab571">UART0_WN7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabd67cec72a6d396f76a90cdbc3a3da41">UART_WN7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga076b41489eb41b58c9223b47025ab571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1678af59afd4e7ada94a6f9a4c1219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1f1678af59afd4e7ada94a6f9a4c1219">UART0_WF7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf842f91d9419613faa85e85569a7bf0d">UART_WF7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga1f1678af59afd4e7ada94a6f9a4c1219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102073e04fc50eb8630e872fde79057b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga102073e04fc50eb8630e872fde79057b">UART0_ET7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaefdf97fb53ef91d91e7eba96bc455ba9">UART_ET7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga102073e04fc50eb8630e872fde79057b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813072777f5a1c29a9195a9401724fe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga813072777f5a1c29a9195a9401724fe7">UART0_TL7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga16dd72699996ee468e67fc1d69b4df0a">UART_TL7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga813072777f5a1c29a9195a9401724fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95dfcbfc36021f99e8798340dcc61aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf95dfcbfc36021f99e8798340dcc61aa">UART1_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gaf95dfcbfc36021f99e8798340dcc61aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8924d1fd89b33ae7d25b0727dab5c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae8924d1fd89b33ae7d25b0727dab5c47">UART1_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gae8924d1fd89b33ae7d25b0727dab5c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabfc6382968ea7dd6bb14f7098f28fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabfc6382968ea7dd6bb14f7098f28fd9">UART1_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gaabfc6382968ea7dd6bb14f7098f28fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a7e807f7a30d603f1a5e680ed2dba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga96a7e807f7a30d603f1a5e680ed2dba3">UART1_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga96a7e807f7a30d603f1a5e680ed2dba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae890a65a8aad54887a4d9a23096319bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae890a65a8aad54887a4d9a23096319bf">UART1_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gae890a65a8aad54887a4d9a23096319bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a58c6b3cb400b875722a32bc5f15388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8a58c6b3cb400b875722a32bc5f15388">UART1_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga8a58c6b3cb400b875722a32bc5f15388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga122a5c5271b92663c9a7e922ad8c43c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga122a5c5271b92663c9a7e922ad8c43c7">UART1_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga122a5c5271b92663c9a7e922ad8c43c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf408be28f737716d8e617f2b5c26e6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf408be28f737716d8e617f2b5c26e6c3">UART1_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gaf408be28f737716d8e617f2b5c26e6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9cf46f6d9319a701b5f00278aabbfc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad9cf46f6d9319a701b5f00278aabbfc9">UART1_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gad9cf46f6d9319a701b5f00278aabbfc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f58da949ddbc815f984a38c0bab43f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad5f58da949ddbc815f984a38c0bab43f">UART1_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gad5f58da949ddbc815f984a38c0bab43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc8d2e84868bd7a68c4d2cf82bb4048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafdc8d2e84868bd7a68c4d2cf82bb4048">UART1_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gafdc8d2e84868bd7a68c4d2cf82bb4048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f86d69bcbf607b6a7cdfef7540329bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga4f86d69bcbf607b6a7cdfef7540329bc">UART1_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga4f86d69bcbf607b6a7cdfef7540329bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44df566b41f79b8919f4763c81cf84df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga44df566b41f79b8919f4763c81cf84df">UART1_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga44df566b41f79b8919f4763c81cf84df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c77b49ff0a0d7616aa1887226ac6085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7c77b49ff0a0d7616aa1887226ac6085">UART1_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga7c77b49ff0a0d7616aa1887226ac6085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1ec5a26e8deb03206e64e4c2547d310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1ec5a26e8deb03206e64e4c2547d310">UART1_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gaf1ec5a26e8deb03206e64e4c2547d310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8034238adc3618b1d6db0873108cd2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8034238adc3618b1d6db0873108cd2e5">UART1_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga8034238adc3618b1d6db0873108cd2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a7f724cebd08fb66d3a1dbc2216815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a7f724cebd08fb66d3a1dbc2216815">UART1_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gae4a7f724cebd08fb66d3a1dbc2216815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1ad968855e737920ac397b6a764e84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7a1ad968855e737920ac397b6a764e84">UART1_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga7a1ad968855e737920ac397b6a764e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e9bf1675c1b63e5c227007b8012c6c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8e9bf1675c1b63e5c227007b8012c6c7">UART1_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga8e9bf1675c1b63e5c227007b8012c6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9afb09bc9d07d509840d5bfd81b2952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf9afb09bc9d07d509840d5bfd81b2952">UART1_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gaf9afb09bc9d07d509840d5bfd81b2952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40fc89a9185d0fc02195761abd0c3aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga40fc89a9185d0fc02195761abd0c3aea">UART1_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga40fc89a9185d0fc02195761abd0c3aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c3dac348d8f75660422f091626d51af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5c3dac348d8f75660422f091626d51af">UART1_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:ga5c3dac348d8f75660422f091626d51af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c00e22f1f8faa36d637551b11a82e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab6c00e22f1f8faa36d637551b11a82e4">UART2_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gab6c00e22f1f8faa36d637551b11a82e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a21b73e6a1d4c1824af29a15aab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac8a6a21b73e6a1d4c1824af29a15aab8">UART2_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gac8a6a21b73e6a1d4c1824af29a15aab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c1f144374690a8931e07f23e8a9a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab3c1f144374690a8931e07f23e8a9a47">UART2_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gab3c1f144374690a8931e07f23e8a9a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099a231ebee7a26f12764a9fdc9f0e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga099a231ebee7a26f12764a9fdc9f0e2c">UART2_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga099a231ebee7a26f12764a9fdc9f0e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72d529c07a52334fce106564ba9aa54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad72d529c07a52334fce106564ba9aa54">UART2_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gad72d529c07a52334fce106564ba9aa54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4831e8d28f59a12390b6e915c466d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7d4831e8d28f59a12390b6e915c466d8">UART2_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga7d4831e8d28f59a12390b6e915c466d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf40e8391c305a9cfbd4a00ba732c5c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabf40e8391c305a9cfbd4a00ba732c5c8">UART2_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gabf40e8391c305a9cfbd4a00ba732c5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92cfdefa4bbd5e6aceaad280e911b76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga92cfdefa4bbd5e6aceaad280e911b76b">UART2_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga92cfdefa4bbd5e6aceaad280e911b76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a734c834e817b841be48a974d1dbe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab3a734c834e817b841be48a974d1dbe9">UART2_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gab3a734c834e817b841be48a974d1dbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa787a62a5d31ca4e4d40bf7dd2f65ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa787a62a5d31ca4e4d40bf7dd2f65ba9">UART2_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gaa787a62a5d31ca4e4d40bf7dd2f65ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae087e956683e43bc1a108d3a71bd2c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae087e956683e43bc1a108d3a71bd2c5c">UART2_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gae087e956683e43bc1a108d3a71bd2c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4703025b3523205ddc5dc435b815fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafe4703025b3523205ddc5dc435b815fc">UART2_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gafe4703025b3523205ddc5dc435b815fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4341060a54353a9f41c7ffa2987bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaff4341060a54353a9f41c7ffa2987bd3">UART2_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gaff4341060a54353a9f41c7ffa2987bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234f4484c507ceb57ea9c77382292d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga234f4484c507ceb57ea9c77382292d7c">UART2_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga234f4484c507ceb57ea9c77382292d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e1813094141bc5c0908c13833c4637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09e1813094141bc5c0908c13833c4637">UART2_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga09e1813094141bc5c0908c13833c4637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76fd1cdb71680c81ff57f8a1465c610b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76fd1cdb71680c81ff57f8a1465c610b">UART2_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga76fd1cdb71680c81ff57f8a1465c610b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5f2c4f93dd272ebc190de4e49b90e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2a5f2c4f93dd272ebc190de4e49b90e3">UART2_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga2a5f2c4f93dd272ebc190de4e49b90e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb0f203b6d58477837d82843bd31800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafcb0f203b6d58477837d82843bd31800">UART2_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gafcb0f203b6d58477837d82843bd31800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fb8004b79129d889db891c50a48f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga96fb8004b79129d889db891c50a48f34">UART2_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga96fb8004b79129d889db891c50a48f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdabbf48ed28d4b320f8fd5f65337df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabdabbf48ed28d4b320f8fd5f65337df6">UART2_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:gabdabbf48ed28d4b320f8fd5f65337df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcf17d9fc0d35a9d5399ff535f811af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6bcf17d9fc0d35a9d5399ff535f811af">UART2_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga6bcf17d9fc0d35a9d5399ff535f811af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b7c994fc7aabd20b1d1c7ecc0f0c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga79b7c994fc7aabd20b1d1c7ecc0f0c08">UART2_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga79b7c994fc7aabd20b1d1c7ecc0f0c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga48ccb297e79604994f6d6b5f45cb738e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48ccb297e79604994f6d6b5f45cb738e">&#9670;&nbsp;</a></span>UART0_B1T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_B1T&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3a2dba1c466272935d1468713a5edfe5">UART_B1T_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13478">13478</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0f086bea96574c5a4b90ff7ce1a99256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f086bea96574c5a4b90ff7ce1a99256">&#9670;&nbsp;</a></span>UART0_BDH <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08254">8254</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga0f086bea96574c5a4b90ff7ce1a99256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f086bea96574c5a4b90ff7ce1a99256">&#9670;&nbsp;</a></span>UART0_BDH <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13017">13017</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0f086bea96574c5a4b90ff7ce1a99256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f086bea96574c5a4b90ff7ce1a99256">&#9670;&nbsp;</a></span>UART0_BDH <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13444">13444</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga12ffbaeca152984beb3cbd1edaf94ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12ffbaeca152984beb3cbd1edaf94ee2">&#9670;&nbsp;</a></span>UART0_BDL <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08255">8255</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga12ffbaeca152984beb3cbd1edaf94ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12ffbaeca152984beb3cbd1edaf94ee2">&#9670;&nbsp;</a></span>UART0_BDL <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13018">13018</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga12ffbaeca152984beb3cbd1edaf94ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12ffbaeca152984beb3cbd1edaf94ee2">&#9670;&nbsp;</a></span>UART0_BDL <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13445">13445</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga74d107fda097e4ca0559efe5ab105cbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74d107fda097e4ca0559efe5ab105cbf">&#9670;&nbsp;</a></span>UART0_C1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08256">8256</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga74d107fda097e4ca0559efe5ab105cbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74d107fda097e4ca0559efe5ab105cbf">&#9670;&nbsp;</a></span>UART0_C1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13019">13019</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga74d107fda097e4ca0559efe5ab105cbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74d107fda097e4ca0559efe5ab105cbf">&#9670;&nbsp;</a></span>UART0_C1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13446">13446</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa96db8ca05ad8075993439b98fc41e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa96db8ca05ad8075993439b98fc41e04">&#9670;&nbsp;</a></span>UART0_C2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08257">8257</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaa96db8ca05ad8075993439b98fc41e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa96db8ca05ad8075993439b98fc41e04">&#9670;&nbsp;</a></span>UART0_C2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13020">13020</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa96db8ca05ad8075993439b98fc41e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa96db8ca05ad8075993439b98fc41e04">&#9670;&nbsp;</a></span>UART0_C2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13447">13447</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga3c9f4285d3471fb4833ff6cf1131b438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c9f4285d3471fb4833ff6cf1131b438">&#9670;&nbsp;</a></span>UART0_C3 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08260">8260</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga3c9f4285d3471fb4833ff6cf1131b438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c9f4285d3471fb4833ff6cf1131b438">&#9670;&nbsp;</a></span>UART0_C3 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13023">13023</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga3c9f4285d3471fb4833ff6cf1131b438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c9f4285d3471fb4833ff6cf1131b438">&#9670;&nbsp;</a></span>UART0_C3 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13450">13450</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga872dbf2a778697ea6e01a2d8a8b08869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga872dbf2a778697ea6e01a2d8a8b08869">&#9670;&nbsp;</a></span>UART0_C4 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08264">8264</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga872dbf2a778697ea6e01a2d8a8b08869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga872dbf2a778697ea6e01a2d8a8b08869">&#9670;&nbsp;</a></span>UART0_C4 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13027">13027</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga872dbf2a778697ea6e01a2d8a8b08869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga872dbf2a778697ea6e01a2d8a8b08869">&#9670;&nbsp;</a></span>UART0_C4 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13454">13454</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga68f548f83ee16efb6cdd0cd5c37ebed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68f548f83ee16efb6cdd0cd5c37ebed3">&#9670;&nbsp;</a></span>UART0_C5 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08265">8265</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga68f548f83ee16efb6cdd0cd5c37ebed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68f548f83ee16efb6cdd0cd5c37ebed3">&#9670;&nbsp;</a></span>UART0_C5 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13028">13028</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga68f548f83ee16efb6cdd0cd5c37ebed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68f548f83ee16efb6cdd0cd5c37ebed3">&#9670;&nbsp;</a></span>UART0_C5 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13455">13455</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gadfcaad72b4af631c3ccc4a5e445d2ef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfcaad72b4af631c3ccc4a5e445d2ef6">&#9670;&nbsp;</a></span>UART0_C6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C6&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad4a5a27cc5fba4c1ec2142a594009ce8">UART_C6_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13475">13475</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae4457ba7f534d8fbe2af86462fe47ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4457ba7f534d8fbe2af86462fe47ead">&#9670;&nbsp;</a></span>UART0_C7816 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62b94b094e8460ec332a7949fcd3fcbe">UART_C7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08276">8276</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae4457ba7f534d8fbe2af86462fe47ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4457ba7f534d8fbe2af86462fe47ead">&#9670;&nbsp;</a></span>UART0_C7816 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62b94b094e8460ec332a7949fcd3fcbe">UART_C7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13039">13039</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae4457ba7f534d8fbe2af86462fe47ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4457ba7f534d8fbe2af86462fe47ead">&#9670;&nbsp;</a></span>UART0_C7816 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62b94b094e8460ec332a7949fcd3fcbe">UART_C7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13466">13466</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga8b185677cfda35bb5c2d9929fac2b0c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b185677cfda35bb5c2d9929fac2b0c6">&#9670;&nbsp;</a></span>UART0_CFIFO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08270">8270</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga8b185677cfda35bb5c2d9929fac2b0c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b185677cfda35bb5c2d9929fac2b0c6">&#9670;&nbsp;</a></span>UART0_CFIFO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13033">13033</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga8b185677cfda35bb5c2d9929fac2b0c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b185677cfda35bb5c2d9929fac2b0c6">&#9670;&nbsp;</a></span>UART0_CFIFO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13460">13460</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab2827c5a40bed3ee64eb88ae074523f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2827c5a40bed3ee64eb88ae074523f7">&#9670;&nbsp;</a></span>UART0_CPW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_CPW&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga4891ce142a677e3fe0430de5ce453fdb">UART_CPW_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13489">13489</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2dea5280025ba01ef69f0fa6a6505cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dea5280025ba01ef69f0fa6a6505cf1">&#9670;&nbsp;</a></span>UART0_D <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08261">8261</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga2dea5280025ba01ef69f0fa6a6505cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dea5280025ba01ef69f0fa6a6505cf1">&#9670;&nbsp;</a></span>UART0_D <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13024">13024</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2dea5280025ba01ef69f0fa6a6505cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dea5280025ba01ef69f0fa6a6505cf1">&#9670;&nbsp;</a></span>UART0_D <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13451">13451</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1d31329daca023bdfa18ddbf716ea2d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d31329daca023bdfa18ddbf716ea2d8">&#9670;&nbsp;</a></span>UART0_ED <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08266">8266</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1d31329daca023bdfa18ddbf716ea2d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d31329daca023bdfa18ddbf716ea2d8">&#9670;&nbsp;</a></span>UART0_ED <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13029">13029</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1d31329daca023bdfa18ddbf716ea2d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d31329daca023bdfa18ddbf716ea2d8">&#9670;&nbsp;</a></span>UART0_ED <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13456">13456</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga102073e04fc50eb8630e872fde79057b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga102073e04fc50eb8630e872fde79057b">&#9670;&nbsp;</a></span>UART0_ET7816 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_ET7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaefdf97fb53ef91d91e7eba96bc455ba9">UART_ET7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08283">8283</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga102073e04fc50eb8630e872fde79057b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga102073e04fc50eb8630e872fde79057b">&#9670;&nbsp;</a></span>UART0_ET7816 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_ET7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaefdf97fb53ef91d91e7eba96bc455ba9">UART_ET7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13046">13046</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga102073e04fc50eb8630e872fde79057b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga102073e04fc50eb8630e872fde79057b">&#9670;&nbsp;</a></span>UART0_ET7816 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_ET7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaefdf97fb53ef91d91e7eba96bc455ba9">UART_ET7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13473">13473</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2c2320bdd904179d6047499413dc3f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c2320bdd904179d6047499413dc3f3c">&#9670;&nbsp;</a></span>UART0_IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_IE&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0658d8cbd5e558d379435b6e5147838c">UART_IE_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13483">13483</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9c574540438e8fbde7f5cd15b769a26b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c574540438e8fbde7f5cd15b769a26b">&#9670;&nbsp;</a></span>UART0_IE7816 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_IE7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8e43b652c9487967ee9a68a6647bc0bc">UART_IE7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08277">8277</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga9c574540438e8fbde7f5cd15b769a26b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c574540438e8fbde7f5cd15b769a26b">&#9670;&nbsp;</a></span>UART0_IE7816 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_IE7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8e43b652c9487967ee9a68a6647bc0bc">UART_IE7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13040">13040</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9c574540438e8fbde7f5cd15b769a26b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c574540438e8fbde7f5cd15b769a26b">&#9670;&nbsp;</a></span>UART0_IE7816 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_IE7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8e43b652c9487967ee9a68a6647bc0bc">UART_IE7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13467">13467</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga8c30e0f416809d923a4acde1e3cf320c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c30e0f416809d923a4acde1e3cf320c">&#9670;&nbsp;</a></span>UART0_IR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08268">8268</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga8c30e0f416809d923a4acde1e3cf320c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c30e0f416809d923a4acde1e3cf320c">&#9670;&nbsp;</a></span>UART0_IR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13031">13031</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga8c30e0f416809d923a4acde1e3cf320c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c30e0f416809d923a4acde1e3cf320c">&#9670;&nbsp;</a></span>UART0_IR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13458">13458</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga172a0f152249a9343a0b926e2db50c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga172a0f152249a9343a0b926e2db50c14">&#9670;&nbsp;</a></span>UART0_IS7816 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_IS7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga884824f5edc47220e140143df9e5f055">UART_IS7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08278">8278</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga172a0f152249a9343a0b926e2db50c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga172a0f152249a9343a0b926e2db50c14">&#9670;&nbsp;</a></span>UART0_IS7816 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_IS7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga884824f5edc47220e140143df9e5f055">UART_IS7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13041">13041</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga172a0f152249a9343a0b926e2db50c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga172a0f152249a9343a0b926e2db50c14">&#9670;&nbsp;</a></span>UART0_IS7816 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_IS7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga884824f5edc47220e140143df9e5f055">UART_IS7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13468">13468</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1ed5f65c9f9d7626053f21aa9f4a5b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ed5f65c9f9d7626053f21aa9f4a5b1f">&#9670;&nbsp;</a></span>UART0_MA1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08262">8262</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1ed5f65c9f9d7626053f21aa9f4a5b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ed5f65c9f9d7626053f21aa9f4a5b1f">&#9670;&nbsp;</a></span>UART0_MA1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13025">13025</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1ed5f65c9f9d7626053f21aa9f4a5b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ed5f65c9f9d7626053f21aa9f4a5b1f">&#9670;&nbsp;</a></span>UART0_MA1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13452">13452</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa28e0bdbb01cd6891123e351772bcf41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa28e0bdbb01cd6891123e351772bcf41">&#9670;&nbsp;</a></span>UART0_MA2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08263">8263</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaa28e0bdbb01cd6891123e351772bcf41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa28e0bdbb01cd6891123e351772bcf41">&#9670;&nbsp;</a></span>UART0_MA2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13026">13026</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa28e0bdbb01cd6891123e351772bcf41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa28e0bdbb01cd6891123e351772bcf41">&#9670;&nbsp;</a></span>UART0_MA2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13453">13453</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab56907900b83cae8e16630c9b53d4d53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab56907900b83cae8e16630c9b53d4d53">&#9670;&nbsp;</a></span>UART0_MODEM <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08267">8267</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab56907900b83cae8e16630c9b53d4d53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab56907900b83cae8e16630c9b53d4d53">&#9670;&nbsp;</a></span>UART0_MODEM <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13030">13030</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab56907900b83cae8e16630c9b53d4d53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab56907900b83cae8e16630c9b53d4d53">&#9670;&nbsp;</a></span>UART0_MODEM <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13457">13457</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga82802b73306221e90056f8735d24248c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82802b73306221e90056f8735d24248c">&#9670;&nbsp;</a></span>UART0_PCTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_PCTH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf83177e2b3e975b09aacc151b89df1cc">UART_PCTH_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13476">13476</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9be357dfc2d85f8b47dbe3989409fde8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9be357dfc2d85f8b47dbe3989409fde8">&#9670;&nbsp;</a></span>UART0_PCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_PCTL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3f61eeb8650c6ef84ac49ff50cf4cf40">UART_PCTL_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13477">13477</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga835cbe8fa2438d8d480b4668fdec81ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga835cbe8fa2438d8d480b4668fdec81ed">&#9670;&nbsp;</a></span>UART0_PFIFO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08269">8269</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga835cbe8fa2438d8d480b4668fdec81ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga835cbe8fa2438d8d480b4668fdec81ed">&#9670;&nbsp;</a></span>UART0_PFIFO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13032">13032</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga835cbe8fa2438d8d480b4668fdec81ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga835cbe8fa2438d8d480b4668fdec81ed">&#9670;&nbsp;</a></span>UART0_PFIFO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13459">13459</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga766490080b20e46f59c8187141a0b563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga766490080b20e46f59c8187141a0b563">&#9670;&nbsp;</a></span>UART0_PRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_PRE&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7e211f9f5d058447f9aa5686a793965c">UART_PRE_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13481">13481</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gabe590341e6207d2fb32f2676f27e5aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe590341e6207d2fb32f2676f27e5aa2">&#9670;&nbsp;</a></span>UART0_RCFIFO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08275">8275</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gabe590341e6207d2fb32f2676f27e5aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe590341e6207d2fb32f2676f27e5aa2">&#9670;&nbsp;</a></span>UART0_RCFIFO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13038">13038</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gabe590341e6207d2fb32f2676f27e5aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe590341e6207d2fb32f2676f27e5aa2">&#9670;&nbsp;</a></span>UART0_RCFIFO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13465">13465</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac08f41df5c29c2034a00ef2878ae9a7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac08f41df5c29c2034a00ef2878ae9a7a">&#9670;&nbsp;</a></span>UART0_RIDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RIDT&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6db0fd87012da4cf77a4e47e24909d5">UART_RIDT_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13490">13490</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaaeed8e2d24523ab8f021213e9e3d5801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaeed8e2d24523ab8f021213e9e3d5801">&#9670;&nbsp;</a></span>UART0_RPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RPL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga44070efb1a5b9081131b67bff7eb555a">UART_RPL_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13487">13487</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae247d4c6f2d25c064682169f31538c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae247d4c6f2d25c064682169f31538c8b">&#9670;&nbsp;</a></span>UART0_RPREL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RPREL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga38f4415e4d8e612e12f5d30dc3fbc1ea">UART_RPREL_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13488">13488</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaae3d64ad43d72709b4293a9bdecf70d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae3d64ad43d72709b4293a9bdecf70d2">&#9670;&nbsp;</a></span>UART0_RWFIFO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08274">8274</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaae3d64ad43d72709b4293a9bdecf70d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae3d64ad43d72709b4293a9bdecf70d2">&#9670;&nbsp;</a></span>UART0_RWFIFO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13037">13037</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaae3d64ad43d72709b4293a9bdecf70d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae3d64ad43d72709b4293a9bdecf70d2">&#9670;&nbsp;</a></span>UART0_RWFIFO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13464">13464</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga36c55a027dd65bed765a4620326c669b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36c55a027dd65bed765a4620326c669b">&#9670;&nbsp;</a></span>UART0_S1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08258">8258</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga36c55a027dd65bed765a4620326c669b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36c55a027dd65bed765a4620326c669b">&#9670;&nbsp;</a></span>UART0_S1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13021">13021</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga36c55a027dd65bed765a4620326c669b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36c55a027dd65bed765a4620326c669b">&#9670;&nbsp;</a></span>UART0_S1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13448">13448</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga86da7584b44d3ee391fa4dd012bc0eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86da7584b44d3ee391fa4dd012bc0eeb">&#9670;&nbsp;</a></span>UART0_S2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08259">8259</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga86da7584b44d3ee391fa4dd012bc0eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86da7584b44d3ee391fa4dd012bc0eeb">&#9670;&nbsp;</a></span>UART0_S2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13022">13022</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga86da7584b44d3ee391fa4dd012bc0eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86da7584b44d3ee391fa4dd012bc0eeb">&#9670;&nbsp;</a></span>UART0_S2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13449">13449</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga96be6e194c475379295564cbb4467782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96be6e194c475379295564cbb4467782">&#9670;&nbsp;</a></span>UART0_S3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_S3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga276b4fe838ad246bb17b8160f7e7daf1">UART_S3_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13485">13485</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga055bb9d7dafea6b14a526b4d6c6affa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga055bb9d7dafea6b14a526b4d6c6affa1">&#9670;&nbsp;</a></span>UART0_S4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_S4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa728c9b8866c066be1f5df7e935748b2">UART_S4_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13486">13486</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga073cd17855425e91274dfe8440070ade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga073cd17855425e91274dfe8440070ade">&#9670;&nbsp;</a></span>UART0_SDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_SDTH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga27f4aecb7347ee9afc43fe1c05102aeb">UART_SDTH_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13479">13479</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2a96fe2f4c54f71c572d8a895082789e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a96fe2f4c54f71c572d8a895082789e">&#9670;&nbsp;</a></span>UART0_SDTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_SDTL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9c2f746843aca7c15c45e31ab6384a80">UART_SDTL_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13480">13480</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac214d33387ecfd228f8fd8f450d20beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac214d33387ecfd228f8fd8f450d20beb">&#9670;&nbsp;</a></span>UART0_SFIFO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08271">8271</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac214d33387ecfd228f8fd8f450d20beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac214d33387ecfd228f8fd8f450d20beb">&#9670;&nbsp;</a></span>UART0_SFIFO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13034">13034</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac214d33387ecfd228f8fd8f450d20beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac214d33387ecfd228f8fd8f450d20beb">&#9670;&nbsp;</a></span>UART0_SFIFO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13461">13461</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa1dea54118afe63f88acc0fc4b45d30a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1dea54118afe63f88acc0fc4b45d30a">&#9670;&nbsp;</a></span>UART0_TCFIFO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08273">8273</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaa1dea54118afe63f88acc0fc4b45d30a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1dea54118afe63f88acc0fc4b45d30a">&#9670;&nbsp;</a></span>UART0_TCFIFO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13036">13036</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa1dea54118afe63f88acc0fc4b45d30a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1dea54118afe63f88acc0fc4b45d30a">&#9670;&nbsp;</a></span>UART0_TCFIFO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13463">13463</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2b11d45b9711e3708fd750ed11cbf9d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b11d45b9711e3708fd750ed11cbf9d5">&#9670;&nbsp;</a></span>UART0_TIDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TIDT&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2378bca75104e3327af5c462eb2fe468">UART_TIDT_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13491">13491</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga813072777f5a1c29a9195a9401724fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga813072777f5a1c29a9195a9401724fe7">&#9670;&nbsp;</a></span>UART0_TL7816 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TL7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga16dd72699996ee468e67fc1d69b4df0a">UART_TL7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08284">8284</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga813072777f5a1c29a9195a9401724fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga813072777f5a1c29a9195a9401724fe7">&#9670;&nbsp;</a></span>UART0_TL7816 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TL7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga16dd72699996ee468e67fc1d69b4df0a">UART_TL7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13047">13047</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga813072777f5a1c29a9195a9401724fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga813072777f5a1c29a9195a9401724fe7">&#9670;&nbsp;</a></span>UART0_TL7816 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TL7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga16dd72699996ee468e67fc1d69b4df0a">UART_TL7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13474">13474</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0b73ea7b5a3bd50457fc7feb20ca7a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b73ea7b5a3bd50457fc7feb20ca7a89">&#9670;&nbsp;</a></span>UART0_TPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TPL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0549d45c0dfc2b81d321c5f075e4b19d">UART_TPL_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13482">13482</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga22ef322db93980a6167619ab50266b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22ef322db93980a6167619ab50266b2a">&#9670;&nbsp;</a></span>UART0_TWFIFO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08272">8272</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga22ef322db93980a6167619ab50266b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22ef322db93980a6167619ab50266b2a">&#9670;&nbsp;</a></span>UART0_TWFIFO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13035">13035</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga22ef322db93980a6167619ab50266b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22ef322db93980a6167619ab50266b2a">&#9670;&nbsp;</a></span>UART0_TWFIFO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13462">13462</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga058db9c06e548cb09a8965f4d40aad0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga058db9c06e548cb09a8965f4d40aad0d">&#9670;&nbsp;</a></span>UART0_WB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WB&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga4c661900cbfefca0b361cefafd3b3c19">UART_WB_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13484">13484</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1f1678af59afd4e7ada94a6f9a4c1219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f1678af59afd4e7ada94a6f9a4c1219">&#9670;&nbsp;</a></span>UART0_WF7816 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WF7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf842f91d9419613faa85e85569a7bf0d">UART_WF7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08282">8282</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1f1678af59afd4e7ada94a6f9a4c1219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f1678af59afd4e7ada94a6f9a4c1219">&#9670;&nbsp;</a></span>UART0_WF7816 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WF7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf842f91d9419613faa85e85569a7bf0d">UART_WF7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13045">13045</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1f1678af59afd4e7ada94a6f9a4c1219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f1678af59afd4e7ada94a6f9a4c1219">&#9670;&nbsp;</a></span>UART0_WF7816 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WF7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf842f91d9419613faa85e85569a7bf0d">UART_WF7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13472">13472</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga076b41489eb41b58c9223b47025ab571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga076b41489eb41b58c9223b47025ab571">&#9670;&nbsp;</a></span>UART0_WN7816 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WN7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabd67cec72a6d396f76a90cdbc3a3da41">UART_WN7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08281">8281</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga076b41489eb41b58c9223b47025ab571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga076b41489eb41b58c9223b47025ab571">&#9670;&nbsp;</a></span>UART0_WN7816 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WN7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabd67cec72a6d396f76a90cdbc3a3da41">UART_WN7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13044">13044</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga076b41489eb41b58c9223b47025ab571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga076b41489eb41b58c9223b47025ab571">&#9670;&nbsp;</a></span>UART0_WN7816 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WN7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabd67cec72a6d396f76a90cdbc3a3da41">UART_WN7816_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13471">13471</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae40d003e55ce610c8e3d54a01d1f034a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae40d003e55ce610c8e3d54a01d1f034a">&#9670;&nbsp;</a></span>UART0_WP7816T0 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WP7816T0&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga97ce4d3dc0212a912c19407409bf7c86">UART_WP7816T0_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08279">8279</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae40d003e55ce610c8e3d54a01d1f034a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae40d003e55ce610c8e3d54a01d1f034a">&#9670;&nbsp;</a></span>UART0_WP7816T0 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WP7816T0&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga97ce4d3dc0212a912c19407409bf7c86">UART_WP7816T0_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13042">13042</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae40d003e55ce610c8e3d54a01d1f034a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae40d003e55ce610c8e3d54a01d1f034a">&#9670;&nbsp;</a></span>UART0_WP7816T0 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WP7816T0&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga97ce4d3dc0212a912c19407409bf7c86">UART_WP7816T0_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13469">13469</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga972796136dccc81184d7b7840db5dfc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga972796136dccc81184d7b7840db5dfc3">&#9670;&nbsp;</a></span>UART0_WP7816T1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WP7816T1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2347fc1eb0a78f54ad7832c3bf294be0">UART_WP7816T1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08280">8280</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga972796136dccc81184d7b7840db5dfc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga972796136dccc81184d7b7840db5dfc3">&#9670;&nbsp;</a></span>UART0_WP7816T1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WP7816T1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2347fc1eb0a78f54ad7832c3bf294be0">UART_WP7816T1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13043">13043</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga972796136dccc81184d7b7840db5dfc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga972796136dccc81184d7b7840db5dfc3">&#9670;&nbsp;</a></span>UART0_WP7816T1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WP7816T1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2347fc1eb0a78f54ad7832c3bf294be0">UART_WP7816T1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13470">13470</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf95dfcbfc36021f99e8798340dcc61aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf95dfcbfc36021f99e8798340dcc61aa">&#9670;&nbsp;</a></span>UART1_BDH <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08286">8286</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf95dfcbfc36021f99e8798340dcc61aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf95dfcbfc36021f99e8798340dcc61aa">&#9670;&nbsp;</a></span>UART1_BDH <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13049">13049</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf95dfcbfc36021f99e8798340dcc61aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf95dfcbfc36021f99e8798340dcc61aa">&#9670;&nbsp;</a></span>UART1_BDH <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13493">13493</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae8924d1fd89b33ae7d25b0727dab5c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8924d1fd89b33ae7d25b0727dab5c47">&#9670;&nbsp;</a></span>UART1_BDL <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08287">8287</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae8924d1fd89b33ae7d25b0727dab5c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8924d1fd89b33ae7d25b0727dab5c47">&#9670;&nbsp;</a></span>UART1_BDL <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13050">13050</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae8924d1fd89b33ae7d25b0727dab5c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8924d1fd89b33ae7d25b0727dab5c47">&#9670;&nbsp;</a></span>UART1_BDL <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13494">13494</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaabfc6382968ea7dd6bb14f7098f28fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabfc6382968ea7dd6bb14f7098f28fd9">&#9670;&nbsp;</a></span>UART1_C1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08288">8288</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaabfc6382968ea7dd6bb14f7098f28fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabfc6382968ea7dd6bb14f7098f28fd9">&#9670;&nbsp;</a></span>UART1_C1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13051">13051</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaabfc6382968ea7dd6bb14f7098f28fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabfc6382968ea7dd6bb14f7098f28fd9">&#9670;&nbsp;</a></span>UART1_C1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13495">13495</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga96a7e807f7a30d603f1a5e680ed2dba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96a7e807f7a30d603f1a5e680ed2dba3">&#9670;&nbsp;</a></span>UART1_C2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08289">8289</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga96a7e807f7a30d603f1a5e680ed2dba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96a7e807f7a30d603f1a5e680ed2dba3">&#9670;&nbsp;</a></span>UART1_C2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13052">13052</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga96a7e807f7a30d603f1a5e680ed2dba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96a7e807f7a30d603f1a5e680ed2dba3">&#9670;&nbsp;</a></span>UART1_C2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13496">13496</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga122a5c5271b92663c9a7e922ad8c43c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga122a5c5271b92663c9a7e922ad8c43c7">&#9670;&nbsp;</a></span>UART1_C3 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08292">8292</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga122a5c5271b92663c9a7e922ad8c43c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga122a5c5271b92663c9a7e922ad8c43c7">&#9670;&nbsp;</a></span>UART1_C3 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13055">13055</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga122a5c5271b92663c9a7e922ad8c43c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga122a5c5271b92663c9a7e922ad8c43c7">&#9670;&nbsp;</a></span>UART1_C3 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13499">13499</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gafdc8d2e84868bd7a68c4d2cf82bb4048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdc8d2e84868bd7a68c4d2cf82bb4048">&#9670;&nbsp;</a></span>UART1_C4 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08296">8296</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gafdc8d2e84868bd7a68c4d2cf82bb4048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdc8d2e84868bd7a68c4d2cf82bb4048">&#9670;&nbsp;</a></span>UART1_C4 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13059">13059</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gafdc8d2e84868bd7a68c4d2cf82bb4048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdc8d2e84868bd7a68c4d2cf82bb4048">&#9670;&nbsp;</a></span>UART1_C4 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13503">13503</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4f86d69bcbf607b6a7cdfef7540329bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f86d69bcbf607b6a7cdfef7540329bc">&#9670;&nbsp;</a></span>UART1_C5 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08297">8297</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga4f86d69bcbf607b6a7cdfef7540329bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f86d69bcbf607b6a7cdfef7540329bc">&#9670;&nbsp;</a></span>UART1_C5 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13060">13060</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga4f86d69bcbf607b6a7cdfef7540329bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f86d69bcbf607b6a7cdfef7540329bc">&#9670;&nbsp;</a></span>UART1_C5 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13504">13504</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae4a7f724cebd08fb66d3a1dbc2216815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4a7f724cebd08fb66d3a1dbc2216815">&#9670;&nbsp;</a></span>UART1_CFIFO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08302">8302</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae4a7f724cebd08fb66d3a1dbc2216815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4a7f724cebd08fb66d3a1dbc2216815">&#9670;&nbsp;</a></span>UART1_CFIFO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13065">13065</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae4a7f724cebd08fb66d3a1dbc2216815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4a7f724cebd08fb66d3a1dbc2216815">&#9670;&nbsp;</a></span>UART1_CFIFO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13509">13509</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf408be28f737716d8e617f2b5c26e6c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf408be28f737716d8e617f2b5c26e6c3">&#9670;&nbsp;</a></span>UART1_D <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08293">8293</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf408be28f737716d8e617f2b5c26e6c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf408be28f737716d8e617f2b5c26e6c3">&#9670;&nbsp;</a></span>UART1_D <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13056">13056</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf408be28f737716d8e617f2b5c26e6c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf408be28f737716d8e617f2b5c26e6c3">&#9670;&nbsp;</a></span>UART1_D <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13500">13500</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga44df566b41f79b8919f4763c81cf84df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44df566b41f79b8919f4763c81cf84df">&#9670;&nbsp;</a></span>UART1_ED <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08298">8298</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga44df566b41f79b8919f4763c81cf84df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44df566b41f79b8919f4763c81cf84df">&#9670;&nbsp;</a></span>UART1_ED <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13061">13061</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga44df566b41f79b8919f4763c81cf84df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44df566b41f79b8919f4763c81cf84df">&#9670;&nbsp;</a></span>UART1_ED <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13505">13505</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf1ec5a26e8deb03206e64e4c2547d310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1ec5a26e8deb03206e64e4c2547d310">&#9670;&nbsp;</a></span>UART1_IR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08300">8300</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf1ec5a26e8deb03206e64e4c2547d310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1ec5a26e8deb03206e64e4c2547d310">&#9670;&nbsp;</a></span>UART1_IR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13063">13063</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf1ec5a26e8deb03206e64e4c2547d310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1ec5a26e8deb03206e64e4c2547d310">&#9670;&nbsp;</a></span>UART1_IR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13507">13507</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad9cf46f6d9319a701b5f00278aabbfc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9cf46f6d9319a701b5f00278aabbfc9">&#9670;&nbsp;</a></span>UART1_MA1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08294">8294</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gad9cf46f6d9319a701b5f00278aabbfc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9cf46f6d9319a701b5f00278aabbfc9">&#9670;&nbsp;</a></span>UART1_MA1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13057">13057</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gad9cf46f6d9319a701b5f00278aabbfc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9cf46f6d9319a701b5f00278aabbfc9">&#9670;&nbsp;</a></span>UART1_MA1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13501">13501</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad5f58da949ddbc815f984a38c0bab43f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5f58da949ddbc815f984a38c0bab43f">&#9670;&nbsp;</a></span>UART1_MA2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08295">8295</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gad5f58da949ddbc815f984a38c0bab43f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5f58da949ddbc815f984a38c0bab43f">&#9670;&nbsp;</a></span>UART1_MA2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13058">13058</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gad5f58da949ddbc815f984a38c0bab43f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5f58da949ddbc815f984a38c0bab43f">&#9670;&nbsp;</a></span>UART1_MA2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13502">13502</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7c77b49ff0a0d7616aa1887226ac6085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c77b49ff0a0d7616aa1887226ac6085">&#9670;&nbsp;</a></span>UART1_MODEM <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08299">8299</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga7c77b49ff0a0d7616aa1887226ac6085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c77b49ff0a0d7616aa1887226ac6085">&#9670;&nbsp;</a></span>UART1_MODEM <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13062">13062</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7c77b49ff0a0d7616aa1887226ac6085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c77b49ff0a0d7616aa1887226ac6085">&#9670;&nbsp;</a></span>UART1_MODEM <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13506">13506</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga8034238adc3618b1d6db0873108cd2e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8034238adc3618b1d6db0873108cd2e5">&#9670;&nbsp;</a></span>UART1_PFIFO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08301">8301</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga8034238adc3618b1d6db0873108cd2e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8034238adc3618b1d6db0873108cd2e5">&#9670;&nbsp;</a></span>UART1_PFIFO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13064">13064</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga8034238adc3618b1d6db0873108cd2e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8034238adc3618b1d6db0873108cd2e5">&#9670;&nbsp;</a></span>UART1_PFIFO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13508">13508</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5c3dac348d8f75660422f091626d51af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c3dac348d8f75660422f091626d51af">&#9670;&nbsp;</a></span>UART1_RCFIFO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08307">8307</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga5c3dac348d8f75660422f091626d51af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c3dac348d8f75660422f091626d51af">&#9670;&nbsp;</a></span>UART1_RCFIFO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13070">13070</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5c3dac348d8f75660422f091626d51af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c3dac348d8f75660422f091626d51af">&#9670;&nbsp;</a></span>UART1_RCFIFO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13514">13514</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga40fc89a9185d0fc02195761abd0c3aea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40fc89a9185d0fc02195761abd0c3aea">&#9670;&nbsp;</a></span>UART1_RWFIFO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08306">8306</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga40fc89a9185d0fc02195761abd0c3aea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40fc89a9185d0fc02195761abd0c3aea">&#9670;&nbsp;</a></span>UART1_RWFIFO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13069">13069</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga40fc89a9185d0fc02195761abd0c3aea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40fc89a9185d0fc02195761abd0c3aea">&#9670;&nbsp;</a></span>UART1_RWFIFO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13513">13513</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae890a65a8aad54887a4d9a23096319bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae890a65a8aad54887a4d9a23096319bf">&#9670;&nbsp;</a></span>UART1_S1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08290">8290</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae890a65a8aad54887a4d9a23096319bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae890a65a8aad54887a4d9a23096319bf">&#9670;&nbsp;</a></span>UART1_S1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13053">13053</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae890a65a8aad54887a4d9a23096319bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae890a65a8aad54887a4d9a23096319bf">&#9670;&nbsp;</a></span>UART1_S1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13497">13497</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga8a58c6b3cb400b875722a32bc5f15388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a58c6b3cb400b875722a32bc5f15388">&#9670;&nbsp;</a></span>UART1_S2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08291">8291</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga8a58c6b3cb400b875722a32bc5f15388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a58c6b3cb400b875722a32bc5f15388">&#9670;&nbsp;</a></span>UART1_S2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13054">13054</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga8a58c6b3cb400b875722a32bc5f15388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a58c6b3cb400b875722a32bc5f15388">&#9670;&nbsp;</a></span>UART1_S2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13498">13498</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7a1ad968855e737920ac397b6a764e84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a1ad968855e737920ac397b6a764e84">&#9670;&nbsp;</a></span>UART1_SFIFO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08303">8303</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga7a1ad968855e737920ac397b6a764e84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a1ad968855e737920ac397b6a764e84">&#9670;&nbsp;</a></span>UART1_SFIFO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13066">13066</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7a1ad968855e737920ac397b6a764e84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a1ad968855e737920ac397b6a764e84">&#9670;&nbsp;</a></span>UART1_SFIFO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13510">13510</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf9afb09bc9d07d509840d5bfd81b2952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9afb09bc9d07d509840d5bfd81b2952">&#9670;&nbsp;</a></span>UART1_TCFIFO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08305">8305</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf9afb09bc9d07d509840d5bfd81b2952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9afb09bc9d07d509840d5bfd81b2952">&#9670;&nbsp;</a></span>UART1_TCFIFO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13068">13068</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf9afb09bc9d07d509840d5bfd81b2952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9afb09bc9d07d509840d5bfd81b2952">&#9670;&nbsp;</a></span>UART1_TCFIFO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13512">13512</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga8e9bf1675c1b63e5c227007b8012c6c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e9bf1675c1b63e5c227007b8012c6c7">&#9670;&nbsp;</a></span>UART1_TWFIFO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08304">8304</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga8e9bf1675c1b63e5c227007b8012c6c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e9bf1675c1b63e5c227007b8012c6c7">&#9670;&nbsp;</a></span>UART1_TWFIFO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13067">13067</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga8e9bf1675c1b63e5c227007b8012c6c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e9bf1675c1b63e5c227007b8012c6c7">&#9670;&nbsp;</a></span>UART1_TWFIFO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13511">13511</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab6c00e22f1f8faa36d637551b11a82e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6c00e22f1f8faa36d637551b11a82e4">&#9670;&nbsp;</a></span>UART2_BDH <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08309">8309</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab6c00e22f1f8faa36d637551b11a82e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6c00e22f1f8faa36d637551b11a82e4">&#9670;&nbsp;</a></span>UART2_BDH <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13072">13072</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab6c00e22f1f8faa36d637551b11a82e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6c00e22f1f8faa36d637551b11a82e4">&#9670;&nbsp;</a></span>UART2_BDH <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13516">13516</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac8a6a21b73e6a1d4c1824af29a15aab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a6a21b73e6a1d4c1824af29a15aab8">&#9670;&nbsp;</a></span>UART2_BDL <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08310">8310</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac8a6a21b73e6a1d4c1824af29a15aab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a6a21b73e6a1d4c1824af29a15aab8">&#9670;&nbsp;</a></span>UART2_BDL <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13073">13073</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac8a6a21b73e6a1d4c1824af29a15aab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a6a21b73e6a1d4c1824af29a15aab8">&#9670;&nbsp;</a></span>UART2_BDL <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13517">13517</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab3c1f144374690a8931e07f23e8a9a47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c1f144374690a8931e07f23e8a9a47">&#9670;&nbsp;</a></span>UART2_C1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08311">8311</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab3c1f144374690a8931e07f23e8a9a47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c1f144374690a8931e07f23e8a9a47">&#9670;&nbsp;</a></span>UART2_C1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13074">13074</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab3c1f144374690a8931e07f23e8a9a47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c1f144374690a8931e07f23e8a9a47">&#9670;&nbsp;</a></span>UART2_C1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13518">13518</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga099a231ebee7a26f12764a9fdc9f0e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga099a231ebee7a26f12764a9fdc9f0e2c">&#9670;&nbsp;</a></span>UART2_C2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08312">8312</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga099a231ebee7a26f12764a9fdc9f0e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga099a231ebee7a26f12764a9fdc9f0e2c">&#9670;&nbsp;</a></span>UART2_C2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13075">13075</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga099a231ebee7a26f12764a9fdc9f0e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga099a231ebee7a26f12764a9fdc9f0e2c">&#9670;&nbsp;</a></span>UART2_C2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13519">13519</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gabf40e8391c305a9cfbd4a00ba732c5c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf40e8391c305a9cfbd4a00ba732c5c8">&#9670;&nbsp;</a></span>UART2_C3 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08315">8315</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gabf40e8391c305a9cfbd4a00ba732c5c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf40e8391c305a9cfbd4a00ba732c5c8">&#9670;&nbsp;</a></span>UART2_C3 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13078">13078</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gabf40e8391c305a9cfbd4a00ba732c5c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf40e8391c305a9cfbd4a00ba732c5c8">&#9670;&nbsp;</a></span>UART2_C3 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13522">13522</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae087e956683e43bc1a108d3a71bd2c5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae087e956683e43bc1a108d3a71bd2c5c">&#9670;&nbsp;</a></span>UART2_C4 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08319">8319</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae087e956683e43bc1a108d3a71bd2c5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae087e956683e43bc1a108d3a71bd2c5c">&#9670;&nbsp;</a></span>UART2_C4 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13082">13082</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae087e956683e43bc1a108d3a71bd2c5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae087e956683e43bc1a108d3a71bd2c5c">&#9670;&nbsp;</a></span>UART2_C4 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13526">13526</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gafe4703025b3523205ddc5dc435b815fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe4703025b3523205ddc5dc435b815fc">&#9670;&nbsp;</a></span>UART2_C5 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08320">8320</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gafe4703025b3523205ddc5dc435b815fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe4703025b3523205ddc5dc435b815fc">&#9670;&nbsp;</a></span>UART2_C5 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13083">13083</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gafe4703025b3523205ddc5dc435b815fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe4703025b3523205ddc5dc435b815fc">&#9670;&nbsp;</a></span>UART2_C5 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13527">13527</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2a5f2c4f93dd272ebc190de4e49b90e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a5f2c4f93dd272ebc190de4e49b90e3">&#9670;&nbsp;</a></span>UART2_CFIFO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08325">8325</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga2a5f2c4f93dd272ebc190de4e49b90e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a5f2c4f93dd272ebc190de4e49b90e3">&#9670;&nbsp;</a></span>UART2_CFIFO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13088">13088</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2a5f2c4f93dd272ebc190de4e49b90e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a5f2c4f93dd272ebc190de4e49b90e3">&#9670;&nbsp;</a></span>UART2_CFIFO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13532">13532</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga92cfdefa4bbd5e6aceaad280e911b76b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92cfdefa4bbd5e6aceaad280e911b76b">&#9670;&nbsp;</a></span>UART2_D <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08316">8316</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga92cfdefa4bbd5e6aceaad280e911b76b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92cfdefa4bbd5e6aceaad280e911b76b">&#9670;&nbsp;</a></span>UART2_D <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13079">13079</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga92cfdefa4bbd5e6aceaad280e911b76b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92cfdefa4bbd5e6aceaad280e911b76b">&#9670;&nbsp;</a></span>UART2_D <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13523">13523</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaff4341060a54353a9f41c7ffa2987bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff4341060a54353a9f41c7ffa2987bd3">&#9670;&nbsp;</a></span>UART2_ED <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08321">8321</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaff4341060a54353a9f41c7ffa2987bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff4341060a54353a9f41c7ffa2987bd3">&#9670;&nbsp;</a></span>UART2_ED <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13084">13084</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaff4341060a54353a9f41c7ffa2987bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff4341060a54353a9f41c7ffa2987bd3">&#9670;&nbsp;</a></span>UART2_ED <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13528">13528</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga09e1813094141bc5c0908c13833c4637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09e1813094141bc5c0908c13833c4637">&#9670;&nbsp;</a></span>UART2_IR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08323">8323</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga09e1813094141bc5c0908c13833c4637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09e1813094141bc5c0908c13833c4637">&#9670;&nbsp;</a></span>UART2_IR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13086">13086</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga09e1813094141bc5c0908c13833c4637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09e1813094141bc5c0908c13833c4637">&#9670;&nbsp;</a></span>UART2_IR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13530">13530</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab3a734c834e817b841be48a974d1dbe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3a734c834e817b841be48a974d1dbe9">&#9670;&nbsp;</a></span>UART2_MA1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08317">8317</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab3a734c834e817b841be48a974d1dbe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3a734c834e817b841be48a974d1dbe9">&#9670;&nbsp;</a></span>UART2_MA1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13080">13080</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab3a734c834e817b841be48a974d1dbe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3a734c834e817b841be48a974d1dbe9">&#9670;&nbsp;</a></span>UART2_MA1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13524">13524</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa787a62a5d31ca4e4d40bf7dd2f65ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa787a62a5d31ca4e4d40bf7dd2f65ba9">&#9670;&nbsp;</a></span>UART2_MA2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08318">8318</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaa787a62a5d31ca4e4d40bf7dd2f65ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa787a62a5d31ca4e4d40bf7dd2f65ba9">&#9670;&nbsp;</a></span>UART2_MA2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13081">13081</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa787a62a5d31ca4e4d40bf7dd2f65ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa787a62a5d31ca4e4d40bf7dd2f65ba9">&#9670;&nbsp;</a></span>UART2_MA2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13525">13525</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga234f4484c507ceb57ea9c77382292d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga234f4484c507ceb57ea9c77382292d7c">&#9670;&nbsp;</a></span>UART2_MODEM <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08322">8322</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga234f4484c507ceb57ea9c77382292d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga234f4484c507ceb57ea9c77382292d7c">&#9670;&nbsp;</a></span>UART2_MODEM <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13085">13085</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga234f4484c507ceb57ea9c77382292d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga234f4484c507ceb57ea9c77382292d7c">&#9670;&nbsp;</a></span>UART2_MODEM <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13529">13529</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga76fd1cdb71680c81ff57f8a1465c610b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76fd1cdb71680c81ff57f8a1465c610b">&#9670;&nbsp;</a></span>UART2_PFIFO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08324">8324</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga76fd1cdb71680c81ff57f8a1465c610b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76fd1cdb71680c81ff57f8a1465c610b">&#9670;&nbsp;</a></span>UART2_PFIFO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13087">13087</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga76fd1cdb71680c81ff57f8a1465c610b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76fd1cdb71680c81ff57f8a1465c610b">&#9670;&nbsp;</a></span>UART2_PFIFO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13531">13531</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga79b7c994fc7aabd20b1d1c7ecc0f0c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79b7c994fc7aabd20b1d1c7ecc0f0c08">&#9670;&nbsp;</a></span>UART2_RCFIFO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08330">8330</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga79b7c994fc7aabd20b1d1c7ecc0f0c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79b7c994fc7aabd20b1d1c7ecc0f0c08">&#9670;&nbsp;</a></span>UART2_RCFIFO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13093">13093</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga79b7c994fc7aabd20b1d1c7ecc0f0c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79b7c994fc7aabd20b1d1c7ecc0f0c08">&#9670;&nbsp;</a></span>UART2_RCFIFO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13537">13537</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6bcf17d9fc0d35a9d5399ff535f811af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bcf17d9fc0d35a9d5399ff535f811af">&#9670;&nbsp;</a></span>UART2_RWFIFO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08329">8329</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6bcf17d9fc0d35a9d5399ff535f811af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bcf17d9fc0d35a9d5399ff535f811af">&#9670;&nbsp;</a></span>UART2_RWFIFO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13092">13092</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6bcf17d9fc0d35a9d5399ff535f811af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bcf17d9fc0d35a9d5399ff535f811af">&#9670;&nbsp;</a></span>UART2_RWFIFO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13536">13536</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad72d529c07a52334fce106564ba9aa54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad72d529c07a52334fce106564ba9aa54">&#9670;&nbsp;</a></span>UART2_S1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08313">8313</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gad72d529c07a52334fce106564ba9aa54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad72d529c07a52334fce106564ba9aa54">&#9670;&nbsp;</a></span>UART2_S1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13076">13076</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gad72d529c07a52334fce106564ba9aa54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad72d529c07a52334fce106564ba9aa54">&#9670;&nbsp;</a></span>UART2_S1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13520">13520</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7d4831e8d28f59a12390b6e915c466d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d4831e8d28f59a12390b6e915c466d8">&#9670;&nbsp;</a></span>UART2_S2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08314">8314</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga7d4831e8d28f59a12390b6e915c466d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d4831e8d28f59a12390b6e915c466d8">&#9670;&nbsp;</a></span>UART2_S2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13077">13077</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7d4831e8d28f59a12390b6e915c466d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d4831e8d28f59a12390b6e915c466d8">&#9670;&nbsp;</a></span>UART2_S2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13521">13521</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gafcb0f203b6d58477837d82843bd31800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcb0f203b6d58477837d82843bd31800">&#9670;&nbsp;</a></span>UART2_SFIFO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08326">8326</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gafcb0f203b6d58477837d82843bd31800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcb0f203b6d58477837d82843bd31800">&#9670;&nbsp;</a></span>UART2_SFIFO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13089">13089</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gafcb0f203b6d58477837d82843bd31800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcb0f203b6d58477837d82843bd31800">&#9670;&nbsp;</a></span>UART2_SFIFO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13533">13533</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gabdabbf48ed28d4b320f8fd5f65337df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdabbf48ed28d4b320f8fd5f65337df6">&#9670;&nbsp;</a></span>UART2_TCFIFO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08328">8328</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gabdabbf48ed28d4b320f8fd5f65337df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdabbf48ed28d4b320f8fd5f65337df6">&#9670;&nbsp;</a></span>UART2_TCFIFO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13091">13091</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gabdabbf48ed28d4b320f8fd5f65337df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdabbf48ed28d4b320f8fd5f65337df6">&#9670;&nbsp;</a></span>UART2_TCFIFO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13535">13535</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga96fb8004b79129d889db891c50a48f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96fb8004b79129d889db891c50a48f34">&#9670;&nbsp;</a></span>UART2_TWFIFO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08327">8327</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga96fb8004b79129d889db891c50a48f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96fb8004b79129d889db891c50a48f34">&#9670;&nbsp;</a></span>UART2_TWFIFO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13090">13090</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga96fb8004b79129d889db891c50a48f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96fb8004b79129d889db891c50a48f34">&#9670;&nbsp;</a></span>UART2_TWFIFO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13534">13534</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa4018621498d73eda3737c536d8fcb15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4018621498d73eda3737c536d8fcb15">&#9670;&nbsp;</a></span>UART3_BDH <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13095">13095</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa4018621498d73eda3737c536d8fcb15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4018621498d73eda3737c536d8fcb15">&#9670;&nbsp;</a></span>UART3_BDH <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13539">13539</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaed4e5a52ae06e9f1b930abb36c6f1ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed4e5a52ae06e9f1b930abb36c6f1ab6">&#9670;&nbsp;</a></span>UART3_BDL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13096">13096</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaed4e5a52ae06e9f1b930abb36c6f1ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed4e5a52ae06e9f1b930abb36c6f1ab6">&#9670;&nbsp;</a></span>UART3_BDL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13540">13540</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga644704711bfa9f660c5fb93b56e557fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga644704711bfa9f660c5fb93b56e557fe">&#9670;&nbsp;</a></span>UART3_C1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13097">13097</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga644704711bfa9f660c5fb93b56e557fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga644704711bfa9f660c5fb93b56e557fe">&#9670;&nbsp;</a></span>UART3_C1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13541">13541</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6a9cb9f152d161f03715af160dd4af18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a9cb9f152d161f03715af160dd4af18">&#9670;&nbsp;</a></span>UART3_C2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13098">13098</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6a9cb9f152d161f03715af160dd4af18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a9cb9f152d161f03715af160dd4af18">&#9670;&nbsp;</a></span>UART3_C2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13542">13542</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga81432d12a137251481983e1dd801300e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81432d12a137251481983e1dd801300e">&#9670;&nbsp;</a></span>UART3_C3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13101">13101</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga81432d12a137251481983e1dd801300e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81432d12a137251481983e1dd801300e">&#9670;&nbsp;</a></span>UART3_C3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13545">13545</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaab7988221806f72271591655f5d364f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab7988221806f72271591655f5d364f8">&#9670;&nbsp;</a></span>UART3_C4 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13105">13105</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaab7988221806f72271591655f5d364f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab7988221806f72271591655f5d364f8">&#9670;&nbsp;</a></span>UART3_C4 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13549">13549</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7bd260c65645c4ccc3ec2b7d891d3dc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bd260c65645c4ccc3ec2b7d891d3dc0">&#9670;&nbsp;</a></span>UART3_C5 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13106">13106</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7bd260c65645c4ccc3ec2b7d891d3dc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bd260c65645c4ccc3ec2b7d891d3dc0">&#9670;&nbsp;</a></span>UART3_C5 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13550">13550</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga827c740e1c1614119903b4b56fb723a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga827c740e1c1614119903b4b56fb723a8">&#9670;&nbsp;</a></span>UART3_CFIFO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13111">13111</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga827c740e1c1614119903b4b56fb723a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga827c740e1c1614119903b4b56fb723a8">&#9670;&nbsp;</a></span>UART3_CFIFO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13555">13555</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa869b8866c1e0c8d50e7b3c015743211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa869b8866c1e0c8d50e7b3c015743211">&#9670;&nbsp;</a></span>UART3_D <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13102">13102</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa869b8866c1e0c8d50e7b3c015743211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa869b8866c1e0c8d50e7b3c015743211">&#9670;&nbsp;</a></span>UART3_D <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13546">13546</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga8e326f672034062244733f3ecab0b1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e326f672034062244733f3ecab0b1cd">&#9670;&nbsp;</a></span>UART3_ED <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13107">13107</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga8e326f672034062244733f3ecab0b1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e326f672034062244733f3ecab0b1cd">&#9670;&nbsp;</a></span>UART3_ED <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13551">13551</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga41858cb78ccc6a8044af472bef3d5975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41858cb78ccc6a8044af472bef3d5975">&#9670;&nbsp;</a></span>UART3_IR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13109">13109</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga41858cb78ccc6a8044af472bef3d5975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41858cb78ccc6a8044af472bef3d5975">&#9670;&nbsp;</a></span>UART3_IR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13553">13553</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga3d9a2c7f219328af46715400cf5c0aad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d9a2c7f219328af46715400cf5c0aad">&#9670;&nbsp;</a></span>UART3_MA1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13103">13103</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga3d9a2c7f219328af46715400cf5c0aad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d9a2c7f219328af46715400cf5c0aad">&#9670;&nbsp;</a></span>UART3_MA1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13547">13547</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5bac07d074067d758bb66429e5a659fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bac07d074067d758bb66429e5a659fb">&#9670;&nbsp;</a></span>UART3_MA2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13104">13104</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5bac07d074067d758bb66429e5a659fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bac07d074067d758bb66429e5a659fb">&#9670;&nbsp;</a></span>UART3_MA2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13548">13548</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1c515124df943b3c768e292afa3182e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c515124df943b3c768e292afa3182e8">&#9670;&nbsp;</a></span>UART3_MODEM <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13108">13108</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1c515124df943b3c768e292afa3182e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c515124df943b3c768e292afa3182e8">&#9670;&nbsp;</a></span>UART3_MODEM <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13552">13552</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab5b0f6a5d5560f0c17d8dee3120ea526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5b0f6a5d5560f0c17d8dee3120ea526">&#9670;&nbsp;</a></span>UART3_PFIFO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13110">13110</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab5b0f6a5d5560f0c17d8dee3120ea526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5b0f6a5d5560f0c17d8dee3120ea526">&#9670;&nbsp;</a></span>UART3_PFIFO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13554">13554</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga88627011fcdf8cc023fcc65029a8489f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88627011fcdf8cc023fcc65029a8489f">&#9670;&nbsp;</a></span>UART3_RCFIFO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13116">13116</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga88627011fcdf8cc023fcc65029a8489f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88627011fcdf8cc023fcc65029a8489f">&#9670;&nbsp;</a></span>UART3_RCFIFO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13560">13560</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gabcd1305e42f75c498df1123658bc2ca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcd1305e42f75c498df1123658bc2ca6">&#9670;&nbsp;</a></span>UART3_RWFIFO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13115">13115</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gabcd1305e42f75c498df1123658bc2ca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcd1305e42f75c498df1123658bc2ca6">&#9670;&nbsp;</a></span>UART3_RWFIFO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13559">13559</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab4d9319444cc9653040062bd6783ded3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4d9319444cc9653040062bd6783ded3">&#9670;&nbsp;</a></span>UART3_S1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13099">13099</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab4d9319444cc9653040062bd6783ded3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4d9319444cc9653040062bd6783ded3">&#9670;&nbsp;</a></span>UART3_S1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13543">13543</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa514a1d57101b5a17c4f1e9df0c8d8a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa514a1d57101b5a17c4f1e9df0c8d8a7">&#9670;&nbsp;</a></span>UART3_S2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13100">13100</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa514a1d57101b5a17c4f1e9df0c8d8a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa514a1d57101b5a17c4f1e9df0c8d8a7">&#9670;&nbsp;</a></span>UART3_S2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13544">13544</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga93a1591c571b9811ee0dbf0746e7d1c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93a1591c571b9811ee0dbf0746e7d1c3">&#9670;&nbsp;</a></span>UART3_SFIFO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13112">13112</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga93a1591c571b9811ee0dbf0746e7d1c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93a1591c571b9811ee0dbf0746e7d1c3">&#9670;&nbsp;</a></span>UART3_SFIFO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13556">13556</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa0bd86d1d706655b09ef7ee9ca74442c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0bd86d1d706655b09ef7ee9ca74442c">&#9670;&nbsp;</a></span>UART3_TCFIFO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13114">13114</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa0bd86d1d706655b09ef7ee9ca74442c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0bd86d1d706655b09ef7ee9ca74442c">&#9670;&nbsp;</a></span>UART3_TCFIFO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13558">13558</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab6803654260596378268eb583f42059f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6803654260596378268eb583f42059f">&#9670;&nbsp;</a></span>UART3_TWFIFO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13113">13113</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab6803654260596378268eb583f42059f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6803654260596378268eb583f42059f">&#9670;&nbsp;</a></span>UART3_TWFIFO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13557">13557</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6e1895f45399c0e74ff1a24e399a03a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e1895f45399c0e74ff1a24e399a03a1">&#9670;&nbsp;</a></span>UART4_BDH <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13118">13118</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6e1895f45399c0e74ff1a24e399a03a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e1895f45399c0e74ff1a24e399a03a1">&#9670;&nbsp;</a></span>UART4_BDH <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13562">13562</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga108ee7636f46f572dc352580fdddbcc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga108ee7636f46f572dc352580fdddbcc4">&#9670;&nbsp;</a></span>UART4_BDL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13119">13119</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga108ee7636f46f572dc352580fdddbcc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga108ee7636f46f572dc352580fdddbcc4">&#9670;&nbsp;</a></span>UART4_BDL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13563">13563</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaed13dc91c79d6961be5a95c7fdbb582f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed13dc91c79d6961be5a95c7fdbb582f">&#9670;&nbsp;</a></span>UART4_C1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13120">13120</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaed13dc91c79d6961be5a95c7fdbb582f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed13dc91c79d6961be5a95c7fdbb582f">&#9670;&nbsp;</a></span>UART4_C1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13564">13564</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac914bb2b314e7ca48f65d77ff6941102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac914bb2b314e7ca48f65d77ff6941102">&#9670;&nbsp;</a></span>UART4_C2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13121">13121</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac914bb2b314e7ca48f65d77ff6941102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac914bb2b314e7ca48f65d77ff6941102">&#9670;&nbsp;</a></span>UART4_C2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13565">13565</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga59b5bc1e219d3db1d4b11da8de532d39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59b5bc1e219d3db1d4b11da8de532d39">&#9670;&nbsp;</a></span>UART4_C3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13124">13124</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga59b5bc1e219d3db1d4b11da8de532d39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59b5bc1e219d3db1d4b11da8de532d39">&#9670;&nbsp;</a></span>UART4_C3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13568">13568</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga821a9a3e4023e51650d2d33a32555bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga821a9a3e4023e51650d2d33a32555bdd">&#9670;&nbsp;</a></span>UART4_C4 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13128">13128</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga821a9a3e4023e51650d2d33a32555bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga821a9a3e4023e51650d2d33a32555bdd">&#9670;&nbsp;</a></span>UART4_C4 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13572">13572</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5b0829e7da8c735cf0be3aec4031292f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b0829e7da8c735cf0be3aec4031292f">&#9670;&nbsp;</a></span>UART4_C5 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13129">13129</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5b0829e7da8c735cf0be3aec4031292f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b0829e7da8c735cf0be3aec4031292f">&#9670;&nbsp;</a></span>UART4_C5 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13573">13573</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad2b907aa0ac04679441c943962cb1d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2b907aa0ac04679441c943962cb1d09">&#9670;&nbsp;</a></span>UART4_CFIFO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13134">13134</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gad2b907aa0ac04679441c943962cb1d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2b907aa0ac04679441c943962cb1d09">&#9670;&nbsp;</a></span>UART4_CFIFO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13578">13578</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga761bb0535071b04935a9584f9a999969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga761bb0535071b04935a9584f9a999969">&#9670;&nbsp;</a></span>UART4_D <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13125">13125</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga761bb0535071b04935a9584f9a999969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga761bb0535071b04935a9584f9a999969">&#9670;&nbsp;</a></span>UART4_D <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13569">13569</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga76c65fc1e8a72446e304dd73a920be80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76c65fc1e8a72446e304dd73a920be80">&#9670;&nbsp;</a></span>UART4_ED <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13130">13130</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga76c65fc1e8a72446e304dd73a920be80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76c65fc1e8a72446e304dd73a920be80">&#9670;&nbsp;</a></span>UART4_ED <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13574">13574</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga50add4ba2f01df527527dcf2fbb1e06b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50add4ba2f01df527527dcf2fbb1e06b">&#9670;&nbsp;</a></span>UART4_IR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13132">13132</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga50add4ba2f01df527527dcf2fbb1e06b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50add4ba2f01df527527dcf2fbb1e06b">&#9670;&nbsp;</a></span>UART4_IR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13576">13576</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga3f0397a8490e7014511c547f5d574f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f0397a8490e7014511c547f5d574f07">&#9670;&nbsp;</a></span>UART4_MA1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13126">13126</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga3f0397a8490e7014511c547f5d574f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f0397a8490e7014511c547f5d574f07">&#9670;&nbsp;</a></span>UART4_MA1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13570">13570</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaff222da8caefe5d4a68ee6dac0f3a9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff222da8caefe5d4a68ee6dac0f3a9ed">&#9670;&nbsp;</a></span>UART4_MA2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13127">13127</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaff222da8caefe5d4a68ee6dac0f3a9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff222da8caefe5d4a68ee6dac0f3a9ed">&#9670;&nbsp;</a></span>UART4_MA2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13571">13571</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga44e933aaf73e694dc3e93db6ebe55844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44e933aaf73e694dc3e93db6ebe55844">&#9670;&nbsp;</a></span>UART4_MODEM <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13131">13131</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga44e933aaf73e694dc3e93db6ebe55844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44e933aaf73e694dc3e93db6ebe55844">&#9670;&nbsp;</a></span>UART4_MODEM <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13575">13575</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0a58d360121b6d6e18233afdee8328e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a58d360121b6d6e18233afdee8328e0">&#9670;&nbsp;</a></span>UART4_PFIFO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13133">13133</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0a58d360121b6d6e18233afdee8328e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a58d360121b6d6e18233afdee8328e0">&#9670;&nbsp;</a></span>UART4_PFIFO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13577">13577</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa6d9298d8e3b404c384433e2d61bab99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6d9298d8e3b404c384433e2d61bab99">&#9670;&nbsp;</a></span>UART4_RCFIFO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13139">13139</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa6d9298d8e3b404c384433e2d61bab99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6d9298d8e3b404c384433e2d61bab99">&#9670;&nbsp;</a></span>UART4_RCFIFO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13583">13583</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab36a5a5f199eed36d036f52922ec7058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab36a5a5f199eed36d036f52922ec7058">&#9670;&nbsp;</a></span>UART4_RWFIFO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13138">13138</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab36a5a5f199eed36d036f52922ec7058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab36a5a5f199eed36d036f52922ec7058">&#9670;&nbsp;</a></span>UART4_RWFIFO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13582">13582</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac43da197d3c137cc8fe2ad28035701b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac43da197d3c137cc8fe2ad28035701b1">&#9670;&nbsp;</a></span>UART4_S1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13122">13122</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac43da197d3c137cc8fe2ad28035701b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac43da197d3c137cc8fe2ad28035701b1">&#9670;&nbsp;</a></span>UART4_S1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13566">13566</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa25d738a5e3f61a78b0085c717a02bf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa25d738a5e3f61a78b0085c717a02bf5">&#9670;&nbsp;</a></span>UART4_S2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13123">13123</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa25d738a5e3f61a78b0085c717a02bf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa25d738a5e3f61a78b0085c717a02bf5">&#9670;&nbsp;</a></span>UART4_S2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13567">13567</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga46c83fd41d3b1c455b221e3d15953553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46c83fd41d3b1c455b221e3d15953553">&#9670;&nbsp;</a></span>UART4_SFIFO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13135">13135</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga46c83fd41d3b1c455b221e3d15953553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46c83fd41d3b1c455b221e3d15953553">&#9670;&nbsp;</a></span>UART4_SFIFO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13579">13579</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gafaff0ddb55e2dae0e62601e3d3781084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaff0ddb55e2dae0e62601e3d3781084">&#9670;&nbsp;</a></span>UART4_TCFIFO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13137">13137</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gafaff0ddb55e2dae0e62601e3d3781084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaff0ddb55e2dae0e62601e3d3781084">&#9670;&nbsp;</a></span>UART4_TCFIFO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13581">13581</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1c9ff5b9584448faf59bf36af795ccb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c9ff5b9584448faf59bf36af795ccb3">&#9670;&nbsp;</a></span>UART4_TWFIFO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13136">13136</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1c9ff5b9584448faf59bf36af795ccb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c9ff5b9584448faf59bf36af795ccb3">&#9670;&nbsp;</a></span>UART4_TWFIFO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13580">13580</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6cb9382d2fa810528b91db92de87dc3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cb9382d2fa810528b91db92de87dc3b">&#9670;&nbsp;</a></span>UART5_BDH <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13141">13141</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6cb9382d2fa810528b91db92de87dc3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cb9382d2fa810528b91db92de87dc3b">&#9670;&nbsp;</a></span>UART5_BDH <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">UART_BDH_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13585">13585</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gabcb8c1a59a52968e03af768742bc1e15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcb8c1a59a52968e03af768742bc1e15">&#9670;&nbsp;</a></span>UART5_BDL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13142">13142</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gabcb8c1a59a52968e03af768742bc1e15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcb8c1a59a52968e03af768742bc1e15">&#9670;&nbsp;</a></span>UART5_BDL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">UART_BDL_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13586">13586</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaab45e4d7b9ba460083b2ed8b691bd54c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab45e4d7b9ba460083b2ed8b691bd54c">&#9670;&nbsp;</a></span>UART5_C1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13143">13143</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaab45e4d7b9ba460083b2ed8b691bd54c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab45e4d7b9ba460083b2ed8b691bd54c">&#9670;&nbsp;</a></span>UART5_C1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">UART_C1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13587">13587</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5be0ad94edb4bac01631c5c310097308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5be0ad94edb4bac01631c5c310097308">&#9670;&nbsp;</a></span>UART5_C2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13144">13144</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5be0ad94edb4bac01631c5c310097308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5be0ad94edb4bac01631c5c310097308">&#9670;&nbsp;</a></span>UART5_C2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">UART_C2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13588">13588</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaddb3c67f89677af276f6449a6ccd6840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddb3c67f89677af276f6449a6ccd6840">&#9670;&nbsp;</a></span>UART5_C3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13147">13147</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaddb3c67f89677af276f6449a6ccd6840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddb3c67f89677af276f6449a6ccd6840">&#9670;&nbsp;</a></span>UART5_C3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">UART_C3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13591">13591</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gadc53e94c2edab7ebb52e8b4875a0e3b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc53e94c2edab7ebb52e8b4875a0e3b9">&#9670;&nbsp;</a></span>UART5_C4 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13151">13151</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gadc53e94c2edab7ebb52e8b4875a0e3b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc53e94c2edab7ebb52e8b4875a0e3b9">&#9670;&nbsp;</a></span>UART5_C4 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">UART_C4_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13595">13595</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa4b122a57306a0910b63e0c4d3cfbe0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4b122a57306a0910b63e0c4d3cfbe0a">&#9670;&nbsp;</a></span>UART5_C5 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13152">13152</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa4b122a57306a0910b63e0c4d3cfbe0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4b122a57306a0910b63e0c4d3cfbe0a">&#9670;&nbsp;</a></span>UART5_C5 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">UART_C5_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13596">13596</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaeefa6eb18025d241089f22cef12816a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeefa6eb18025d241089f22cef12816a6">&#9670;&nbsp;</a></span>UART5_CFIFO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13157">13157</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaeefa6eb18025d241089f22cef12816a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeefa6eb18025d241089f22cef12816a6">&#9670;&nbsp;</a></span>UART5_CFIFO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">UART_CFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13601">13601</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2cbfff6298747e868b2c1d587688b1e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cbfff6298747e868b2c1d587688b1e8">&#9670;&nbsp;</a></span>UART5_D <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13148">13148</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2cbfff6298747e868b2c1d587688b1e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cbfff6298747e868b2c1d587688b1e8">&#9670;&nbsp;</a></span>UART5_D <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">UART_D_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13592">13592</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga12647f81a3003fbd94c5059cbb2d4384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12647f81a3003fbd94c5059cbb2d4384">&#9670;&nbsp;</a></span>UART5_ED <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13153">13153</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga12647f81a3003fbd94c5059cbb2d4384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12647f81a3003fbd94c5059cbb2d4384">&#9670;&nbsp;</a></span>UART5_ED <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">UART_ED_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13597">13597</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga934f911b110d350b074af9361d7a15b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga934f911b110d350b074af9361d7a15b0">&#9670;&nbsp;</a></span>UART5_IR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13155">13155</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga934f911b110d350b074af9361d7a15b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga934f911b110d350b074af9361d7a15b0">&#9670;&nbsp;</a></span>UART5_IR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">UART_IR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13599">13599</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga3381e064ff03a91070170280073c4e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3381e064ff03a91070170280073c4e12">&#9670;&nbsp;</a></span>UART5_MA1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13149">13149</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga3381e064ff03a91070170280073c4e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3381e064ff03a91070170280073c4e12">&#9670;&nbsp;</a></span>UART5_MA1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">UART_MA1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13593">13593</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga782ac140f6a90fd45c189d5717101234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga782ac140f6a90fd45c189d5717101234">&#9670;&nbsp;</a></span>UART5_MA2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13150">13150</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga782ac140f6a90fd45c189d5717101234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga782ac140f6a90fd45c189d5717101234">&#9670;&nbsp;</a></span>UART5_MA2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">UART_MA2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13594">13594</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga274493606f937e491a46649d0c85533b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga274493606f937e491a46649d0c85533b">&#9670;&nbsp;</a></span>UART5_MODEM <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13154">13154</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga274493606f937e491a46649d0c85533b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga274493606f937e491a46649d0c85533b">&#9670;&nbsp;</a></span>UART5_MODEM <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">UART_MODEM_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13598">13598</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf96a4400ca955cecb82e2691f730828a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf96a4400ca955cecb82e2691f730828a">&#9670;&nbsp;</a></span>UART5_PFIFO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13156">13156</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf96a4400ca955cecb82e2691f730828a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf96a4400ca955cecb82e2691f730828a">&#9670;&nbsp;</a></span>UART5_PFIFO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">UART_PFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13600">13600</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab185e827477a31eb3381683fbf1bd3ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab185e827477a31eb3381683fbf1bd3ab">&#9670;&nbsp;</a></span>UART5_RCFIFO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13162">13162</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab185e827477a31eb3381683fbf1bd3ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab185e827477a31eb3381683fbf1bd3ab">&#9670;&nbsp;</a></span>UART5_RCFIFO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">UART_RCFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13606">13606</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga766ae030b47dba2e59e05f311eb7b5fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga766ae030b47dba2e59e05f311eb7b5fc">&#9670;&nbsp;</a></span>UART5_RWFIFO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13161">13161</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga766ae030b47dba2e59e05f311eb7b5fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga766ae030b47dba2e59e05f311eb7b5fc">&#9670;&nbsp;</a></span>UART5_RWFIFO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">UART_RWFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13605">13605</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga34e9b08a121654741b82a19464136f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34e9b08a121654741b82a19464136f8d">&#9670;&nbsp;</a></span>UART5_S1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13145">13145</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga34e9b08a121654741b82a19464136f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34e9b08a121654741b82a19464136f8d">&#9670;&nbsp;</a></span>UART5_S1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">UART_S1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13589">13589</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae406b67e0e05719fbef97dc66fc90381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae406b67e0e05719fbef97dc66fc90381">&#9670;&nbsp;</a></span>UART5_S2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13146">13146</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae406b67e0e05719fbef97dc66fc90381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae406b67e0e05719fbef97dc66fc90381">&#9670;&nbsp;</a></span>UART5_S2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">UART_S2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13590">13590</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad150f9bd18b6bfad66091d2c30877b3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad150f9bd18b6bfad66091d2c30877b3c">&#9670;&nbsp;</a></span>UART5_SFIFO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13158">13158</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gad150f9bd18b6bfad66091d2c30877b3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad150f9bd18b6bfad66091d2c30877b3c">&#9670;&nbsp;</a></span>UART5_SFIFO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">UART_SFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13602">13602</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga79218a8604525028728879cb322eb0f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79218a8604525028728879cb322eb0f9">&#9670;&nbsp;</a></span>UART5_TCFIFO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13160">13160</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga79218a8604525028728879cb322eb0f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79218a8604525028728879cb322eb0f9">&#9670;&nbsp;</a></span>UART5_TCFIFO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">UART_TCFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13604">13604</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga13f363bb4b0df38eea17350b01c9701a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13f363bb4b0df38eea17350b01c9701a">&#9670;&nbsp;</a></span>UART5_TWFIFO <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13159">13159</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga13f363bb4b0df38eea17350b01c9701a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13f363bb4b0df38eea17350b01c9701a">&#9670;&nbsp;</a></span>UART5_TWFIFO <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">UART_TWFIFO_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13603">13603</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga3a2dba1c466272935d1468713a5edfe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a2dba1c466272935d1468713a5edfe5">&#9670;&nbsp;</a></span>UART_B1T_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_B1T_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;B1T)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12990">12990</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga87a103f3d6a0d05f6b0c909cfeb7a4d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">&#9670;&nbsp;</a></span>UART_BDH_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BDH_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;BDH)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07905">7905</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga87a103f3d6a0d05f6b0c909cfeb7a4d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">&#9670;&nbsp;</a></span>UART_BDH_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BDH_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;BDH)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12641">12641</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga87a103f3d6a0d05f6b0c909cfeb7a4d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">&#9670;&nbsp;</a></span>UART_BDH_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BDH_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;BDH)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12956">12956</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga76a25b51a88219d40b957fed02d5e196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76a25b51a88219d40b957fed02d5e196">&#9670;&nbsp;</a></span>UART_BDL_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BDL_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;BDL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07906">7906</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga76a25b51a88219d40b957fed02d5e196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76a25b51a88219d40b957fed02d5e196">&#9670;&nbsp;</a></span>UART_BDL_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BDL_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;BDL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12642">12642</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga76a25b51a88219d40b957fed02d5e196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76a25b51a88219d40b957fed02d5e196">&#9670;&nbsp;</a></span>UART_BDL_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BDL_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;BDL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12957">12957</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga10f9aabe3d0f670422c5342bebc3f3e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10f9aabe3d0f670422c5342bebc3f3e2">&#9670;&nbsp;</a></span>UART_C1_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07907">7907</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga10f9aabe3d0f670422c5342bebc3f3e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10f9aabe3d0f670422c5342bebc3f3e2">&#9670;&nbsp;</a></span>UART_C1_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12643">12643</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga10f9aabe3d0f670422c5342bebc3f3e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10f9aabe3d0f670422c5342bebc3f3e2">&#9670;&nbsp;</a></span>UART_C1_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12958">12958</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga3ef76a47d3674e17ffcbf0bfb4ac2680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ef76a47d3674e17ffcbf0bfb4ac2680">&#9670;&nbsp;</a></span>UART_C2_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07908">7908</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga3ef76a47d3674e17ffcbf0bfb4ac2680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ef76a47d3674e17ffcbf0bfb4ac2680">&#9670;&nbsp;</a></span>UART_C2_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12644">12644</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga3ef76a47d3674e17ffcbf0bfb4ac2680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ef76a47d3674e17ffcbf0bfb4ac2680">&#9670;&nbsp;</a></span>UART_C2_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12959">12959</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9a97319347f88dbd676dfa0c5b2bedae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a97319347f88dbd676dfa0c5b2bedae">&#9670;&nbsp;</a></span>UART_C3_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07911">7911</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga9a97319347f88dbd676dfa0c5b2bedae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a97319347f88dbd676dfa0c5b2bedae">&#9670;&nbsp;</a></span>UART_C3_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12647">12647</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9a97319347f88dbd676dfa0c5b2bedae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a97319347f88dbd676dfa0c5b2bedae">&#9670;&nbsp;</a></span>UART_C3_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12962">12962</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa13bbde4cda116273e3a2e1bc92bfa43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa13bbde4cda116273e3a2e1bc92bfa43">&#9670;&nbsp;</a></span>UART_C4_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C4_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07915">7915</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaa13bbde4cda116273e3a2e1bc92bfa43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa13bbde4cda116273e3a2e1bc92bfa43">&#9670;&nbsp;</a></span>UART_C4_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C4_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12651">12651</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa13bbde4cda116273e3a2e1bc92bfa43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa13bbde4cda116273e3a2e1bc92bfa43">&#9670;&nbsp;</a></span>UART_C4_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C4_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12966">12966</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga10c197f6ef00ae71cfd442f046ed8d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10c197f6ef00ae71cfd442f046ed8d00">&#9670;&nbsp;</a></span>UART_C5_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C5_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07916">7916</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga10c197f6ef00ae71cfd442f046ed8d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10c197f6ef00ae71cfd442f046ed8d00">&#9670;&nbsp;</a></span>UART_C5_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C5_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12652">12652</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga10c197f6ef00ae71cfd442f046ed8d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10c197f6ef00ae71cfd442f046ed8d00">&#9670;&nbsp;</a></span>UART_C5_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C5_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12967">12967</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad4a5a27cc5fba4c1ec2142a594009ce8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4a5a27cc5fba4c1ec2142a594009ce8">&#9670;&nbsp;</a></span>UART_C6_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C6_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12987">12987</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga62b94b094e8460ec332a7949fcd3fcbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62b94b094e8460ec332a7949fcd3fcbe">&#9670;&nbsp;</a></span>UART_C7816_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07927">7927</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga62b94b094e8460ec332a7949fcd3fcbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62b94b094e8460ec332a7949fcd3fcbe">&#9670;&nbsp;</a></span>UART_C7816_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12663">12663</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga62b94b094e8460ec332a7949fcd3fcbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62b94b094e8460ec332a7949fcd3fcbe">&#9670;&nbsp;</a></span>UART_C7816_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;C7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12978">12978</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6b3e1791bd0636f6b0476b2031b35e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b3e1791bd0636f6b0476b2031b35e9b">&#9670;&nbsp;</a></span>UART_CFIFO_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07921">7921</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6b3e1791bd0636f6b0476b2031b35e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b3e1791bd0636f6b0476b2031b35e9b">&#9670;&nbsp;</a></span>UART_CFIFO_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12657">12657</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6b3e1791bd0636f6b0476b2031b35e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b3e1791bd0636f6b0476b2031b35e9b">&#9670;&nbsp;</a></span>UART_CFIFO_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12972">12972</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4891ce142a677e3fe0430de5ce453fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4891ce142a677e3fe0430de5ce453fdb">&#9670;&nbsp;</a></span>UART_CPW_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CPW_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CPW)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13001">13001</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7ab320159fa5e0cf0d6526d0bd8ca27c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ab320159fa5e0cf0d6526d0bd8ca27c">&#9670;&nbsp;</a></span>UART_D_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_D_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07912">7912</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga7ab320159fa5e0cf0d6526d0bd8ca27c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ab320159fa5e0cf0d6526d0bd8ca27c">&#9670;&nbsp;</a></span>UART_D_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_D_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12648">12648</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7ab320159fa5e0cf0d6526d0bd8ca27c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ab320159fa5e0cf0d6526d0bd8ca27c">&#9670;&nbsp;</a></span>UART_D_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_D_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12963">12963</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga746dde7932b502b7a75bcc8100a7c750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga746dde7932b502b7a75bcc8100a7c750">&#9670;&nbsp;</a></span>UART_ED_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ED_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ED)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07917">7917</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga746dde7932b502b7a75bcc8100a7c750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga746dde7932b502b7a75bcc8100a7c750">&#9670;&nbsp;</a></span>UART_ED_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ED_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ED)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12653">12653</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga746dde7932b502b7a75bcc8100a7c750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga746dde7932b502b7a75bcc8100a7c750">&#9670;&nbsp;</a></span>UART_ED_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ED_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ED)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12968">12968</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaefdf97fb53ef91d91e7eba96bc455ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefdf97fb53ef91d91e7eba96bc455ba9">&#9670;&nbsp;</a></span>UART_ET7816_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ET7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ET7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07934">7934</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaefdf97fb53ef91d91e7eba96bc455ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefdf97fb53ef91d91e7eba96bc455ba9">&#9670;&nbsp;</a></span>UART_ET7816_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ET7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ET7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12670">12670</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaefdf97fb53ef91d91e7eba96bc455ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefdf97fb53ef91d91e7eba96bc455ba9">&#9670;&nbsp;</a></span>UART_ET7816_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ET7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ET7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12985">12985</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga8e43b652c9487967ee9a68a6647bc0bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e43b652c9487967ee9a68a6647bc0bc">&#9670;&nbsp;</a></span>UART_IE7816_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IE7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;IE7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07928">7928</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga8e43b652c9487967ee9a68a6647bc0bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e43b652c9487967ee9a68a6647bc0bc">&#9670;&nbsp;</a></span>UART_IE7816_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IE7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;IE7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12664">12664</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga8e43b652c9487967ee9a68a6647bc0bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e43b652c9487967ee9a68a6647bc0bc">&#9670;&nbsp;</a></span>UART_IE7816_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IE7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;IE7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12979">12979</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0658d8cbd5e558d379435b6e5147838c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0658d8cbd5e558d379435b6e5147838c">&#9670;&nbsp;</a></span>UART_IE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IE_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;IE)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12995">12995</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga62976343fb3a729419dedc862e71341f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62976343fb3a729419dedc862e71341f">&#9670;&nbsp;</a></span>UART_IR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;IR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07919">7919</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga62976343fb3a729419dedc862e71341f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62976343fb3a729419dedc862e71341f">&#9670;&nbsp;</a></span>UART_IR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;IR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12655">12655</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga62976343fb3a729419dedc862e71341f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62976343fb3a729419dedc862e71341f">&#9670;&nbsp;</a></span>UART_IR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;IR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12970">12970</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga884824f5edc47220e140143df9e5f055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga884824f5edc47220e140143df9e5f055">&#9670;&nbsp;</a></span>UART_IS7816_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IS7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;IS7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07929">7929</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga884824f5edc47220e140143df9e5f055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga884824f5edc47220e140143df9e5f055">&#9670;&nbsp;</a></span>UART_IS7816_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IS7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;IS7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12665">12665</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga884824f5edc47220e140143df9e5f055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga884824f5edc47220e140143df9e5f055">&#9670;&nbsp;</a></span>UART_IS7816_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IS7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;IS7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12980">12980</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga562badf54617cb122aede8a56bbbddb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga562badf54617cb122aede8a56bbbddb9">&#9670;&nbsp;</a></span>UART_MA1_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MA1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MA1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07913">7913</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga562badf54617cb122aede8a56bbbddb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga562badf54617cb122aede8a56bbbddb9">&#9670;&nbsp;</a></span>UART_MA1_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MA1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MA1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12649">12649</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga562badf54617cb122aede8a56bbbddb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga562badf54617cb122aede8a56bbbddb9">&#9670;&nbsp;</a></span>UART_MA1_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MA1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MA1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12964">12964</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1d257c8ddd7eff316cefb8fd1b075a0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d257c8ddd7eff316cefb8fd1b075a0c">&#9670;&nbsp;</a></span>UART_MA2_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MA2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MA2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07914">7914</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1d257c8ddd7eff316cefb8fd1b075a0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d257c8ddd7eff316cefb8fd1b075a0c">&#9670;&nbsp;</a></span>UART_MA2_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MA2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MA2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12650">12650</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1d257c8ddd7eff316cefb8fd1b075a0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d257c8ddd7eff316cefb8fd1b075a0c">&#9670;&nbsp;</a></span>UART_MA2_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MA2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MA2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12965">12965</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaec51e80282719077408dac4dfc3d0ade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec51e80282719077408dac4dfc3d0ade">&#9670;&nbsp;</a></span>UART_MODEM_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MODEM_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MODEM)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07918">7918</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaec51e80282719077408dac4dfc3d0ade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec51e80282719077408dac4dfc3d0ade">&#9670;&nbsp;</a></span>UART_MODEM_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MODEM_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MODEM)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12654">12654</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaec51e80282719077408dac4dfc3d0ade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec51e80282719077408dac4dfc3d0ade">&#9670;&nbsp;</a></span>UART_MODEM_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MODEM_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MODEM)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12969">12969</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf83177e2b3e975b09aacc151b89df1cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf83177e2b3e975b09aacc151b89df1cc">&#9670;&nbsp;</a></span>UART_PCTH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PCTH_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PCTH)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12988">12988</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga3f61eeb8650c6ef84ac49ff50cf4cf40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f61eeb8650c6ef84ac49ff50cf4cf40">&#9670;&nbsp;</a></span>UART_PCTL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PCTL_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PCTL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12989">12989</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0a3d43cb2d3a60682bae6bd0380b5c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a3d43cb2d3a60682bae6bd0380b5c48">&#9670;&nbsp;</a></span>UART_PFIFO_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07920">7920</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga0a3d43cb2d3a60682bae6bd0380b5c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a3d43cb2d3a60682bae6bd0380b5c48">&#9670;&nbsp;</a></span>UART_PFIFO_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12656">12656</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0a3d43cb2d3a60682bae6bd0380b5c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a3d43cb2d3a60682bae6bd0380b5c48">&#9670;&nbsp;</a></span>UART_PFIFO_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12971">12971</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7e211f9f5d058447f9aa5686a793965c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e211f9f5d058447f9aa5686a793965c">&#9670;&nbsp;</a></span>UART_PRE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PRE_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PRE)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12993">12993</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gadc8c7a97ccfeb54323ebd5f3912a27ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc8c7a97ccfeb54323ebd5f3912a27ff">&#9670;&nbsp;</a></span>UART_RCFIFO_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RCFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07926">7926</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gadc8c7a97ccfeb54323ebd5f3912a27ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc8c7a97ccfeb54323ebd5f3912a27ff">&#9670;&nbsp;</a></span>UART_RCFIFO_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RCFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12662">12662</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gadc8c7a97ccfeb54323ebd5f3912a27ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc8c7a97ccfeb54323ebd5f3912a27ff">&#9670;&nbsp;</a></span>UART_RCFIFO_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RCFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12977">12977</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac6db0fd87012da4cf77a4e47e24909d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6db0fd87012da4cf77a4e47e24909d5">&#9670;&nbsp;</a></span>UART_RIDT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RIDT_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RIDT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13002">13002</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga44070efb1a5b9081131b67bff7eb555a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44070efb1a5b9081131b67bff7eb555a">&#9670;&nbsp;</a></span>UART_RPL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RPL_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RPL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12999">12999</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga38f4415e4d8e612e12f5d30dc3fbc1ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38f4415e4d8e612e12f5d30dc3fbc1ea">&#9670;&nbsp;</a></span>UART_RPREL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RPREL_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RPREL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13000">13000</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae268db11fe8d713c544e24683cb910c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae268db11fe8d713c544e24683cb910c3">&#9670;&nbsp;</a></span>UART_RWFIFO_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RWFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RWFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07925">7925</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae268db11fe8d713c544e24683cb910c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae268db11fe8d713c544e24683cb910c3">&#9670;&nbsp;</a></span>UART_RWFIFO_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RWFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RWFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12661">12661</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae268db11fe8d713c544e24683cb910c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae268db11fe8d713c544e24683cb910c3">&#9670;&nbsp;</a></span>UART_RWFIFO_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RWFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RWFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12976">12976</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5ff0eec7fa7a282423d94fc39f143624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ff0eec7fa7a282423d94fc39f143624">&#9670;&nbsp;</a></span>UART_S1_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_S1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="sha256_8c.html#a59c41bcd16cbf3247d426429c3bf8e08">S1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07909">7909</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga5ff0eec7fa7a282423d94fc39f143624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ff0eec7fa7a282423d94fc39f143624">&#9670;&nbsp;</a></span>UART_S1_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_S1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="sha256_8c.html#a59c41bcd16cbf3247d426429c3bf8e08">S1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12645">12645</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5ff0eec7fa7a282423d94fc39f143624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ff0eec7fa7a282423d94fc39f143624">&#9670;&nbsp;</a></span>UART_S1_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_S1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="sha256_8c.html#a59c41bcd16cbf3247d426429c3bf8e08">S1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12960">12960</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0e7d1c8dce2636260ce4ca1c63d622db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e7d1c8dce2636260ce4ca1c63d622db">&#9670;&nbsp;</a></span>UART_S2_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_S2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;S2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07910">7910</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga0e7d1c8dce2636260ce4ca1c63d622db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e7d1c8dce2636260ce4ca1c63d622db">&#9670;&nbsp;</a></span>UART_S2_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_S2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;S2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12646">12646</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0e7d1c8dce2636260ce4ca1c63d622db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e7d1c8dce2636260ce4ca1c63d622db">&#9670;&nbsp;</a></span>UART_S2_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_S2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;S2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12961">12961</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga276b4fe838ad246bb17b8160f7e7daf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga276b4fe838ad246bb17b8160f7e7daf1">&#9670;&nbsp;</a></span>UART_S3_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_S3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;S3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12997">12997</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa728c9b8866c066be1f5df7e935748b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa728c9b8866c066be1f5df7e935748b2">&#9670;&nbsp;</a></span>UART_S4_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_S4_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;S4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12998">12998</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga27f4aecb7347ee9afc43fe1c05102aeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27f4aecb7347ee9afc43fe1c05102aeb">&#9670;&nbsp;</a></span>UART_SDTH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SDTH_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SDTH)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12991">12991</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9c2f746843aca7c15c45e31ab6384a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c2f746843aca7c15c45e31ab6384a80">&#9670;&nbsp;</a></span>UART_SDTL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SDTL_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SDTL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12992">12992</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9944b8403a727f616325aa3cd807c00e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9944b8403a727f616325aa3cd807c00e">&#9670;&nbsp;</a></span>UART_SFIFO_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07922">7922</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga9944b8403a727f616325aa3cd807c00e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9944b8403a727f616325aa3cd807c00e">&#9670;&nbsp;</a></span>UART_SFIFO_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12658">12658</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9944b8403a727f616325aa3cd807c00e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9944b8403a727f616325aa3cd807c00e">&#9670;&nbsp;</a></span>UART_SFIFO_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12973">12973</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5d597a97bb96581bc97287b6f98e2480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d597a97bb96581bc97287b6f98e2480">&#9670;&nbsp;</a></span>UART_TCFIFO_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TCFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07924">7924</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga5d597a97bb96581bc97287b6f98e2480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d597a97bb96581bc97287b6f98e2480">&#9670;&nbsp;</a></span>UART_TCFIFO_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TCFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12660">12660</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5d597a97bb96581bc97287b6f98e2480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d597a97bb96581bc97287b6f98e2480">&#9670;&nbsp;</a></span>UART_TCFIFO_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TCFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12975">12975</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2378bca75104e3327af5c462eb2fe468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2378bca75104e3327af5c462eb2fe468">&#9670;&nbsp;</a></span>UART_TIDT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TIDT_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TIDT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13003">13003</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga16dd72699996ee468e67fc1d69b4df0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16dd72699996ee468e67fc1d69b4df0a">&#9670;&nbsp;</a></span>UART_TL7816_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TL7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TL7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07935">7935</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga16dd72699996ee468e67fc1d69b4df0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16dd72699996ee468e67fc1d69b4df0a">&#9670;&nbsp;</a></span>UART_TL7816_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TL7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TL7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12671">12671</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga16dd72699996ee468e67fc1d69b4df0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16dd72699996ee468e67fc1d69b4df0a">&#9670;&nbsp;</a></span>UART_TL7816_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TL7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TL7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12986">12986</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0549d45c0dfc2b81d321c5f075e4b19d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0549d45c0dfc2b81d321c5f075e4b19d">&#9670;&nbsp;</a></span>UART_TPL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TPL_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TPL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12994">12994</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0c8f0b867baf783c1e07ce608fa1dac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c8f0b867baf783c1e07ce608fa1dac6">&#9670;&nbsp;</a></span>UART_TWFIFO_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TWFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TWFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07923">7923</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga0c8f0b867baf783c1e07ce608fa1dac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c8f0b867baf783c1e07ce608fa1dac6">&#9670;&nbsp;</a></span>UART_TWFIFO_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TWFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TWFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12659">12659</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0c8f0b867baf783c1e07ce608fa1dac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c8f0b867baf783c1e07ce608fa1dac6">&#9670;&nbsp;</a></span>UART_TWFIFO_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TWFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TWFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12974">12974</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4c661900cbfefca0b361cefafd3b3c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c661900cbfefca0b361cefafd3b3c19">&#9670;&nbsp;</a></span>UART_WB_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WB_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12996">12996</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf842f91d9419613faa85e85569a7bf0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf842f91d9419613faa85e85569a7bf0d">&#9670;&nbsp;</a></span>UART_WF7816_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WF7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WF7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07933">7933</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf842f91d9419613faa85e85569a7bf0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf842f91d9419613faa85e85569a7bf0d">&#9670;&nbsp;</a></span>UART_WF7816_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WF7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WF7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12669">12669</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf842f91d9419613faa85e85569a7bf0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf842f91d9419613faa85e85569a7bf0d">&#9670;&nbsp;</a></span>UART_WF7816_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WF7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WF7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12984">12984</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gabd67cec72a6d396f76a90cdbc3a3da41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd67cec72a6d396f76a90cdbc3a3da41">&#9670;&nbsp;</a></span>UART_WN7816_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WN7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WN7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07932">7932</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gabd67cec72a6d396f76a90cdbc3a3da41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd67cec72a6d396f76a90cdbc3a3da41">&#9670;&nbsp;</a></span>UART_WN7816_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WN7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WN7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12668">12668</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gabd67cec72a6d396f76a90cdbc3a3da41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd67cec72a6d396f76a90cdbc3a3da41">&#9670;&nbsp;</a></span>UART_WN7816_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WN7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WN7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12983">12983</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga97ce4d3dc0212a912c19407409bf7c86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97ce4d3dc0212a912c19407409bf7c86">&#9670;&nbsp;</a></span>UART_WP7816T0_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WP7816T0_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WP7816T0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07930">7930</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga97ce4d3dc0212a912c19407409bf7c86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97ce4d3dc0212a912c19407409bf7c86">&#9670;&nbsp;</a></span>UART_WP7816T0_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WP7816T0_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WP7816T0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12666">12666</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga97ce4d3dc0212a912c19407409bf7c86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97ce4d3dc0212a912c19407409bf7c86">&#9670;&nbsp;</a></span>UART_WP7816T0_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WP7816T0_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WP7816T0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12981">12981</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2347fc1eb0a78f54ad7832c3bf294be0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2347fc1eb0a78f54ad7832c3bf294be0">&#9670;&nbsp;</a></span>UART_WP7816T1_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WP7816T1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WP7816T1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07931">7931</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga2347fc1eb0a78f54ad7832c3bf294be0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2347fc1eb0a78f54ad7832c3bf294be0">&#9670;&nbsp;</a></span>UART_WP7816T1_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WP7816T1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WP7816T1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12667">12667</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2347fc1eb0a78f54ad7832c3bf294be0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2347fc1eb0a78f54ad7832c3bf294be0">&#9670;&nbsp;</a></span>UART_WP7816T1_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WP7816T1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WP7816T1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12982">12982</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:54 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
