

================================================================
== Vitis HLS Report for 'forward_1_Pipeline_VITIS_LOOP_48_26'
================================================================
* Date:           Mon Dec 26 02:54:27 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.240 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      819|      819|  4.292 us|  4.292 us|  819|  819|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_48_2  |      817|      817|       587|         33|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    578|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   10|     978|   1518|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1741|    -|
|Register         |        -|    -|    7596|   1856|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   10|    8574|   5693|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       8|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_9_full_dsp_1_U83  |fadd_32ns_32ns_32_9_full_dsp_1  |        0|   2|  324|  433|    0|
    |fadd_32ns_32ns_32_9_full_dsp_1_U84  |fadd_32ns_32ns_32_9_full_dsp_1  |        0|   2|  324|  433|    0|
    |fmul_32ns_32ns_32_6_max_dsp_1_U85   |fmul_32ns_32ns_32_6_max_dsp_1   |        0|   3|  165|  326|    0|
    |fmul_32ns_32ns_32_6_max_dsp_1_U86   |fmul_32ns_32ns_32_6_max_dsp_1   |        0|   3|  165|  326|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  10|  978| 1518|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln48_fu_1728_p2         |         +|   0|  0|   6|           4|           1|
    |ap_block_pp0_stage25_01001  |       and|   0|  0|   1|           1|           1|
    |icmp_ln48_fu_1722_p2        |      icmp|   0|  0|   2|           4|           5|
    |or_ln51_100_fu_2149_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_101_fu_2159_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_102_fu_2169_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_103_fu_2179_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_104_fu_2189_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_105_fu_2199_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_106_fu_2209_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_107_fu_2219_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_108_fu_2229_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_109_fu_2239_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_110_fu_2249_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_111_fu_2259_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_112_fu_2269_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_113_fu_2279_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_114_fu_2289_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_115_fu_2299_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_116_fu_2309_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_117_fu_2319_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_118_fu_2329_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_119_fu_2339_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_120_fu_2349_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_121_fu_2359_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_122_fu_2369_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_123_fu_2379_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_124_fu_2389_p2      |        or|   0|  0|   9|           9|           6|
    |or_ln51_63_fu_1779_p2       |        or|   0|  0|   9|           9|           2|
    |or_ln51_64_fu_1789_p2       |        or|   0|  0|   9|           9|           2|
    |or_ln51_65_fu_1799_p2       |        or|   0|  0|   9|           9|           3|
    |or_ln51_66_fu_1809_p2       |        or|   0|  0|   9|           9|           3|
    |or_ln51_67_fu_1819_p2       |        or|   0|  0|   9|           9|           3|
    |or_ln51_68_fu_1829_p2       |        or|   0|  0|   9|           9|           3|
    |or_ln51_69_fu_1839_p2       |        or|   0|  0|   9|           9|           4|
    |or_ln51_70_fu_1849_p2       |        or|   0|  0|   9|           9|           4|
    |or_ln51_71_fu_1859_p2       |        or|   0|  0|   9|           9|           4|
    |or_ln51_72_fu_1869_p2       |        or|   0|  0|   9|           9|           4|
    |or_ln51_73_fu_1879_p2       |        or|   0|  0|   9|           9|           4|
    |or_ln51_74_fu_1889_p2       |        or|   0|  0|   9|           9|           4|
    |or_ln51_75_fu_1899_p2       |        or|   0|  0|   9|           9|           4|
    |or_ln51_76_fu_1909_p2       |        or|   0|  0|   9|           9|           4|
    |or_ln51_77_fu_1919_p2       |        or|   0|  0|   9|           9|           5|
    |or_ln51_78_fu_1929_p2       |        or|   0|  0|   9|           9|           5|
    |or_ln51_79_fu_1939_p2       |        or|   0|  0|   9|           9|           5|
    |or_ln51_80_fu_1949_p2       |        or|   0|  0|   9|           9|           5|
    |or_ln51_81_fu_1959_p2       |        or|   0|  0|   9|           9|           5|
    |or_ln51_82_fu_1969_p2       |        or|   0|  0|   9|           9|           5|
    |or_ln51_83_fu_1979_p2       |        or|   0|  0|   9|           9|           5|
    |or_ln51_84_fu_1989_p2       |        or|   0|  0|   9|           9|           5|
    |or_ln51_85_fu_1999_p2       |        or|   0|  0|   9|           9|           5|
    |or_ln51_86_fu_2009_p2       |        or|   0|  0|   9|           9|           5|
    |or_ln51_87_fu_2019_p2       |        or|   0|  0|   9|           9|           5|
    |or_ln51_88_fu_2029_p2       |        or|   0|  0|   9|           9|           5|
    |or_ln51_89_fu_2039_p2       |        or|   0|  0|   9|           9|           5|
    |or_ln51_90_fu_2049_p2       |        or|   0|  0|   9|           9|           5|
    |or_ln51_91_fu_2059_p2       |        or|   0|  0|   9|           9|           5|
    |or_ln51_92_fu_2069_p2       |        or|   0|  0|   9|           9|           5|
    |or_ln51_93_fu_2079_p2       |        or|   0|  0|   9|           9|           6|
    |or_ln51_94_fu_2089_p2       |        or|   0|  0|   9|           9|           6|
    |or_ln51_95_fu_2099_p2       |        or|   0|  0|   9|           9|           6|
    |or_ln51_96_fu_2109_p2       |        or|   0|  0|   9|           9|           6|
    |or_ln51_97_fu_2119_p2       |        or|   0|  0|   9|           9|           6|
    |or_ln51_98_fu_2129_p2       |        or|   0|  0|   9|           9|           6|
    |or_ln51_99_fu_2139_p2       |        or|   0|  0|   9|           9|           6|
    |or_ln51_fu_1769_p2          |        or|   0|  0|   9|           9|           1|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 578|         577|         330|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------+-----+-----------+-----+-----------+
    |                           Name                           | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                 |  153|         34|    1|         34|
    |ap_done_int                                               |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                   |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                   |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter17                                  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg                         |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg                         |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg                         |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg                         |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg                         |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg                         |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg                         |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg                          |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg                          |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg                          |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg                          |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg                          |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg                          |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg                          |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg                          |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg                          |    9|          2|    1|          2|
    |ap_sig_allocacmp_i                                        |    9|          2|    4|          8|
    |grp_fu_1423_p0                                            |   61|         15|   32|        480|
    |grp_fu_1423_p1                                            |  153|         34|   32|       1088|
    |grp_fu_1427_p0                                            |   57|         14|   32|        448|
    |grp_fu_1427_p1                                            |  145|         32|   32|       1024|
    |grp_fu_1431_p0                                            |   53|         13|   32|        416|
    |grp_fu_1431_p1                                            |   65|         16|   32|        512|
    |grp_fu_1435_p0                                            |   45|         11|   32|        352|
    |grp_fu_1435_p1                                            |   49|         12|   32|        384|
    |i_3_fu_298                                                |    9|          2|    4|          8|
    |mid_blk_n                                                 |    9|          2|    1|          2|
    |net_next_next_next_next_first_node2_first_param_address0  |  153|         34|   10|        340|
    |net_next_next_next_next_first_node2_first_param_address1  |  149|         33|   10|        330|
    |reg_1445                                                  |    9|          2|   32|         64|
    |reg_1457                                                  |    9|          2|   32|         64|
    |reg_1474                                                  |    9|          2|   32|         64|
    |reg_1481                                                  |    9|          2|   32|         64|
    |reg_1498                                                  |    9|          2|   32|         64|
    |reg_1505                                                  |    9|          2|   32|         64|
    |reg_1512                                                  |    9|          2|   32|         64|
    |reg_1519                                                  |    9|          2|   32|         64|
    |reg_1526                                                  |    9|          2|   32|         64|
    |reg_1533                                                  |    9|          2|   32|         64|
    |reg_1540                                                  |    9|          2|   32|         64|
    |reg_1547                                                  |    9|          2|   32|         64|
    |reg_1554                                                  |    9|          2|   32|         64|
    |reg_1561                                                  |    9|          2|   32|         64|
    |reg_1568                                                  |    9|          2|   32|         64|
    |reg_1575                                                  |    9|          2|   32|         64|
    |reg_1582                                                  |    9|          2|   32|         64|
    |x_address0                                                |  149|         33|    6|        198|
    |x_address1                                                |  149|         33|    6|        198|
    +----------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                     | 1741|        394|  862|       6950|
    +----------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                         |  33|   0|   33|          0|
    |ap_done_reg                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                                  |   1|   0|    1|          0|
    |i_3_fu_298                                                        |   4|   0|    4|          0|
    |icmp_ln48_reg_2421                                                |   1|   0|    1|          0|
    |mul19_i_i_10_reg_2807                                             |  32|   0|   32|          0|
    |mul19_i_i_11_reg_2812                                             |  32|   0|   32|          0|
    |mul19_i_i_12_reg_2837                                             |  32|   0|   32|          0|
    |mul19_i_i_13_reg_2842                                             |  32|   0|   32|          0|
    |mul19_i_i_14_reg_2867                                             |  32|   0|   32|          0|
    |mul19_i_i_15_reg_2872                                             |  32|   0|   32|          0|
    |mul19_i_i_16_reg_2897                                             |  32|   0|   32|          0|
    |mul19_i_i_17_reg_2902                                             |  32|   0|   32|          0|
    |mul19_i_i_18_reg_2927                                             |  32|   0|   32|          0|
    |mul19_i_i_19_reg_2932                                             |  32|   0|   32|          0|
    |mul19_i_i_1_reg_2657                                              |  32|   0|   32|          0|
    |mul19_i_i_20_reg_2957                                             |  32|   0|   32|          0|
    |mul19_i_i_21_reg_2962                                             |  32|   0|   32|          0|
    |mul19_i_i_22_reg_2987                                             |  32|   0|   32|          0|
    |mul19_i_i_23_reg_2992                                             |  32|   0|   32|          0|
    |mul19_i_i_24_reg_3017                                             |  32|   0|   32|          0|
    |mul19_i_i_25_reg_3022                                             |  32|   0|   32|          0|
    |mul19_i_i_26_reg_3047                                             |  32|   0|   32|          0|
    |mul19_i_i_27_reg_3052                                             |  32|   0|   32|          0|
    |mul19_i_i_28_reg_3077                                             |  32|   0|   32|          0|
    |mul19_i_i_29_reg_3082                                             |  32|   0|   32|          0|
    |mul19_i_i_2_reg_2662                                              |  32|   0|   32|          0|
    |mul19_i_i_30_reg_3107                                             |  32|   0|   32|          0|
    |mul19_i_i_31_reg_3112                                             |  32|   0|   32|          0|
    |mul19_i_i_32_reg_3137                                             |  32|   0|   32|          0|
    |mul19_i_i_33_reg_3142                                             |  32|   0|   32|          0|
    |mul19_i_i_34_reg_3167                                             |  32|   0|   32|          0|
    |mul19_i_i_35_reg_3172                                             |  32|   0|   32|          0|
    |mul19_i_i_36_reg_3197                                             |  32|   0|   32|          0|
    |mul19_i_i_37_reg_3202                                             |  32|   0|   32|          0|
    |mul19_i_i_38_reg_3227                                             |  32|   0|   32|          0|
    |mul19_i_i_39_reg_3232                                             |  32|   0|   32|          0|
    |mul19_i_i_3_reg_2687                                              |  32|   0|   32|          0|
    |mul19_i_i_40_reg_3257                                             |  32|   0|   32|          0|
    |mul19_i_i_41_reg_3262                                             |  32|   0|   32|          0|
    |mul19_i_i_42_reg_3287                                             |  32|   0|   32|          0|
    |mul19_i_i_43_reg_3292                                             |  32|   0|   32|          0|
    |mul19_i_i_44_reg_3317                                             |  32|   0|   32|          0|
    |mul19_i_i_45_reg_3322                                             |  32|   0|   32|          0|
    |mul19_i_i_46_reg_3347                                             |  32|   0|   32|          0|
    |mul19_i_i_47_reg_3352                                             |  32|   0|   32|          0|
    |mul19_i_i_48_reg_3372                                             |  32|   0|   32|          0|
    |mul19_i_i_49_reg_3377                                             |  32|   0|   32|          0|
    |mul19_i_i_4_reg_2692                                              |  32|   0|   32|          0|
    |mul19_i_i_4_reg_2692_pp0_iter1_reg                                |  32|   0|   32|          0|
    |mul19_i_i_50_reg_3402                                             |  32|   0|   32|          0|
    |mul19_i_i_51_reg_3407                                             |  32|   0|   32|          0|
    |mul19_i_i_52_reg_3417                                             |  32|   0|   32|          0|
    |mul19_i_i_53_reg_3422                                             |  32|   0|   32|          0|
    |mul19_i_i_54_reg_3427                                             |  32|   0|   32|          0|
    |mul19_i_i_55_reg_3432                                             |  32|   0|   32|          0|
    |mul19_i_i_56_reg_3437                                             |  32|   0|   32|          0|
    |mul19_i_i_57_reg_3442                                             |  32|   0|   32|          0|
    |mul19_i_i_58_reg_3447                                             |  32|   0|   32|          0|
    |mul19_i_i_59_reg_3452                                             |  32|   0|   32|          0|
    |mul19_i_i_5_reg_2717                                              |  32|   0|   32|          0|
    |mul19_i_i_5_reg_2717_pp0_iter1_reg                                |  32|   0|   32|          0|
    |mul19_i_i_60_reg_3457                                             |  32|   0|   32|          0|
    |mul19_i_i_61_reg_3462                                             |  32|   0|   32|          0|
    |mul19_i_i_62_reg_3467                                             |  32|   0|   32|          0|
    |mul19_i_i_6_reg_2722                                              |  32|   0|   32|          0|
    |mul19_i_i_6_reg_2722_pp0_iter1_reg                                |  32|   0|   32|          0|
    |mul19_i_i_7_reg_2747                                              |  32|   0|   32|          0|
    |mul19_i_i_8_reg_2752                                              |  32|   0|   32|          0|
    |mul19_i_i_9_reg_2777                                              |  32|   0|   32|          0|
    |mul19_i_i_reg_2632                                                |  32|   0|   32|          0|
    |mul19_i_i_s_reg_2782                                              |  32|   0|   32|          0|
    |net_next_next_next_next_first_node2_first_param_load_61_reg_3382  |  32|   0|   32|          0|
    |net_next_next_next_next_first_node2_first_param_load_62_reg_3387  |  32|   0|   32|          0|
    |net_next_next_next_next_first_node2_first_param_load_63_reg_3412  |  32|   0|   32|          0|
    |reg_1439                                                          |  32|   0|   32|          0|
    |reg_1445                                                          |  32|   0|   32|          0|
    |reg_1451                                                          |  32|   0|   32|          0|
    |reg_1457                                                          |  32|   0|   32|          0|
    |reg_1464                                                          |  32|   0|   32|          0|
    |reg_1469                                                          |  32|   0|   32|          0|
    |reg_1474                                                          |  32|   0|   32|          0|
    |reg_1481                                                          |  32|   0|   32|          0|
    |reg_1488                                                          |  32|   0|   32|          0|
    |reg_1493                                                          |  32|   0|   32|          0|
    |reg_1498                                                          |  32|   0|   32|          0|
    |reg_1505                                                          |  32|   0|   32|          0|
    |reg_1512                                                          |  32|   0|   32|          0|
    |reg_1519                                                          |  32|   0|   32|          0|
    |reg_1526                                                          |  32|   0|   32|          0|
    |reg_1533                                                          |  32|   0|   32|          0|
    |reg_1540                                                          |  32|   0|   32|          0|
    |reg_1547                                                          |  32|   0|   32|          0|
    |reg_1554                                                          |  32|   0|   32|          0|
    |reg_1561                                                          |  32|   0|   32|          0|
    |reg_1568                                                          |  32|   0|   32|          0|
    |reg_1575                                                          |  32|   0|   32|          0|
    |reg_1582                                                          |  32|   0|   32|          0|
    |reg_1589                                                          |  32|   0|   32|          0|
    |reg_1594                                                          |  32|   0|   32|          0|
    |reg_1599                                                          |  32|   0|   32|          0|
    |reg_1604                                                          |  32|   0|   32|          0|
    |reg_1609                                                          |  32|   0|   32|          0|
    |reg_1614                                                          |  32|   0|   32|          0|
    |reg_1619                                                          |  32|   0|   32|          0|
    |reg_1625                                                          |  32|   0|   32|          0|
    |reg_1630                                                          |  32|   0|   32|          0|
    |reg_1635                                                          |  32|   0|   32|          0|
    |reg_1640                                                          |  32|   0|   32|          0|
    |reg_1646                                                          |  32|   0|   32|          0|
    |reg_1651                                                          |  32|   0|   32|          0|
    |reg_1656                                                          |  32|   0|   32|          0|
    |reg_1661                                                          |  32|   0|   32|          0|
    |reg_1667                                                          |  32|   0|   32|          0|
    |reg_1672                                                          |  32|   0|   32|          0|
    |reg_1677                                                          |  32|   0|   32|          0|
    |reg_1682                                                          |  32|   0|   32|          0|
    |reg_1688                                                          |  32|   0|   32|          0|
    |reg_1693                                                          |  32|   0|   32|          0|
    |reg_1698                                                          |  32|   0|   32|          0|
    |reg_1704                                                          |  32|   0|   32|          0|
    |reg_1709                                                          |  32|   0|   32|          0|
    |tmp_s_reg_2430                                                    |   3|   0|    9|          6|
    |x_load_61_reg_3362                                                |  32|   0|   32|          0|
    |x_load_63_reg_3397                                                |  32|   0|   32|          0|
    |icmp_ln48_reg_2421                                                |  64|  32|    1|          0|
    |mul19_i_i_10_reg_2807                                             |  64|  32|   32|          0|
    |mul19_i_i_11_reg_2812                                             |  64|  32|   32|          0|
    |mul19_i_i_12_reg_2837                                             |  64|  32|   32|          0|
    |mul19_i_i_13_reg_2842                                             |  64|  32|   32|          0|
    |mul19_i_i_14_reg_2867                                             |  64|  32|   32|          0|
    |mul19_i_i_15_reg_2872                                             |  64|  32|   32|          0|
    |mul19_i_i_16_reg_2897                                             |  64|  32|   32|          0|
    |mul19_i_i_17_reg_2902                                             |  64|  32|   32|          0|
    |mul19_i_i_18_reg_2927                                             |  64|  32|   32|          0|
    |mul19_i_i_19_reg_2932                                             |  64|  32|   32|          0|
    |mul19_i_i_20_reg_2957                                             |  64|  32|   32|          0|
    |mul19_i_i_21_reg_2962                                             |  64|  32|   32|          0|
    |mul19_i_i_22_reg_2987                                             |  64|  32|   32|          0|
    |mul19_i_i_23_reg_2992                                             |  64|  32|   32|          0|
    |mul19_i_i_24_reg_3017                                             |  64|  32|   32|          0|
    |mul19_i_i_25_reg_3022                                             |  64|  32|   32|          0|
    |mul19_i_i_26_reg_3047                                             |  64|  32|   32|          0|
    |mul19_i_i_27_reg_3052                                             |  64|  32|   32|          0|
    |mul19_i_i_28_reg_3077                                             |  64|  32|   32|          0|
    |mul19_i_i_29_reg_3082                                             |  64|  32|   32|          0|
    |mul19_i_i_30_reg_3107                                             |  64|  32|   32|          0|
    |mul19_i_i_31_reg_3112                                             |  64|  32|   32|          0|
    |mul19_i_i_32_reg_3137                                             |  64|  32|   32|          0|
    |mul19_i_i_33_reg_3142                                             |  64|  32|   32|          0|
    |mul19_i_i_34_reg_3167                                             |  64|  32|   32|          0|
    |mul19_i_i_35_reg_3172                                             |  64|  32|   32|          0|
    |mul19_i_i_36_reg_3197                                             |  64|  32|   32|          0|
    |mul19_i_i_37_reg_3202                                             |  64|  32|   32|          0|
    |mul19_i_i_38_reg_3227                                             |  64|  32|   32|          0|
    |mul19_i_i_39_reg_3232                                             |  64|  32|   32|          0|
    |mul19_i_i_40_reg_3257                                             |  64|  32|   32|          0|
    |mul19_i_i_41_reg_3262                                             |  64|  32|   32|          0|
    |mul19_i_i_42_reg_3287                                             |  64|  32|   32|          0|
    |mul19_i_i_43_reg_3292                                             |  64|  32|   32|          0|
    |mul19_i_i_44_reg_3317                                             |  64|  32|   32|          0|
    |mul19_i_i_45_reg_3322                                             |  64|  32|   32|          0|
    |mul19_i_i_46_reg_3347                                             |  64|  32|   32|          0|
    |mul19_i_i_47_reg_3352                                             |  64|  32|   32|          0|
    |mul19_i_i_48_reg_3372                                             |  64|  32|   32|          0|
    |mul19_i_i_49_reg_3377                                             |  64|  32|   32|          0|
    |mul19_i_i_50_reg_3402                                             |  64|  32|   32|          0|
    |mul19_i_i_51_reg_3407                                             |  64|  32|   32|          0|
    |mul19_i_i_52_reg_3417                                             |  64|  32|   32|          0|
    |mul19_i_i_53_reg_3422                                             |  64|  32|   32|          0|
    |mul19_i_i_54_reg_3427                                             |  64|  32|   32|          0|
    |mul19_i_i_55_reg_3432                                             |  64|  32|   32|          0|
    |mul19_i_i_56_reg_3437                                             |  64|  32|   32|          0|
    |mul19_i_i_57_reg_3442                                             |  64|  32|   32|          0|
    |mul19_i_i_58_reg_3447                                             |  64|  32|   32|          0|
    |mul19_i_i_59_reg_3452                                             |  64|  32|   32|          0|
    |mul19_i_i_60_reg_3457                                             |  64|  32|   32|          0|
    |mul19_i_i_61_reg_3462                                             |  64|  32|   32|          0|
    |mul19_i_i_62_reg_3467                                             |  64|  32|   32|          0|
    |mul19_i_i_7_reg_2747                                              |  64|  32|   32|          0|
    |mul19_i_i_8_reg_2752                                              |  64|  32|   32|          0|
    |mul19_i_i_9_reg_2777                                              |  64|  32|   32|          0|
    |mul19_i_i_s_reg_2782                                              |  64|  32|   32|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             |7596|1856| 5715|          6|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|                         RTL Ports                        | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+----------------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                                                    |   in|    1|  ap_ctrl_hs|              forward.1_Pipeline_VITIS_LOOP_48_26|  return value|
|ap_rst                                                    |   in|    1|  ap_ctrl_hs|              forward.1_Pipeline_VITIS_LOOP_48_26|  return value|
|ap_start                                                  |   in|    1|  ap_ctrl_hs|              forward.1_Pipeline_VITIS_LOOP_48_26|  return value|
|ap_done                                                   |  out|    1|  ap_ctrl_hs|              forward.1_Pipeline_VITIS_LOOP_48_26|  return value|
|ap_idle                                                   |  out|    1|  ap_ctrl_hs|              forward.1_Pipeline_VITIS_LOOP_48_26|  return value|
|ap_ready                                                  |  out|    1|  ap_ctrl_hs|              forward.1_Pipeline_VITIS_LOOP_48_26|  return value|
|x_address0                                                |  out|    6|   ap_memory|                                                x|         array|
|x_ce0                                                     |  out|    1|   ap_memory|                                                x|         array|
|x_q0                                                      |   in|   32|   ap_memory|                                                x|         array|
|x_address1                                                |  out|    6|   ap_memory|                                                x|         array|
|x_ce1                                                     |  out|    1|   ap_memory|                                                x|         array|
|x_q1                                                      |   in|   32|   ap_memory|                                                x|         array|
|mid_din                                                   |  out|   32|     ap_fifo|                                              mid|       pointer|
|mid_full_n                                                |   in|    1|     ap_fifo|                                              mid|       pointer|
|mid_write                                                 |  out|    1|     ap_fifo|                                              mid|       pointer|
|net_next_next_next_next_first_node2_first_param_address0  |  out|   10|   ap_memory|  net_next_next_next_next_first_node2_first_param|         array|
|net_next_next_next_next_first_node2_first_param_ce0       |  out|    1|   ap_memory|  net_next_next_next_next_first_node2_first_param|         array|
|net_next_next_next_next_first_node2_first_param_q0        |   in|   32|   ap_memory|  net_next_next_next_next_first_node2_first_param|         array|
|net_next_next_next_next_first_node2_first_param_address1  |  out|   10|   ap_memory|  net_next_next_next_next_first_node2_first_param|         array|
|net_next_next_next_next_first_node2_first_param_ce1       |  out|    1|   ap_memory|  net_next_next_next_next_first_node2_first_param|         array|
|net_next_next_next_next_first_node2_first_param_q1        |   in|   32|   ap_memory|  net_next_next_next_next_first_node2_first_param|         array|
+----------------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

