do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:51 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 20:36:51 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:51 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 20:36:53 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:53 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 20:36:54 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:54 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 20:36:55 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:55 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 20:36:56 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:56 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 20:36:56 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:56 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 20:36:57 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:57 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 20:36:58 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:58 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 20:36:58 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:58 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 20:36:59 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:59 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 20:36:59 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:00 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 20:37:00 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:00 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 20:37:02 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 20:37:02 on Sep 16,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) pipelined_adder_tree.sv(89): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/pipelined_adder_tree_testbench/dut/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft62jjv9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft62jjv9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : pipelined_adder_tree.sv(114)
#    Time: 600 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at pipelined_adder_tree.sv line 114
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/pipelined_adder_tree_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:03 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 20:40:04 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:04 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 20:40:05 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:05 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 20:40:06 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:06 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 20:40:07 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:07 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 20:40:08 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:08 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 20:40:09 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:09 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 20:40:09 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:09 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 20:40:10 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:10 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 20:40:10 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:11 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 20:40:11 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:11 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 20:40:12 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:12 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 20:40:12 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:12 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 20:40:14 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 20:40:44 on Sep 16,2020, Elapsed time: 0:03:42
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 20:40:44 on Sep 16,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) pipelined_adder_tree.sv(90): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft6hid2z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6hid2z
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : pipelined_adder_tree.sv(115)
#    Time: 600 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at pipelined_adder_tree.sv line 115
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:38 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:03:38 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:38 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:03:39 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:39 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:03:40 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:40 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# ** Error: ./encoding_module.sv(26): (vlog-2730) Undefined variable: 'out_temp'.
# ** Error: ./encoding_module.sv(34): (vlog-2730) Undefined variable: 'out_temp'.
# -- Compiling module encoding_testbench
# End time: 21:03:41 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 10
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./encoding_module.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:17 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:04:18 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:18 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:04:19 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:19 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:04:20 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:20 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:04:21 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:21 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:04:22 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:22 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:04:22 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:23 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:04:23 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:23 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:04:24 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:24 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:04:24 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:24 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:04:25 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:25 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:04:25 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:26 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:04:26 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:26 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:04:28 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 21:04:30 on Sep 16,2020, Elapsed time: 0:23:46
# Errors: 5, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_testbench 
# Start time: 21:04:30 on Sep 16,2020
# Loading sv_std.std
# Loading work.mux_accumulator_testbench
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) accumulator.sv(35): [PCDPC] - Port size (16) does not match connection size (32) for port 'prev_result'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut File: accumulator.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft4thqnb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4thqnb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : accumulator.sv(70)
#    Time: 700 ps  Iteration: 1  Instance: /mux_accumulator_testbench
# Break in Module mux_accumulator_testbench at accumulator.sv line 70
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:45 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:06:46 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:46 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:06:47 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:47 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:06:48 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:48 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:06:49 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:49 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:06:50 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:50 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:06:51 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:51 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:06:51 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:51 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:06:52 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:52 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:06:53 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:53 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:06:53 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:53 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:06:54 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:54 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:06:54 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:54 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:06:56 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 21:06:59 on Sep 16,2020, Elapsed time: 0:02:29
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 21:06:59 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/encoding_testbench/dut/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfthm0gdz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthm0gdz
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(73)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:26 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:08:27 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:27 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:08:28 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:28 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:08:29 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:29 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:08:30 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:30 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:08:31 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:31 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:08:32 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:32 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:08:32 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:32 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:08:33 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:33 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:08:34 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:34 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:08:34 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:34 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:08:35 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:35 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:08:36 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:36 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:08:38 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 21:08:41 on Sep 16,2020, Elapsed time: 0:01:42
# Errors: 0, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 21:08:41 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) encoding_module.sv(14): Variable '/encoding_testbench/dut/out_temp_out', driven via a port connection, is multiply driven. See encoding_module.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft99zc9c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft99zc9c
# ** Error: (vish-4014) No objects found matching '/encoding_testbench/dut/out_temp'.
# Executing ONERROR command at macro ./encoding_wave.do line 9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(73)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:04 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:09:04 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:04 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:09:06 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:06 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:09:07 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:07 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:09:08 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:08 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:09:09 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:09 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:09:09 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:09 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:09:10 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:10 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:09:11 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:11 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:09:11 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:11 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:09:12 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:12 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:09:13 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:13 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:09:13 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:13 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:09:15 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 21:09:18 on Sep 16,2020, Elapsed time: 0:00:37
# Errors: 3, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 21:09:18 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(19): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft96scsv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft96scsv
# ** Error: (vish-4014) No objects found matching '/encoding_testbench/dut/out_temp'.
# Executing ONERROR command at macro ./encoding_wave.do line 9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(73)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:47 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:09:48 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:48 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:09:50 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:50 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:09:51 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:51 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:09:52 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:52 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:09:53 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:53 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:09:54 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:54 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:09:54 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:54 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:09:55 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:55 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:09:55 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:56 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:09:56 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:56 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:09:57 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:57 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:09:57 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:57 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:09:59 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 21:10:04 on Sep 16,2020, Elapsed time: 0:00:46
# Errors: 3, Warnings: 19
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 21:10:04 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftkgaade".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkgaade
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(70)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 70
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:21 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:10:22 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:22 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:10:24 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:24 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:10:25 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:25 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:10:26 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:26 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:10:27 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:27 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:10:28 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:28 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:10:28 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:28 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:10:29 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:29 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:10:30 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:30 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:10:30 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:30 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:10:31 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:31 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:10:32 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:32 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:10:33 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:10:46 on Sep 16,2020, Elapsed time: 0:00:42
# Errors: 0, Warnings: 19
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 21:10:46 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/encoding_testbench/dut/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftdw5n3v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdw5n3v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(73)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:33 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:12:34 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:34 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:12:35 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:12:36 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:12:37 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:37 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:12:38 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:38 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:12:39 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:39 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:12:40 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:40 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:12:40 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:40 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:12:41 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:41 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:12:42 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:42 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:12:42 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:42 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:12:43 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:43 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:12:45 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 21:12:49 on Sep 16,2020, Elapsed time: 0:02:03
# Errors: 0, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 21:12:49 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/encoding_testbench/dut/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftica40i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftica40i
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(73)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:39 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:15:40 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:40 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:15:41 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:41 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:15:42 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:42 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# ** Error: ./encoding_module.sv(33): (vlog-2730) Undefined variable: 'out_temp'.
# -- Compiling module encoding_testbench
# End time: 21:15:43 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 10
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./encoding_module.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:57 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:15:59 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:59 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:16:00 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:00 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:16:01 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:01 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:16:02 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:02 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:16:03 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:03 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:16:03 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:04 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:16:04 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:04 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:16:05 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:05 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:16:05 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:05 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:16:06 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:06 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:16:07 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:07 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:16:07 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:07 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:16:09 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 21:16:14 on Sep 16,2020, Elapsed time: 0:03:25
# Errors: 4, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 21:16:14 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfthzgay3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthzgay3
# ** Error: (vish-4014) No objects found matching '/encoding_testbench/dut/out_temp'.
# Executing ONERROR command at macro ./encoding_wave.do line 9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(75)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 75
add wave -position insertpoint  \
sim:/encoding_testbench/dut/out_temp_out \
sim:/encoding_testbench/dut/out_temp_in
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/encoding_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:41 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:17:41 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:41 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:17:43 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:43 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:17:44 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:44 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:17:45 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:45 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:17:46 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:46 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:17:47 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:47 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:17:47 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:47 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:17:48 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:48 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:17:49 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:49 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:17:49 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:49 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:17:50 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:50 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:17:51 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:51 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:17:53 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 21:17:55 on Sep 16,2020, Elapsed time: 0:01:41
# Errors: 3, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 21:17:55 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftxgv37b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxgv37b
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(75)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:52 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:23:52 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:52 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:23:54 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:54 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:23:55 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:55 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:23:56 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:56 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:23:57 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:57 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:23:58 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:58 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:23:58 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:58 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:23:59 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:59 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:23:59 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:00 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:24:00 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:00 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:24:01 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:01 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:24:01 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:02 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:24:03 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:24:08 on Sep 16,2020, Elapsed time: 0:06:13
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 21:24:08 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/encoding_testbench/dut/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftk80ekg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk80ekg
# ** Error: (vish-4014) No objects found matching '/encoding_testbench/dut/out_temp_out'.
# Executing ONERROR command at macro ./encoding_wave.do line 10
# ** Error: (vish-4014) No objects found matching '/encoding_testbench/dut/out_temp_in'.
# Executing ONERROR command at macro ./encoding_wave.do line 11
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(73)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:31 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:27:31 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:31 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:27:33 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:33 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:27:34 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:34 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:27:35 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:35 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:27:36 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:36 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:27:37 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:37 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:27:37 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:37 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:27:38 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:38 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:27:39 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:39 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:27:39 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:39 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:27:40 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:40 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:27:40 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:41 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:27:42 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:27:48 on Sep 16,2020, Elapsed time: 0:03:40
# Errors: 6, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 21:27:48 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Error: (vsim-8378) encoding_module.sv(16): Port size (16) does not match connection size (256) for implicit .name connection port 'out'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[0]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) encoding_module.sv(16): Port size (16) does not match connection size (256) for implicit .name connection port 'out'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) encoding_module.sv(16): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[1]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) encoding_module.sv(16): Port size (16) does not match connection size (256) for implicit .name connection port 'out'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) encoding_module.sv(16): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[2]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) encoding_module.sv(16): Port size (16) does not match connection size (256) for implicit .name connection port 'out'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) encoding_module.sv(16): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[3]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) encoding_module.sv(16): Port size (16) does not match connection size (256) for implicit .name connection port 'out'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) encoding_module.sv(16): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[4]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) encoding_module.sv(16): Port size (16) does not match connection size (256) for implicit .name connection port 'out'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) encoding_module.sv(16): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[5]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) encoding_module.sv(16): Port size (16) does not match connection size (256) for implicit .name connection port 'out'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) encoding_module.sv(16): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[6]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) encoding_module.sv(16): Port size (16) does not match connection size (256) for implicit .name connection port 'out'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) encoding_module.sv(16): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[7]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) encoding_module.sv(16): Port size (16) does not match connection size (256) for implicit .name connection port 'out'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) encoding_module.sv(16): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[8]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) encoding_module.sv(16): Port size (16) does not match connection size (256) for implicit .name connection port 'out'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) encoding_module.sv(16): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[9]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) encoding_module.sv(16): Port size (16) does not match connection size (256) for implicit .name connection port 'out'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) encoding_module.sv(16): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[10]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) encoding_module.sv(16): Port size (16) does not match connection size (256) for implicit .name connection port 'out'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) encoding_module.sv(16): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[11]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) encoding_module.sv(16): Port size (16) does not match connection size (256) for implicit .name connection port 'out'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) encoding_module.sv(16): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[12]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) encoding_module.sv(16): Port size (16) does not match connection size (256) for implicit .name connection port 'out'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) encoding_module.sv(16): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[13]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) encoding_module.sv(16): Port size (16) does not match connection size (256) for implicit .name connection port 'out'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) encoding_module.sv(16): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[14]/adder_mod File: accumulator.sv
# ** Error: (vsim-8378) encoding_module.sv(16): Port size (16) does not match connection size (256) for implicit .name connection port 'out'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) encoding_module.sv(16): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[15]/adder_mod File: accumulator.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 28
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:37 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:28:37 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:37 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:28:39 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:39 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:28:40 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:40 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# ** Error: (vlog-13069) ./encoding_module.sv(16): near "[": syntax error, unexpected '[', expecting ')'.
# -- Compiling module encoding_testbench
# End time: 21:28:41 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 10
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./encoding_module.sv""
do run
# Cannot open macro file: run
do runlab.don
# Cannot open macro file: runlab.don
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:06 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:29:07 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:07 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:29:08 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:08 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:29:09 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:09 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:29:10 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:10 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:29:11 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:11 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:29:11 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:11 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:29:12 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:12 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:29:13 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:13 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:29:13 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:13 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:29:14 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:14 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:29:15 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:15 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:29:15 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:15 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:29:17 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 21:27:48 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3839) encoding_module.sv(34): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftr078mw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr078mw
# ** Error: (vish-4014) No objects found matching '/encoding_testbench/dut/out_temp_out'.
# Executing ONERROR command at macro ./encoding_wave.do line 10
# ** Error: (vish-4014) No objects found matching '/encoding_testbench/dut/out_temp_in'.
# Executing ONERROR command at macro ./encoding_wave.do line 11
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(73)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:05 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:31:07 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:07 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:31:08 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:08 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:31:09 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:09 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# ** Error: (vlog-13069) ./encoding_module.sv(42): near "end": syntax error, unexpected end.
# ** Error (suppressible): ./encoding_module.sv(47): (vlog-2388) 'out' already declared in this scope (encoding).
# ** Error (suppressible): ./encoding_module.sv(48): (vlog-2388) 'features' already declared in this scope (encoding).
# ** Error (suppressible): ./encoding_module.sv(49): (vlog-2388) 'projections' already declared in this scope (encoding).
# ** Error (suppressible): ./encoding_module.sv(50): (vlog-2388) 'clk' already declared in this scope (encoding).
# ** Error (suppressible): ./encoding_module.sv(50): (vlog-2388) 'done' already declared in this scope (encoding).
# ** Error (suppressible): ./encoding_module.sv(50): (vlog-2388) 'reset' already declared in this scope (encoding).
# End time: 21:31:10 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 7, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 10
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./encoding_module.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:07 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:32:09 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:09 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:32:09 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:10 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:32:10 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:10 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# ** Error: (vlog-13069) ./encoding_module.sv(42): near "end": syntax error, unexpected end.
# ** Error (suppressible): ./encoding_module.sv(47): (vlog-2388) 'out' already declared in this scope (encoding).
# ** Error (suppressible): ./encoding_module.sv(48): (vlog-2388) 'features' already declared in this scope (encoding).
# ** Error (suppressible): ./encoding_module.sv(49): (vlog-2388) 'projections' already declared in this scope (encoding).
# ** Error (suppressible): ./encoding_module.sv(50): (vlog-2388) 'clk' already declared in this scope (encoding).
# ** Error (suppressible): ./encoding_module.sv(50): (vlog-2388) 'done' already declared in this scope (encoding).
# ** Error (suppressible): ./encoding_module.sv(50): (vlog-2388) 'reset' already declared in this scope (encoding).
# End time: 21:32:11 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 7, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 10
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./encoding_module.sv""
add wave -position insertpoint  \
sim:/encoding_testbench/dut/out_temp
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/encoding_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:18 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:34:19 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:19 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:34:20 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:20 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:34:21 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:21 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# ** Error (suppressible): (vlog-12003) ./encoding_module.sv(25): Variable 'out_temp' written by continuous and procedural assignments. See ./encoding_module.sv(13). 
# ** Error (suppressible): (vlog-12003) ./encoding_module.sv(33): Variable 'out_temp' written by continuous and procedural assignments. See ./encoding_module.sv(13). 
# -- Compiling module encoding_testbench
# End time: 21:34:22 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 10
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./encoding_module.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:28 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:35:29 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:29 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:35:30 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:30 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:35:31 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:31 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:35:32 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:32 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:35:34 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:34 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:35:34 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:34 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:35:35 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:35 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:35:35 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:36 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:35:36 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:36 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:35:37 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:37 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:35:37 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:38 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:35:38 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:38 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:35:40 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 21:35:43 on Sep 16,2020, Elapsed time: 0:07:55
# Errors: 33, Warnings: 19
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 21:35:43 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3839) encoding_module.sv(34): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfteg9fme".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfteg9fme
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(73)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:00 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:41:00 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:00 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:41:02 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:02 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:41:03 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:03 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:41:04 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:04 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:41:05 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:05 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:41:06 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:06 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:41:06 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:06 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:41:07 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:07 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:41:08 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:08 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:41:08 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:09 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:41:09 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:09 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:41:10 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:10 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:41:12 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 21:41:16 on Sep 16,2020, Elapsed time: 0:05:33
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 21:41:16 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3839) encoding_module.sv(35): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: (vsim-3839) encoding_module.sv(31): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftbt9ai1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbt9ai1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(74)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 74
co runlab.do
# ambiguous command name "co": code column2tok comp_opt_exclusive compare compareOptionsRule compareSetDefaults compile compileDialog compileDialog_ws compile_cover_dialog compile_dialog_box compile_ecom_dialog compile_edit compile_option_addfile compile_option_extension compile_option_extension_ok compile_option_incdir compile_option_libdir compile_option_macro compile_option_macro_ok compile_option_ok compile_options_dialog compile_systemc_dialog compile_vhdl_dialog compile_vlog_dialog concat config config_every_button config_image configbody configure connect_to_kernel console cont context contextOf continue contract controlbarValidateRunLengthFromInput convertVlogExtId count_image cov_opt_exclusive cover_save_create_ucdb coverage
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:01 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:43:01 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:01 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:43:03 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:03 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:43:04 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:04 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:43:05 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:05 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:43:06 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:06 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:43:07 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:07 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:43:07 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:07 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:43:08 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:08 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:43:09 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:09 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:43:10 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:10 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:43:10 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:10 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:43:11 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:11 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:43:13 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 21:43:19 on Sep 16,2020, Elapsed time: 0:02:03
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 21:43:19 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3839) encoding_module.sv(35): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft73ia97".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft73ia97
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(74)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 74
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:21 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:45:23 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:23 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:45:25 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:25 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:45:26 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:26 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:45:27 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:27 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:45:28 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:28 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:45:29 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:29 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:45:29 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:29 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:45:30 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:30 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:45:31 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:31 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:45:31 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:31 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:45:32 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:32 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:45:33 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:33 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:45:35 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 21:45:40 on Sep 16,2020, Elapsed time: 0:02:21
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 21:45:40 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3839) encoding_module.sv(35): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: (vsim-3839) encoding_module.sv(32): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfta21tsn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta21tsn
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(74)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 74
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:23 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:49:23 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:23 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:49:25 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:25 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:49:26 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:26 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:49:27 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:27 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:49:28 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:28 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:49:29 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:29 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:49:29 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:29 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:49:30 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:30 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:49:31 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:31 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:49:32 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:32 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:49:32 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:32 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:49:33 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:33 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:49:35 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 21:49:48 on Sep 16,2020, Elapsed time: 0:04:08
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 21:49:48 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3839) encoding_module.sv(35): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: (vsim-3839) encoding_module.sv(32): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfttawwi6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttawwi6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(74)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 74
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:28 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:54:29 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:29 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:54:31 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:31 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:54:32 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:32 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:54:33 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:33 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:54:34 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:34 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:54:35 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:35 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:54:35 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:35 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:54:36 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:36 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:54:37 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:37 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:54:38 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:38 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:54:38 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:38 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:54:39 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:39 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:54:41 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 21:54:46 on Sep 16,2020, Elapsed time: 0:04:58
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 21:54:46 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3839) encoding_module.sv(36): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: (vsim-3839) encoding_module.sv(29): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftdy73z8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdy73z8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(73)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:49 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:55:51 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:52 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:55:53 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:53 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:55:54 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:54 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:55:55 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:55 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 21:55:57 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:57 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:55:57 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:57 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:55:58 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:58 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:55:58 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:58 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:55:59 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:59 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:56:00 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:00 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 21:56:00 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:01 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 21:56:02 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:02 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 21:56:04 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 21:56:08 on Sep 16,2020, Elapsed time: 0:01:22
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 21:56:08 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3839) encoding_module.sv(36): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: (vsim-3839) encoding_module.sv(29): Variable '/encoding_testbench/dut/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft5j7at1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5j7at1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(73)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:45 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:05:46 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:46 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:05:47 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:47 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:05:48 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:49 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:05:50 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:50 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 22:05:52 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:52 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:05:52 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:52 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:05:53 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:53 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:05:54 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:54 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:05:54 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:54 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:05:55 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:55 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 22:05:56 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:56 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 22:05:56 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:56 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 22:05:58 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 22:06:01 on Sep 16,2020, Elapsed time: 0:09:53
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 22:06:01 on Sep 16,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.similarity_checker
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_double.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_1'. The port definition is at: memory_double.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(58): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_mem_interface.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem File: ./class_mem_interface.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(18): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(19): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(19): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(20): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(20): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(21): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(21): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(23): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram4 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(23): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram4 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(24): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram5 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(24): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram5 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(25): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram6 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(25): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram6 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(26): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram7 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(26): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram7 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(28): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram8 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(28): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram8 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(29): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram9 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(29): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram9 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(30): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram10 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(30): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram10 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(31): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram11 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(31): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram11 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(33): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram12 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(33): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram12 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(34): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram13 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(34): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram13 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(35): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram14 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(35): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram14 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(36): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram15 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(36): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram15 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(59): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_checking_controller.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_check_control File: ./class_checking_controller.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) encoding_module.sv(36): Variable '/accelerator_top_testbench/dut/mac/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) encoding_module.sv(29): Variable '/accelerator_top_testbench/dut/mac/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(47): Variable '/accelerator_top_testbench/dut/class_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(46): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(52).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(45): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(51).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6302 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftdxwj56".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdxwj56
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(112)
#    Time: 11464300 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 112
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:33 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:08:34 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:34 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:08:35 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:35 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:08:36 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:36 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:08:38 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:38 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 22:08:39 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:39 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:08:39 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:39 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:08:40 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:40 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:08:41 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:41 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:08:41 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:41 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:08:42 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:42 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 22:08:43 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:43 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 22:08:43 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:44 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 22:08:45 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:08:49 on Sep 16,2020, Elapsed time: 0:02:48
# Errors: 0, Warnings: 54
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 22:08:49 on Sep 16,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.similarity_checker
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_double.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_1'. The port definition is at: memory_double.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(50): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_mem_interface.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem File: ./class_mem_interface.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(18): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(19): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(19): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(20): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(20): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(21): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(21): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(23): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram4 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(23): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram4 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(24): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram5 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(24): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram5 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(25): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram6 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(25): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram6 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(26): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram7 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(26): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram7 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(28): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram8 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(28): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram8 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(29): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram9 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(29): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram9 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(30): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram10 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(30): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram10 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(31): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram11 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(31): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram11 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(33): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram12 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(33): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram12 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(34): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram13 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(34): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram13 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(35): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram14 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(35): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram14 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(36): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram15 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(36): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram15 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(51): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_checking_controller.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_check_control File: ./class_checking_controller.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) encoding_module.sv(36): Variable '/accelerator_top_testbench/dut/mac/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) encoding_module.sv(29): Variable '/accelerator_top_testbench/dut/mac/out', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: Design size of 6302 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft5atfc2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5atfc2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(104)
#    Time: 11464300 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 104
# Error opening G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/(vsim-3839) encoding_module.sv
# Path name 'G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/(vsim-3839) encoding_module.sv' doesn't exist.
# A time value could not be extracted from the current line
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:40 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:11:41 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:41 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:11:42 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:42 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:11:43 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:43 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:11:44 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:44 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 22:11:46 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:46 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:11:46 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:46 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:11:47 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:47 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:11:48 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:48 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:11:48 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:49 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:11:49 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:49 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 22:11:50 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:50 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 22:11:51 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:51 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 22:11:53 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 22:12:02 on Sep 16,2020, Elapsed time: 0:03:13
# Errors: 1, Warnings: 51
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 22:12:02 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfti3zwa8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti3zwa8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(73)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:00 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:13:00 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:01 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:13:02 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:02 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:13:03 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:03 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:13:04 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:04 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 22:13:06 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:06 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:13:06 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:06 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:13:07 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:07 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:13:07 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:08 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:13:08 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:08 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:13:09 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:09 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 22:13:10 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:10 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 22:13:10 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:10 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 22:13:13 on Sep 16,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 22:13:16 on Sep 16,2020, Elapsed time: 0:01:14
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 22:13:16 on Sep 16,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.similarity_checker
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_double.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_1'. The port definition is at: memory_double.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(50): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_mem_interface.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem File: ./class_mem_interface.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(18): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(19): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(19): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(20): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(20): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(21): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(21): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(23): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram4 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(23): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram4 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(24): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram5 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(24): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram5 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(25): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram6 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(25): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram6 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(26): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram7 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(26): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram7 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(28): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram8 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(28): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram8 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(29): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram9 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(29): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram9 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(30): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram10 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(30): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram10 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(31): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram11 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(31): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram11 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(33): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram12 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(33): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram12 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(34): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram13 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(34): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram13 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(35): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram14 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(35): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram14 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(36): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram15 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(36): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram15 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(51): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_checking_controller.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_check_control File: ./class_checking_controller.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: Design size of 6302 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftmcd1e4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmcd1e4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(104)
#    Time: 11464300 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 104
# A time value could not be extracted from the current line
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:10 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:15:11 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:11 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:15:13 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:13 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:15:14 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:14 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:15:15 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:15 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 22:15:16 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:16 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:15:17 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:17 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:15:17 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:17 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:15:18 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:18 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:15:19 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:19 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:15:19 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:20 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 22:15:20 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:20 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 22:15:21 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:21 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 22:15:23 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 22:15:27 on Sep 16,2020, Elapsed time: 0:02:11
# Errors: 0, Warnings: 49
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 22:15:27 on Sep 16,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.similarity_checker
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_double.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_1'. The port definition is at: memory_double.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(50): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_mem_interface.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem File: ./class_mem_interface.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(18): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(19): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(19): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(20): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(20): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(21): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(21): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(23): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram4 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(23): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram4 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(24): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram5 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(24): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram5 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(25): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram6 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(25): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram6 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(26): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram7 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(26): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram7 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(28): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram8 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(28): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram8 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(29): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram9 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(29): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram9 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(30): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram10 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(30): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram10 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(31): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram11 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(31): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram11 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(33): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram12 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(33): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram12 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(34): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram13 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(34): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram13 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(35): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram14 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(35): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram14 File: memory_single.sv
# ** Warning: (vsim-3017) ./class_mem_interface.sv(36): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram15 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(36): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram15 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(51): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_checking_controller.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_check_control File: ./class_checking_controller.sv
# ** Warning: Design size of 6302 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftshegtc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftshegtc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(104)
#    Time: 11464300 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 104
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:15 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:51:15 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:15 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:51:17 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:17 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:51:18 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:18 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:51:19 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:19 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 22:51:20 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:21 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:51:21 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:21 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:51:22 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:22 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:51:22 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:22 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:51:23 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:23 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:51:24 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:24 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 22:51:25 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:25 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 22:51:25 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:25 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 22:51:27 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 22:51:31 on Sep 16,2020, Elapsed time: 0:36:04
# Errors: 0, Warnings: 47
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 22:51:31 on Sep 16,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.similarity_checker
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_double.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_1'. The port definition is at: memory_double.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(50): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_mem_interface.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem File: ./class_mem_interface.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(18): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(19): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(20): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(21): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(23): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram4 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(24): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram5 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(25): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram6 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(26): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram7 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(28): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram8 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(29): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram9 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(30): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram10 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(31): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram11 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(33): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram12 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(34): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram13 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(35): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram14 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(36): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram15 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(51): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_checking_controller.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_check_control File: ./class_checking_controller.sv
# ** Warning: Design size of 6302 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftzhvy1a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzhvy1a
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(104)
#    Time: 11664300 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 104
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:12 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:53:13 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:13 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:53:14 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:15 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:53:16 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:16 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:53:17 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:17 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 22:53:18 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:18 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:53:19 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:19 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:53:19 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:19 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:53:20 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:20 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:53:21 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:21 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:53:21 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:22 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 22:53:22 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:22 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 22:53:23 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:23 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 22:53:25 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 22:53:30 on Sep 16,2020, Elapsed time: 0:01:59
# Errors: 0, Warnings: 27
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 22:53:30 on Sep 16,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.similarity_checker
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_double.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_1'. The port definition is at: memory_double.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(50): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_mem_interface.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem File: ./class_mem_interface.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(18): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(19): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(20): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(21): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(23): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram4 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(24): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram5 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(25): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram6 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(26): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram7 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(28): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram8 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(29): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram9 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(30): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram10 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(31): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram11 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(33): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram12 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(34): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram13 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(35): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram14 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(36): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram15 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(51): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_checking_controller.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_check_control File: ./class_checking_controller.sv
# ** Warning: Design size of 6302 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftb70c3j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftb70c3j
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(104)
#    Time: 12464300 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 104
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:23 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:58:24 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:24 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:58:25 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:25 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:58:26 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:26 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:58:28 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:28 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 22:58:29 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:29 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:58:30 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:30 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:58:30 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:30 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:58:31 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:31 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:58:32 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:32 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:58:33 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:33 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 22:58:33 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:33 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 22:58:34 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:34 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 22:58:36 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 22:58:49 on Sep 16,2020, Elapsed time: 0:05:19
# Errors: 0, Warnings: 27
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 22:58:49 on Sep 16,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.similarity_checker
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_double.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_1'. The port definition is at: memory_double.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(50): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_mem_interface.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem File: ./class_mem_interface.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(18): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(19): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(20): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(21): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(23): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram4 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(24): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram5 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(25): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram6 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(26): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram7 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(28): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram8 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(29): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram9 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(30): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram10 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(31): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram11 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(33): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram12 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(34): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram13 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(35): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram14 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(36): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram15 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(51): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_checking_controller.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_check_control File: ./class_checking_controller.sv
# ** Warning: Design size of 6302 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftntgf1h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftntgf1h
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(104)
#    Time: 11864300 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 104
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:34 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:00:35 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:35 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:00:36 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:36 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:00:37 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:37 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:00:38 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:38 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 23:00:40 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:40 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:00:40 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:40 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:00:41 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:41 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:00:42 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:42 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:00:42 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:42 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:00:43 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:43 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 23:00:44 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:44 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 23:00:45 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:45 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 23:00:47 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 23:00:55 on Sep 16,2020, Elapsed time: 0:02:06
# Errors: 0, Warnings: 27
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:00:55 on Sep 16,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.similarity_checker
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_double.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_1'. The port definition is at: memory_double.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(50): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_mem_interface.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem File: ./class_mem_interface.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(18): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(19): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(20): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(21): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(23): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram4 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(24): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram5 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(25): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram6 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(26): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram7 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(28): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram8 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(29): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram9 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(30): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram10 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(31): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram11 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(33): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram12 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(34): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram13 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(35): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram14 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(36): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram15 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(51): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_checking_controller.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_check_control File: ./class_checking_controller.sv
# ** Warning: Design size of 6302 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft2rq8jc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2rq8jc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(104)
#    Time: 12094300 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 104
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:57 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:03:59 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:59 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:04:01 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:01 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:04:02 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:02 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:04:03 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:03 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 23:04:04 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:05 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:04:05 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:05 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:04:06 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:06 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:04:07 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:07 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:04:07 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:07 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:04:08 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:08 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 23:04:09 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:09 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 23:04:09 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:09 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 23:04:11 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 23:04:17 on Sep 16,2020, Elapsed time: 0:03:22
# Errors: 0, Warnings: 27
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:04:17 on Sep 16,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.similarity_checker
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_double.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_1'. The port definition is at: memory_double.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(50): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_mem_interface.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem File: ./class_mem_interface.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(18): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(19): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(20): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(21): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(23): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram4 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(24): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram5 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(25): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram6 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(26): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram7 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(28): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram8 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(29): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram9 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(30): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram10 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(31): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram11 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(33): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram12 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(34): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram13 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(35): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram14 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(36): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram15 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(51): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_checking_controller.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_check_control File: ./class_checking_controller.sv
# ** Warning: Design size of 6302 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft0qsdqt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0qsdqt
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(104)
#    Time: 12091900 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 104
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:48 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:07:49 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:49 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:07:51 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:51 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:07:52 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:52 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:07:53 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:53 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 23:07:54 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:54 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:07:55 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:55 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:07:56 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:56 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:07:56 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:56 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:07:57 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:57 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:07:58 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:58 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 23:07:59 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:59 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 23:07:59 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:59 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 23:08:01 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 23:08:05 on Sep 16,2020, Elapsed time: 0:03:48
# Errors: 0, Warnings: 27
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:08:05 on Sep 16,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.similarity_checker
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_double.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_1'. The port definition is at: memory_double.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(50): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_mem_interface.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem File: ./class_mem_interface.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(18): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(19): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(20): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(21): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(23): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram4 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(24): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram5 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(25): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram6 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(26): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram7 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(28): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram8 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(29): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram9 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(30): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram10 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(31): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram11 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(33): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram12 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(34): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram13 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(35): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram14 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(36): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram15 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(51): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_checking_controller.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_check_control File: ./class_checking_controller.sv
# ** Warning: Design size of 6302 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftqjrz3t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqjrz3t
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(104)
#    Time: 12092 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 104
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:40 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:14:41 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:41 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:14:42 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:42 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:14:44 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:44 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:14:45 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:45 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 23:14:46 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:46 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:14:47 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:47 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:14:47 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:47 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:14:48 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:48 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:14:49 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:49 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:14:50 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:50 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 23:14:50 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:50 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 23:14:51 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:51 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 23:14:53 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 23:14:57 on Sep 16,2020, Elapsed time: 0:06:52
# Errors: 0, Warnings: 27
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 23:14:57 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftjvj4f6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjvj4f6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(73)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:55 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:17:56 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:56 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:17:57 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:57 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:17:58 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:58 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:18:00 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:00 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 23:18:01 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:01 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:18:01 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:02 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:18:02 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:02 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:18:03 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:03 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:18:04 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:04 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:18:04 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:04 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 23:18:05 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:05 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 23:18:06 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:06 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 23:18:08 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 23:18:11 on Sep 16,2020, Elapsed time: 0:03:14
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_testbench 
# Start time: 23:18:11 on Sep 16,2020
# Loading sv_std.std
# Loading work.mux_accumulator_testbench
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) accumulator.sv(35): [PCDPC] - Port size (16) does not match connection size (32) for port 'prev_result'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut File: accumulator.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft5b7qjb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5b7qjb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : accumulator.sv(70)
#    Time: 700 ps  Iteration: 1  Instance: /mux_accumulator_testbench
# Break in Module mux_accumulator_testbench at accumulator.sv line 70
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:07 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:21:08 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:08 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:21:11 on Sep 16,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:11 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:21:12 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:12 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:21:13 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:13 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 23:21:15 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:15 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:21:15 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:16 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:21:16 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:16 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:21:17 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:17 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:21:18 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:18 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:21:19 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:19 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 23:21:20 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:20 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 23:21:20 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:20 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 23:21:23 on Sep 16,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 23:21:26 on Sep 16,2020, Elapsed time: 0:03:15
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_testbench 
# Start time: 23:21:26 on Sep 16,2020
# Loading sv_std.std
# Loading work.mux_accumulator_testbench
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) accumulator.sv(35): [PCDPC] - Port size (16) does not match connection size (32) for port 'prev_result'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut File: accumulator.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftis04h0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftis04h0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : accumulator.sv(70)
#    Time: 700 ps  Iteration: 1  Instance: /mux_accumulator_testbench
# Break in Module mux_accumulator_testbench at accumulator.sv line 70
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:43 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:21:43 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:43 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:21:45 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:45 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:21:46 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:46 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:21:47 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:47 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 23:21:49 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:49 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:21:49 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:49 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:21:50 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:50 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:21:51 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:51 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:21:51 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:52 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:21:52 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:52 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 23:21:53 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:53 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 23:21:54 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:54 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 23:21:56 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 23:22:01 on Sep 16,2020, Elapsed time: 0:00:35
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 23:22:01 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/encoding_testbench/dut/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfts61xig".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts61xig
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(73)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:26 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:22:28 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:28 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:22:29 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:29 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:22:31 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:31 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:22:32 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:32 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 23:22:33 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:33 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:22:34 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:34 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:22:35 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:35 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:22:35 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:35 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:22:36 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:36 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:22:37 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:37 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 23:22:38 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:38 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 23:22:38 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:38 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 23:22:40 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 23:22:45 on Sep 16,2020, Elapsed time: 0:00:44
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 23:22:45 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/encoding_testbench/dut/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft0qgw9t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0qgw9t
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(73)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:00 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:24:01 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:01 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:24:02 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:02 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:24:03 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:03 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:24:05 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:05 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 23:24:06 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:06 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:24:07 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:07 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:24:07 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:07 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:24:08 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:08 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:24:09 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:09 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:24:10 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:10 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 23:24:10 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:11 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 23:24:11 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:11 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 23:24:13 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 23:24:18 on Sep 16,2020, Elapsed time: 0:01:33
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 23:24:18 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/encoding_testbench/dut/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft9s26x1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9s26x1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(73)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:49 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:24:50 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:50 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:24:51 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:51 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:24:53 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:53 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:24:54 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:54 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 23:24:55 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:55 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:24:56 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:56 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:24:56 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:56 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:24:57 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:57 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:24:58 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:58 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:24:59 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:59 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 23:25:00 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:00 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 23:25:00 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:00 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 23:25:03 on Sep 16,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 23:25:13 on Sep 16,2020, Elapsed time: 0:00:55
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 23:25:13 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/encoding_testbench/dut/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft1ydqy2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1ydqy2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(73)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:00 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:26:02 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:02 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:26:04 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:04 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:26:05 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:05 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:26:06 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:06 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 23:26:08 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:08 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:26:08 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:08 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:26:09 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:09 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:26:10 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:10 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:26:10 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:10 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:26:11 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:11 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 23:26:12 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:12 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 23:26:13 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:13 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 23:26:15 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 23:26:23 on Sep 16,2020, Elapsed time: 0:01:10
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 23:26:23 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/encoding_testbench/dut/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfthck4m6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthck4m6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(73)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:43 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:27:44 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:44 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:27:45 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:45 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:27:46 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:47 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:27:48 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:48 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 23:27:49 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:49 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:27:50 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:50 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:27:51 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:51 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:27:51 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:51 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:27:52 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:52 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:27:53 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:53 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 23:27:54 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:54 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 23:27:55 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:55 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 23:27:57 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 23:28:03 on Sep 16,2020, Elapsed time: 0:01:40
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 23:28:03 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/encoding_testbench/dut/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft0j8ikd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0j8ikd
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(73)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:25 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:28:26 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:26 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:28:27 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:28 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:28:29 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:29 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:28:30 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:30 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 23:28:31 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:31 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:28:32 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:32 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:28:33 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:33 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:28:33 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:33 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:28:34 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:34 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:28:35 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:35 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 23:28:36 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:36 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 23:28:36 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:37 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 23:28:39 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 23:28:50 on Sep 16,2020, Elapsed time: 0:00:47
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 23:28:50 on Sep 16,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/encoding_testbench/dut/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft2vdch4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2vdch4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_module.sv(73)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at encoding_module.sv line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:45 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:29:46 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:46 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:29:48 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:48 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:29:49 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:49 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:29:50 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:50 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 23:29:51 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:51 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:29:52 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:52 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:29:53 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:53 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:29:53 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:53 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:29:54 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:54 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:29:55 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:55 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 23:29:56 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:56 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 23:29:56 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:56 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 23:29:59 on Sep 16,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 23:30:05 on Sep 16,2020, Elapsed time: 0:01:15
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:30:05 on Sep 16,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.similarity_checker
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_double.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_1'. The port definition is at: memory_double.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(50): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_mem_interface.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem File: ./class_mem_interface.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(18): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(19): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(20): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(21): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(23): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram4 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(24): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram5 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(25): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram6 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(26): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram7 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(28): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram8 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(29): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram9 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(30): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram10 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(31): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram11 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(33): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram12 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(34): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram13 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(35): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram14 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(36): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram15 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(51): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_checking_controller.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_check_control File: ./class_checking_controller.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: Design size of 6302 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfty95cjd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty95cjd
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(104)
#    Time: 11267300 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 104
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:08 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:32:09 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:09 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:32:11 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:11 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:32:12 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:12 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:32:13 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:13 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 23:32:14 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:15 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:32:15 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:15 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:32:16 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:16 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:32:17 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:17 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:32:18 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:18 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:32:18 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:18 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 23:32:19 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:19 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 23:32:20 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:20 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 23:32:22 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 23:32:27 on Sep 16,2020, Elapsed time: 0:02:22
# Errors: 0, Warnings: 28
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:32:27 on Sep 16,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.similarity_checker
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_double.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_1'. The port definition is at: memory_double.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(50): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_mem_interface.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem File: ./class_mem_interface.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(18): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(19): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(20): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(21): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(23): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram4 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(24): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram5 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(25): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram6 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(26): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram7 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(28): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram8 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(29): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram9 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(30): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram10 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(31): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram11 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(33): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram12 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(34): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram13 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(35): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram14 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(36): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram15 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(51): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_checking_controller.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_check_control File: ./class_checking_controller.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: Design size of 6302 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftq2qr1c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq2qr1c
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(104)
#    Time: 11274300 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 104
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:19 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:34:21 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:22 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:34:24 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:24 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:34:26 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:26 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:34:27 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:27 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 23:34:28 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:28 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:34:29 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:29 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:34:30 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:30 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:34:31 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:31 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:34:31 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:31 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:34:32 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:32 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 23:34:33 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:33 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 23:34:34 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:34 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 23:34:36 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 23:34:41 on Sep 16,2020, Elapsed time: 0:02:14
# Errors: 0, Warnings: 28
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:34:41 on Sep 16,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.similarity_checker
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_double.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_1'. The port definition is at: memory_double.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(50): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_mem_interface.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem File: ./class_mem_interface.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(18): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(19): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(20): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(21): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(23): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram4 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(24): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram5 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(25): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram6 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(26): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram7 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(28): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram8 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(29): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram9 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(30): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram10 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(31): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram11 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(33): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram12 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(34): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram13 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(35): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram14 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(36): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram15 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(51): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_checking_controller.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_check_control File: ./class_checking_controller.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: Design size of 6302 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft6tjne3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6tjne3
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(104)
#    Time: 11314300 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 104
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:00 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:37:02 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:02 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:37:04 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:04 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:37:05 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:05 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:37:07 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:07 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 23:37:08 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:08 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:37:09 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:09 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:37:09 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:10 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:37:10 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:10 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:37:11 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:11 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:37:12 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:12 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 23:37:13 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:13 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 23:37:13 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:13 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 23:37:16 on Sep 16,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 23:37:29 on Sep 16,2020, Elapsed time: 0:02:48
# Errors: 0, Warnings: 28
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:37:29 on Sep 16,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.similarity_checker
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_double.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_1'. The port definition is at: memory_double.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(50): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_mem_interface.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem File: ./class_mem_interface.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(18): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(19): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(20): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(21): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(23): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram4 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(24): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram5 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(25): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram6 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(26): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram7 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(28): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram8 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(29): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram9 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(30): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram10 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(31): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram11 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(33): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram12 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(34): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram13 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(35): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram14 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(36): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram15 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(51): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_checking_controller.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_check_control File: ./class_checking_controller.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: Design size of 6302 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftxrxwfj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxrxwfj
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(104)
#    Time: 11374300 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 104
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:12 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:40:14 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:14 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:40:16 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:16 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:40:17 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:17 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:40:19 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:19 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 23:40:20 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:20 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:40:21 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:21 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:40:21 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:21 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:40:22 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:22 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:40:23 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:23 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:40:24 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:24 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 23:40:25 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:25 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 23:40:25 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:25 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 23:40:28 on Sep 16,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 23:40:32 on Sep 16,2020, Elapsed time: 0:03:03
# Errors: 0, Warnings: 28
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:40:32 on Sep 16,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.similarity_checker
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_double.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_1'. The port definition is at: memory_double.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(50): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_mem_interface.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem File: ./class_mem_interface.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(18): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(19): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(20): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(21): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(23): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram4 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(24): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram5 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(25): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram6 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(26): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram7 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(28): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram8 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(29): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram9 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(30): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram10 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(31): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram11 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(33): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram12 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(34): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram13 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(35): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram14 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(36): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram15 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(51): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_checking_controller.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_check_control File: ./class_checking_controller.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: Design size of 6302 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft19v1wz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft19v1wz
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(104)
#    Time: 11342 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 104
# End time: 23:50:25 on Sep 16,2020, Elapsed time: 0:09:53
# Errors: 0, Warnings: 28
