ARM GAS  /tmp/ccpp1XCY.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2026 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccpp1XCY.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f1xx_hal_msp.c **** 
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
ARM GAS  /tmp/ccpp1XCY.s 			page 3


  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 71 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 71 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  76:Core/Src/stm32f1xx_hal_msp.c ****   */
  77:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_DISABLE();
  66              		.loc 1 77 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 77 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 77 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 77 3 view .LVU16
  76 0030 43F08063 		orr	r3, r3, #67108864
  77              	.LVL2:
  78              		.loc 1 77 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 77 3 view .LVU18
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 82 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
ARM GAS  /tmp/ccpp1XCY.s 			page 4


  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_CAN_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_CAN_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c **** /**
  85:Core/Src/stm32f1xx_hal_msp.c ****   * @brief CAN MSP Initialization
  86:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  87:Core/Src/stm32f1xx_hal_msp.c ****   * @param hcan: CAN handle pointer
  88:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
  89:Core/Src/stm32f1xx_hal_msp.c ****   */
  90:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
  91:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 91 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 24
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		.loc 1 91 1 is_stmt 0 view .LVU21
 111 0000 30B5     		push	{r4, r5, lr}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 12
 114              		.cfi_offset 4, -12
 115              		.cfi_offset 5, -8
 116              		.cfi_offset 14, -4
 117 0002 87B0     		sub	sp, sp, #28
 118              	.LCFI3:
 119              		.cfi_def_cfa_offset 40
  92:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 120              		.loc 1 92 3 is_stmt 1 view .LVU22
 121              		.loc 1 92 20 is_stmt 0 view .LVU23
 122 0004 0023     		movs	r3, #0
 123 0006 0293     		str	r3, [sp, #8]
 124 0008 0393     		str	r3, [sp, #12]
 125 000a 0493     		str	r3, [sp, #16]
 126 000c 0593     		str	r3, [sp, #20]
  93:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 127              		.loc 1 93 3 is_stmt 1 view .LVU24
 128              		.loc 1 93 10 is_stmt 0 view .LVU25
 129 000e 0268     		ldr	r2, [r0]
 130              		.loc 1 93 5 view .LVU26
 131 0010 1E4B     		ldr	r3, .L9
 132 0012 9A42     		cmp	r2, r3
 133 0014 01D0     		beq	.L8
 134              	.LVL4:
 135              	.L5:
  94:Core/Src/stm32f1xx_hal_msp.c ****   {
  95:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN CAN1_MspInit 0 */
  96:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccpp1XCY.s 			page 5


  97:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END CAN1_MspInit 0 */
  98:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  99:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 103:Core/Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN_RX
 104:Core/Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN_TX
 105:Core/Src/stm32f1xx_hal_msp.c ****     */
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 111:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 112:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 113:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 114:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 115:Core/Src/stm32f1xx_hal_msp.c **** 
 116:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN1 interrupt Init */
 117:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 118:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 119:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 120:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 121:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN CAN1_MspInit 1 */
 122:Core/Src/stm32f1xx_hal_msp.c **** 
 123:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END CAN1_MspInit 1 */
 124:Core/Src/stm32f1xx_hal_msp.c **** 
 125:Core/Src/stm32f1xx_hal_msp.c ****   }
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 127:Core/Src/stm32f1xx_hal_msp.c **** }
 136              		.loc 1 127 1 view .LVU27
 137 0016 07B0     		add	sp, sp, #28
 138              	.LCFI4:
 139              		.cfi_remember_state
 140              		.cfi_def_cfa_offset 12
 141              		@ sp needed
 142 0018 30BD     		pop	{r4, r5, pc}
 143              	.LVL5:
 144              	.L8:
 145              	.LCFI5:
 146              		.cfi_restore_state
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 147              		.loc 1 99 5 is_stmt 1 view .LVU28
 148              	.LBB5:
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 149              		.loc 1 99 5 view .LVU29
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 150              		.loc 1 99 5 view .LVU30
 151 001a 03F5D633 		add	r3, r3, #109568
 152 001e DA69     		ldr	r2, [r3, #28]
 153 0020 42F00072 		orr	r2, r2, #33554432
 154 0024 DA61     		str	r2, [r3, #28]
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 155              		.loc 1 99 5 view .LVU31
 156 0026 DA69     		ldr	r2, [r3, #28]
 157 0028 02F00072 		and	r2, r2, #33554432
ARM GAS  /tmp/ccpp1XCY.s 			page 6


 158 002c 0092     		str	r2, [sp]
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 159              		.loc 1 99 5 view .LVU32
 160 002e 009A     		ldr	r2, [sp]
 161              	.LBE5:
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 162              		.loc 1 99 5 view .LVU33
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 163              		.loc 1 101 5 view .LVU34
 164              	.LBB6:
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 165              		.loc 1 101 5 view .LVU35
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 166              		.loc 1 101 5 view .LVU36
 167 0030 9A69     		ldr	r2, [r3, #24]
 168 0032 42F00402 		orr	r2, r2, #4
 169 0036 9A61     		str	r2, [r3, #24]
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 170              		.loc 1 101 5 view .LVU37
 171 0038 9B69     		ldr	r3, [r3, #24]
 172 003a 03F00403 		and	r3, r3, #4
 173 003e 0193     		str	r3, [sp, #4]
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 174              		.loc 1 101 5 view .LVU38
 175 0040 019B     		ldr	r3, [sp, #4]
 176              	.LBE6:
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 177              		.loc 1 101 5 view .LVU39
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 178              		.loc 1 106 5 view .LVU40
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 179              		.loc 1 106 25 is_stmt 0 view .LVU41
 180 0042 4FF40063 		mov	r3, #2048
 181 0046 0293     		str	r3, [sp, #8]
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 182              		.loc 1 107 5 is_stmt 1 view .LVU42
 108:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 183              		.loc 1 108 5 view .LVU43
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 184              		.loc 1 109 5 view .LVU44
 185 0048 02AD     		add	r5, sp, #8
 186 004a 114C     		ldr	r4, .L9+4
 187 004c 2946     		mov	r1, r5
 188 004e 2046     		mov	r0, r4
 189              	.LVL6:
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 190              		.loc 1 109 5 is_stmt 0 view .LVU45
 191 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 192              	.LVL7:
 111:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 193              		.loc 1 111 5 is_stmt 1 view .LVU46
 111:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 194              		.loc 1 111 25 is_stmt 0 view .LVU47
 195 0054 4FF48053 		mov	r3, #4096
 196 0058 0293     		str	r3, [sp, #8]
 112:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 197              		.loc 1 112 5 is_stmt 1 view .LVU48
ARM GAS  /tmp/ccpp1XCY.s 			page 7


 112:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 198              		.loc 1 112 26 is_stmt 0 view .LVU49
 199 005a 0223     		movs	r3, #2
 200 005c 0393     		str	r3, [sp, #12]
 113:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 201              		.loc 1 113 5 is_stmt 1 view .LVU50
 113:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 202              		.loc 1 113 27 is_stmt 0 view .LVU51
 203 005e 0323     		movs	r3, #3
 204 0060 0593     		str	r3, [sp, #20]
 114:Core/Src/stm32f1xx_hal_msp.c **** 
 205              		.loc 1 114 5 is_stmt 1 view .LVU52
 206 0062 2946     		mov	r1, r5
 207 0064 2046     		mov	r0, r4
 208 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 209              	.LVL8:
 117:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 210              		.loc 1 117 5 view .LVU53
 211 006a 0022     		movs	r2, #0
 212 006c 1146     		mov	r1, r2
 213 006e 1420     		movs	r0, #20
 214 0070 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 215              	.LVL9:
 118:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 216              		.loc 1 118 5 view .LVU54
 217 0074 1420     		movs	r0, #20
 218 0076 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 219              	.LVL10:
 119:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 220              		.loc 1 119 5 view .LVU55
 221 007a 0022     		movs	r2, #0
 222 007c 1146     		mov	r1, r2
 223 007e 1620     		movs	r0, #22
 224 0080 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 225              	.LVL11:
 120:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN CAN1_MspInit 1 */
 226              		.loc 1 120 5 view .LVU56
 227 0084 1620     		movs	r0, #22
 228 0086 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 229              	.LVL12:
 230              		.loc 1 127 1 is_stmt 0 view .LVU57
 231 008a C4E7     		b	.L5
 232              	.L10:
 233              		.align	2
 234              	.L9:
 235 008c 00640040 		.word	1073767424
 236 0090 00080140 		.word	1073809408
 237              		.cfi_endproc
 238              	.LFE66:
 240              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 241              		.align	1
 242              		.global	HAL_CAN_MspDeInit
 243              		.syntax unified
 244              		.thumb
 245              		.thumb_func
 247              	HAL_CAN_MspDeInit:
 248              	.LVL13:
ARM GAS  /tmp/ccpp1XCY.s 			page 8


 249              	.LFB67:
 128:Core/Src/stm32f1xx_hal_msp.c **** 
 129:Core/Src/stm32f1xx_hal_msp.c **** /**
 130:Core/Src/stm32f1xx_hal_msp.c ****   * @brief CAN MSP De-Initialization
 131:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 132:Core/Src/stm32f1xx_hal_msp.c ****   * @param hcan: CAN handle pointer
 133:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 134:Core/Src/stm32f1xx_hal_msp.c ****   */
 135:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 136:Core/Src/stm32f1xx_hal_msp.c **** {
 250              		.loc 1 136 1 is_stmt 1 view -0
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 0, uses_anonymous_args = 0
 254              		.loc 1 136 1 is_stmt 0 view .LVU59
 255 0000 08B5     		push	{r3, lr}
 256              	.LCFI6:
 257              		.cfi_def_cfa_offset 8
 258              		.cfi_offset 3, -8
 259              		.cfi_offset 14, -4
 137:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 260              		.loc 1 137 3 is_stmt 1 view .LVU60
 261              		.loc 1 137 10 is_stmt 0 view .LVU61
 262 0002 0268     		ldr	r2, [r0]
 263              		.loc 1 137 5 view .LVU62
 264 0004 0A4B     		ldr	r3, .L15
 265 0006 9A42     		cmp	r2, r3
 266 0008 00D0     		beq	.L14
 267              	.LVL14:
 268              	.L11:
 138:Core/Src/stm32f1xx_hal_msp.c ****   {
 139:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN CAN1_MspDeInit 0 */
 140:Core/Src/stm32f1xx_hal_msp.c **** 
 141:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END CAN1_MspDeInit 0 */
 142:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 143:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 144:Core/Src/stm32f1xx_hal_msp.c **** 
 145:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 146:Core/Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN_RX
 147:Core/Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN_TX
 148:Core/Src/stm32f1xx_hal_msp.c ****     */
 149:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 150:Core/Src/stm32f1xx_hal_msp.c **** 
 151:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN1 interrupt DeInit */
 152:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USB_LP_CAN1_RX0_IRQn);
 153:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_SCE_IRQn);
 154:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN CAN1_MspDeInit 1 */
 155:Core/Src/stm32f1xx_hal_msp.c **** 
 156:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END CAN1_MspDeInit 1 */
 157:Core/Src/stm32f1xx_hal_msp.c ****   }
 158:Core/Src/stm32f1xx_hal_msp.c **** 
 159:Core/Src/stm32f1xx_hal_msp.c **** }
 269              		.loc 1 159 1 view .LVU63
 270 000a 08BD     		pop	{r3, pc}
 271              	.LVL15:
 272              	.L14:
 143:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccpp1XCY.s 			page 9


 273              		.loc 1 143 5 is_stmt 1 view .LVU64
 274 000c 094A     		ldr	r2, .L15+4
 275 000e D369     		ldr	r3, [r2, #28]
 276 0010 23F00073 		bic	r3, r3, #33554432
 277 0014 D361     		str	r3, [r2, #28]
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 278              		.loc 1 149 5 view .LVU65
 279 0016 4FF4C051 		mov	r1, #6144
 280 001a 0748     		ldr	r0, .L15+8
 281              	.LVL16:
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 282              		.loc 1 149 5 is_stmt 0 view .LVU66
 283 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 284              	.LVL17:
 152:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_SCE_IRQn);
 285              		.loc 1 152 5 is_stmt 1 view .LVU67
 286 0020 1420     		movs	r0, #20
 287 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 288              	.LVL18:
 153:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN CAN1_MspDeInit 1 */
 289              		.loc 1 153 5 view .LVU68
 290 0026 1620     		movs	r0, #22
 291 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 292              	.LVL19:
 293              		.loc 1 159 1 is_stmt 0 view .LVU69
 294 002c EDE7     		b	.L11
 295              	.L16:
 296 002e 00BF     		.align	2
 297              	.L15:
 298 0030 00640040 		.word	1073767424
 299 0034 00100240 		.word	1073876992
 300 0038 00080140 		.word	1073809408
 301              		.cfi_endproc
 302              	.LFE67:
 304              		.text
 305              	.Letext0:
 306              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 307              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 308              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 309              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 310              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 311              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_can.h"
 312              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccpp1XCY.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
     /tmp/ccpp1XCY.s:19     .text.HAL_MspInit:00000000 $t
     /tmp/ccpp1XCY.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccpp1XCY.s:91     .text.HAL_MspInit:0000003c $d
     /tmp/ccpp1XCY.s:97     .text.HAL_CAN_MspInit:00000000 $t
     /tmp/ccpp1XCY.s:103    .text.HAL_CAN_MspInit:00000000 HAL_CAN_MspInit
     /tmp/ccpp1XCY.s:235    .text.HAL_CAN_MspInit:0000008c $d
     /tmp/ccpp1XCY.s:241    .text.HAL_CAN_MspDeInit:00000000 $t
     /tmp/ccpp1XCY.s:247    .text.HAL_CAN_MspDeInit:00000000 HAL_CAN_MspDeInit
     /tmp/ccpp1XCY.s:298    .text.HAL_CAN_MspDeInit:00000030 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
