// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "04/16/2025 19:37:44"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module alu_top (
	CLK50,
	SW,
	KEY,
	LEDR,
	HEX5,
	HEX4,
	HEX3,
	HEX2,
	HEX1,
	HEX0);
input 	CLK50;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[9:0] LEDR;
output 	[6:0] HEX5;
output 	[6:0] HEX4;
output 	[6:0] HEX3;
output 	[6:0] HEX2;
output 	[6:0] HEX1;
output 	[6:0] HEX0;

// Design Ports Information
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLK50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[9]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLK50~input_o ;
wire \CLK50~inputCLKENA0_outclk ;
wire \rotate_fs|OP~2_combout ;
wire \KEY[0]~input_o ;
wire \rotate_fs|last_sel~q ;
wire \rotate_fs|always0~0_combout ;
wire \rotate_fs|OP~1_combout ;
wire \rotate_fs|OP~0_combout ;
wire \SW[6]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[8]~input_o ;
wire \inputs|OUTB[7]~0_combout ;
wire \theALU|BOUT[6]~4_combout ;
wire \SW[3]~input_o ;
wire \inputs|OUTA[7]~0_combout ;
wire \theALU|ad|bit3|tempCO~0_combout ;
wire \SW[4]~input_o ;
wire \theALU|BOUT[4]~1_combout ;
wire \SW[5]~input_o ;
wire \theALU|BOUT[5]~0_combout ;
wire \SW[1]~input_o ;
wire \theALU|BOUT[1]~3_combout ;
wire \theALU|ad|bit3|CO~0_combout ;
wire \SW[2]~input_o ;
wire \theALU|BOUT[2]~2_combout ;
wire \SW[0]~input_o ;
wire \theALU|ad|bit0|CO~0_combout ;
wire \theALU|ad|bit3|CO~1_combout ;
wire \theALU|ad|bit5|CO~0_combout ;
wire \SW[7]~input_o ;
wire \theALU|Y[6]~18_combout ;
wire \theALU|co|Decoder0~0_combout ;
wire \theALU|Y[6]~2_combout ;
wire \theALU|C~0_combout ;
wire \theALU|N~0_combout ;
wire \theALU|ad|bit7|Y~0_combout ;
wire \theALU|N~1_combout ;
wire \theALU|Y[5]~0_combout ;
wire \theALU|ad|bit5|Y~combout ;
wire \theALU|Y[5]~1_combout ;
wire \theALU|Y[0]~3_combout ;
wire \theALU|ad|bit2|Y~combout ;
wire \theALU|Y[2]~7_combout ;
wire \theALU|Y[2]~8_combout ;
wire \theALU|Y[3]~10_combout ;
wire \theALU|ad|bit2|CO~0_combout ;
wire \theALU|Y[3]~9_combout ;
wire \theALU|Y[4]~14_combout ;
wire \theALU|Y[4]~4_combout ;
wire \theALU|ad|bit1|Y~0_combout ;
wire \theALU|Y[1]~5_combout ;
wire \theALU|Y[1]~6_combout ;
wire \theALU|Equal4~0_combout ;
wire \theALU|Equal4~1_combout ;
wire \theALU|BOUT[7]~5_combout ;
wire \theALU|ad|V~0_combout ;
wire \theALU|ad|bit7|CO~0_combout ;
wire \theALU|C~1_combout ;
wire \upperBitsOfA|WideOr6~0_combout ;
wire \upperBitsOfA|WideOr5~0_combout ;
wire \upperBitsOfA|WideOr4~0_combout ;
wire \upperBitsOfA|WideOr3~0_combout ;
wire \upperBitsOfA|WideOr2~0_combout ;
wire \upperBitsOfA|WideOr1~0_combout ;
wire \upperBitsOfA|WideOr0~0_combout ;
wire \lowerBitsOfA|WideOr6~0_combout ;
wire \lowerBitsOfA|WideOr5~0_combout ;
wire \lowerBitsOfA|WideOr4~0_combout ;
wire \lowerBitsOfA|WideOr3~0_combout ;
wire \lowerBitsOfA|WideOr2~0_combout ;
wire \lowerBitsOfA|WideOr1~0_combout ;
wire \lowerBitsOfA|WideOr0~0_combout ;
wire \upperBitsOfB|WideOr6~0_combout ;
wire \upperBitsOfB|WideOr5~0_combout ;
wire \upperBitsOfB|WideOr4~0_combout ;
wire \upperBitsOfB|WideOr3~0_combout ;
wire \upperBitsOfB|WideOr2~0_combout ;
wire \upperBitsOfB|WideOr1~0_combout ;
wire \upperBitsOfB|WideOr0~0_combout ;
wire \lowerBitsOfB|WideOr6~0_combout ;
wire \lowerBitsOfB|WideOr5~0_combout ;
wire \lowerBitsOfB|WideOr4~0_combout ;
wire \lowerBitsOfB|WideOr3~0_combout ;
wire \lowerBitsOfB|WideOr2~0_combout ;
wire \lowerBitsOfB|WideOr1~0_combout ;
wire \lowerBitsOfB|WideOr0~0_combout ;
wire \upperBitsOfY|WideOr6~0_combout ;
wire \upperBitsOfY|WideOr5~0_combout ;
wire \upperBitsOfY|WideOr4~0_combout ;
wire \upperBitsOfY|WideOr3~0_combout ;
wire \upperBitsOfY|WideOr2~0_combout ;
wire \upperBitsOfY|WideOr1~0_combout ;
wire \upperBitsOfY|WideOr0~0_combout ;
wire \lowerBitsOfY|WideOr6~0_combout ;
wire \lowerBitsOfY|WideOr5~0_combout ;
wire \lowerBitsOfY|WideOr4~0_combout ;
wire \lowerBitsOfY|WideOr3~0_combout ;
wire \lowerBitsOfY|WideOr2~0_combout ;
wire \lowerBitsOfY|WideOr1~0_combout ;
wire \lowerBitsOfY|WideOr0~0_combout ;
wire [2:0] \rotate_fs|OP ;
wire [7:0] \inputs|OUTA ;
wire [7:0] \inputs|OUTB ;


// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\rotate_fs|OP [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\rotate_fs|OP [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\rotate_fs|OP [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\theALU|Equal4~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\theALU|N~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\theALU|ad|V~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\theALU|C~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\upperBitsOfA|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\upperBitsOfA|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\upperBitsOfA|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\upperBitsOfA|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\upperBitsOfA|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\upperBitsOfA|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\upperBitsOfA|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\lowerBitsOfA|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\lowerBitsOfA|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\lowerBitsOfA|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\lowerBitsOfA|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\lowerBitsOfA|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\lowerBitsOfA|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\lowerBitsOfA|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\upperBitsOfB|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\upperBitsOfB|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\upperBitsOfB|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\upperBitsOfB|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\upperBitsOfB|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\upperBitsOfB|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\upperBitsOfB|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\lowerBitsOfB|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\lowerBitsOfB|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\lowerBitsOfB|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\lowerBitsOfB|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\lowerBitsOfB|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\lowerBitsOfB|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\lowerBitsOfB|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\upperBitsOfY|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\upperBitsOfY|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\upperBitsOfY|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\upperBitsOfY|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\upperBitsOfY|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\upperBitsOfY|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\upperBitsOfY|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\lowerBitsOfY|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\lowerBitsOfY|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\lowerBitsOfY|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\lowerBitsOfY|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\lowerBitsOfY|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\lowerBitsOfY|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\lowerBitsOfY|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLK50~input (
	.i(CLK50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLK50~input_o ));
// synopsys translate_off
defparam \CLK50~input .bus_hold = "false";
defparam \CLK50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLK50~inputCLKENA0 (
	.inclk(\CLK50~input_o ),
	.ena(vcc),
	.outclk(\CLK50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLK50~inputCLKENA0 .clock_type = "global clock";
defparam \CLK50~inputCLKENA0 .disable_mode = "low";
defparam \CLK50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLK50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLK50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X9_Y14_N15
cyclonev_lcell_comb \rotate_fs|OP~2 (
// Equation(s):
// \rotate_fs|OP~2_combout  = ( \rotate_fs|OP [2] & ( !\rotate_fs|OP [1] ) ) # ( !\rotate_fs|OP [2] & ( (\rotate_fs|OP [1] & \rotate_fs|OP [0]) ) )

	.dataa(gnd),
	.datab(!\rotate_fs|OP [1]),
	.datac(!\rotate_fs|OP [0]),
	.datad(gnd),
	.datae(!\rotate_fs|OP [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rotate_fs|OP~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rotate_fs|OP~2 .extended_lut = "off";
defparam \rotate_fs|OP~2 .lut_mask = 64'h0303CCCC0303CCCC;
defparam \rotate_fs|OP~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y14_N19
dffeas \rotate_fs|last_sel (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rotate_fs|last_sel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rotate_fs|last_sel .is_wysiwyg = "true";
defparam \rotate_fs|last_sel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y14_N18
cyclonev_lcell_comb \rotate_fs|always0~0 (
// Equation(s):
// \rotate_fs|always0~0_combout  = ( !\KEY[0]~input_o  & ( \rotate_fs|last_sel~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\rotate_fs|last_sel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rotate_fs|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rotate_fs|always0~0 .extended_lut = "off";
defparam \rotate_fs|always0~0 .lut_mask = 64'h00000000FFFF0000;
defparam \rotate_fs|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y14_N17
dffeas \rotate_fs|OP[2] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\rotate_fs|OP~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rotate_fs|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rotate_fs|OP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rotate_fs|OP[2] .is_wysiwyg = "true";
defparam \rotate_fs|OP[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y14_N6
cyclonev_lcell_comb \rotate_fs|OP~1 (
// Equation(s):
// \rotate_fs|OP~1_combout  = ( !\rotate_fs|OP [1] & ( \rotate_fs|OP [2] & ( \rotate_fs|OP [0] ) ) ) # ( \rotate_fs|OP [1] & ( !\rotate_fs|OP [2] & ( !\rotate_fs|OP [0] ) ) ) # ( !\rotate_fs|OP [1] & ( !\rotate_fs|OP [2] & ( \rotate_fs|OP [0] ) ) )

	.dataa(gnd),
	.datab(!\rotate_fs|OP [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rotate_fs|OP [1]),
	.dataf(!\rotate_fs|OP [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rotate_fs|OP~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rotate_fs|OP~1 .extended_lut = "off";
defparam \rotate_fs|OP~1 .lut_mask = 64'h3333CCCC33330000;
defparam \rotate_fs|OP~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y14_N8
dffeas \rotate_fs|OP[1] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\rotate_fs|OP~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rotate_fs|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rotate_fs|OP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rotate_fs|OP[1] .is_wysiwyg = "true";
defparam \rotate_fs|OP[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y14_N30
cyclonev_lcell_comb \rotate_fs|OP~0 (
// Equation(s):
// \rotate_fs|OP~0_combout  = ( !\rotate_fs|OP [0] & ( \rotate_fs|OP [2] & ( !\rotate_fs|OP [1] ) ) ) # ( !\rotate_fs|OP [0] & ( !\rotate_fs|OP [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rotate_fs|OP [1]),
	.datae(!\rotate_fs|OP [0]),
	.dataf(!\rotate_fs|OP [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rotate_fs|OP~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rotate_fs|OP~0 .extended_lut = "off";
defparam \rotate_fs|OP~0 .lut_mask = 64'hFFFF0000FF000000;
defparam \rotate_fs|OP~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y14_N32
dffeas \rotate_fs|OP[0] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\rotate_fs|OP~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rotate_fs|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rotate_fs|OP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rotate_fs|OP[0] .is_wysiwyg = "true";
defparam \rotate_fs|OP[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N21
cyclonev_lcell_comb \inputs|OUTB[7]~0 (
// Equation(s):
// \inputs|OUTB[7]~0_combout  = ( \SW[8]~input_o  & ( !\KEY[3]~input_o  ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputs|OUTB[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputs|OUTB[7]~0 .extended_lut = "off";
defparam \inputs|OUTB[7]~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \inputs|OUTB[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N44
dffeas \inputs|OUTB[6] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inputs|OUTB[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputs|OUTB [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inputs|OUTB[6] .is_wysiwyg = "true";
defparam \inputs|OUTB[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N24
cyclonev_lcell_comb \theALU|BOUT[6]~4 (
// Equation(s):
// \theALU|BOUT[6]~4_combout  = ( \inputs|OUTB [6] & ( ((!\rotate_fs|OP [0]) # (\rotate_fs|OP [2])) # (\rotate_fs|OP [1]) ) ) # ( !\inputs|OUTB [6] & ( (!\rotate_fs|OP [1] & (!\rotate_fs|OP [2] & \rotate_fs|OP [0])) ) )

	.dataa(!\rotate_fs|OP [1]),
	.datab(!\rotate_fs|OP [2]),
	.datac(!\rotate_fs|OP [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inputs|OUTB [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|BOUT[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|BOUT[6]~4 .extended_lut = "off";
defparam \theALU|BOUT[6]~4 .lut_mask = 64'h08080808F7F7F7F7;
defparam \theALU|BOUT[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y1_N17
dffeas \inputs|OUTB[3] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inputs|OUTB[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputs|OUTB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inputs|OUTB[3] .is_wysiwyg = "true";
defparam \inputs|OUTB[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N18
cyclonev_lcell_comb \inputs|OUTA[7]~0 (
// Equation(s):
// \inputs|OUTA[7]~0_combout  = ( !\SW[8]~input_o  & ( !\KEY[3]~input_o  ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputs|OUTA[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputs|OUTA[7]~0 .extended_lut = "off";
defparam \inputs|OUTA[7]~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \inputs|OUTA[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N35
dffeas \inputs|OUTA[3] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inputs|OUTA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputs|OUTA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inputs|OUTA[3] .is_wysiwyg = "true";
defparam \inputs|OUTA[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N48
cyclonev_lcell_comb \theALU|ad|bit3|tempCO~0 (
// Equation(s):
// \theALU|ad|bit3|tempCO~0_combout  = ( \inputs|OUTA [3] & ( !\inputs|OUTB [3] $ (((!\rotate_fs|OP [0]) # ((\rotate_fs|OP [1]) # (\rotate_fs|OP [2])))) ) )

	.dataa(!\rotate_fs|OP [0]),
	.datab(!\rotate_fs|OP [2]),
	.datac(!\inputs|OUTB [3]),
	.datad(!\rotate_fs|OP [1]),
	.datae(gnd),
	.dataf(!\inputs|OUTA [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|ad|bit3|tempCO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|ad|bit3|tempCO~0 .extended_lut = "off";
defparam \theALU|ad|bit3|tempCO~0 .lut_mask = 64'h000000004B0F4B0F;
defparam \theALU|ad|bit3|tempCO~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y3_N53
dffeas \inputs|OUTA[4] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inputs|OUTA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputs|OUTA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inputs|OUTA[4] .is_wysiwyg = "true";
defparam \inputs|OUTA[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N11
dffeas \inputs|OUTB[4] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inputs|OUTB[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputs|OUTB [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inputs|OUTB[4] .is_wysiwyg = "true";
defparam \inputs|OUTB[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N51
cyclonev_lcell_comb \theALU|BOUT[4]~1 (
// Equation(s):
// \theALU|BOUT[4]~1_combout  = ( \inputs|OUTB [4] & ( (!\rotate_fs|OP [0]) # ((\rotate_fs|OP [1]) # (\rotate_fs|OP [2])) ) ) # ( !\inputs|OUTB [4] & ( (\rotate_fs|OP [0] & (!\rotate_fs|OP [2] & !\rotate_fs|OP [1])) ) )

	.dataa(!\rotate_fs|OP [0]),
	.datab(!\rotate_fs|OP [2]),
	.datac(gnd),
	.datad(!\rotate_fs|OP [1]),
	.datae(gnd),
	.dataf(!\inputs|OUTB [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|BOUT[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|BOUT[4]~1 .extended_lut = "off";
defparam \theALU|BOUT[4]~1 .lut_mask = 64'h44004400BBFFBBFF;
defparam \theALU|BOUT[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y1_N35
dffeas \inputs|OUTB[5] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inputs|OUTB[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputs|OUTB [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inputs|OUTB[5] .is_wysiwyg = "true";
defparam \inputs|OUTB[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N12
cyclonev_lcell_comb \theALU|BOUT[5]~0 (
// Equation(s):
// \theALU|BOUT[5]~0_combout  = ( \rotate_fs|OP [1] & ( \inputs|OUTB [5] ) ) # ( !\rotate_fs|OP [1] & ( !\inputs|OUTB [5] $ (((!\rotate_fs|OP [0]) # (\rotate_fs|OP [2]))) ) )

	.dataa(!\rotate_fs|OP [0]),
	.datab(!\inputs|OUTB [5]),
	.datac(gnd),
	.datad(!\rotate_fs|OP [2]),
	.datae(gnd),
	.dataf(!\rotate_fs|OP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|BOUT[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|BOUT[5]~0 .extended_lut = "off";
defparam \theALU|BOUT[5]~0 .lut_mask = 64'h6633663333333333;
defparam \theALU|BOUT[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N47
dffeas \inputs|OUTA[5] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inputs|OUTA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputs|OUTA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inputs|OUTA[5] .is_wysiwyg = "true";
defparam \inputs|OUTA[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y1_N2
dffeas \inputs|OUTB[1] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inputs|OUTB[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputs|OUTB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inputs|OUTB[1] .is_wysiwyg = "true";
defparam \inputs|OUTB[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N21
cyclonev_lcell_comb \theALU|BOUT[1]~3 (
// Equation(s):
// \theALU|BOUT[1]~3_combout  = ( \inputs|OUTB [1] & ( ((!\rotate_fs|OP [0]) # (\rotate_fs|OP [2])) # (\rotate_fs|OP [1]) ) ) # ( !\inputs|OUTB [1] & ( (!\rotate_fs|OP [1] & (\rotate_fs|OP [0] & !\rotate_fs|OP [2])) ) )

	.dataa(!\rotate_fs|OP [1]),
	.datab(gnd),
	.datac(!\rotate_fs|OP [0]),
	.datad(!\rotate_fs|OP [2]),
	.datae(gnd),
	.dataf(!\inputs|OUTB [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|BOUT[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|BOUT[1]~3 .extended_lut = "off";
defparam \theALU|BOUT[1]~3 .lut_mask = 64'h0A000A00F5FFF5FF;
defparam \theALU|BOUT[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N56
dffeas \inputs|OUTA[1] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inputs|OUTA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputs|OUTA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inputs|OUTA[1] .is_wysiwyg = "true";
defparam \inputs|OUTA[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N24
cyclonev_lcell_comb \theALU|ad|bit3|CO~0 (
// Equation(s):
// \theALU|ad|bit3|CO~0_combout  = ( !\inputs|OUTA [3] & ( !\inputs|OUTB [3] $ (((!\rotate_fs|OP [1] & (!\rotate_fs|OP [2] & \rotate_fs|OP [0])))) ) )

	.dataa(!\rotate_fs|OP [1]),
	.datab(!\rotate_fs|OP [2]),
	.datac(!\rotate_fs|OP [0]),
	.datad(!\inputs|OUTB [3]),
	.datae(gnd),
	.dataf(!\inputs|OUTA [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|ad|bit3|CO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|ad|bit3|CO~0 .extended_lut = "off";
defparam \theALU|ad|bit3|CO~0 .lut_mask = 64'hF708F70800000000;
defparam \theALU|ad|bit3|CO~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y1_N50
dffeas \inputs|OUTB[2] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inputs|OUTB[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputs|OUTB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inputs|OUTB[2] .is_wysiwyg = "true";
defparam \inputs|OUTB[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N42
cyclonev_lcell_comb \theALU|BOUT[2]~2 (
// Equation(s):
// \theALU|BOUT[2]~2_combout  = ( \rotate_fs|OP [0] & ( !\inputs|OUTB [2] $ (((\rotate_fs|OP [2]) # (\rotate_fs|OP [1]))) ) ) # ( !\rotate_fs|OP [0] & ( \inputs|OUTB [2] ) )

	.dataa(!\rotate_fs|OP [1]),
	.datab(!\rotate_fs|OP [2]),
	.datac(!\inputs|OUTB [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rotate_fs|OP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|BOUT[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|BOUT[2]~2 .extended_lut = "off";
defparam \theALU|BOUT[2]~2 .lut_mask = 64'h0F0F0F0F87878787;
defparam \theALU|BOUT[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y1_N41
dffeas \inputs|OUTA[0] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inputs|OUTA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputs|OUTA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inputs|OUTA[0] .is_wysiwyg = "true";
defparam \inputs|OUTA[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N53
dffeas \inputs|OUTB[0] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inputs|OUTB[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputs|OUTB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inputs|OUTB[0] .is_wysiwyg = "true";
defparam \inputs|OUTB[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N57
cyclonev_lcell_comb \theALU|ad|bit0|CO~0 (
// Equation(s):
// \theALU|ad|bit0|CO~0_combout  = ( \inputs|OUTB [0] & ( \inputs|OUTA [0] ) ) # ( !\inputs|OUTB [0] & ( (!\rotate_fs|OP [1] & (!\rotate_fs|OP [2] & \rotate_fs|OP [0])) ) )

	.dataa(!\rotate_fs|OP [1]),
	.datab(!\rotate_fs|OP [2]),
	.datac(!\inputs|OUTA [0]),
	.datad(!\rotate_fs|OP [0]),
	.datae(gnd),
	.dataf(!\inputs|OUTB [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|ad|bit0|CO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|ad|bit0|CO~0 .extended_lut = "off";
defparam \theALU|ad|bit0|CO~0 .lut_mask = 64'h008800880F0F0F0F;
defparam \theALU|ad|bit0|CO~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N41
dffeas \inputs|OUTA[2] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inputs|OUTA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputs|OUTA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inputs|OUTA[2] .is_wysiwyg = "true";
defparam \inputs|OUTA[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N30
cyclonev_lcell_comb \theALU|ad|bit3|CO~1 (
// Equation(s):
// \theALU|ad|bit3|CO~1_combout  = ( \theALU|ad|bit0|CO~0_combout  & ( \inputs|OUTA [2] & ( (!\theALU|ad|bit3|CO~0_combout  & (((\theALU|BOUT[2]~2_combout ) # (\inputs|OUTA [1])) # (\theALU|BOUT[1]~3_combout ))) ) ) ) # ( !\theALU|ad|bit0|CO~0_combout  & ( 
// \inputs|OUTA [2] & ( (!\theALU|ad|bit3|CO~0_combout  & (((\theALU|BOUT[1]~3_combout  & \inputs|OUTA [1])) # (\theALU|BOUT[2]~2_combout ))) ) ) ) # ( \theALU|ad|bit0|CO~0_combout  & ( !\inputs|OUTA [2] & ( (!\theALU|ad|bit3|CO~0_combout  & 
// (\theALU|BOUT[2]~2_combout  & ((\inputs|OUTA [1]) # (\theALU|BOUT[1]~3_combout )))) ) ) ) # ( !\theALU|ad|bit0|CO~0_combout  & ( !\inputs|OUTA [2] & ( (\theALU|BOUT[1]~3_combout  & (\inputs|OUTA [1] & (!\theALU|ad|bit3|CO~0_combout  & 
// \theALU|BOUT[2]~2_combout ))) ) ) )

	.dataa(!\theALU|BOUT[1]~3_combout ),
	.datab(!\inputs|OUTA [1]),
	.datac(!\theALU|ad|bit3|CO~0_combout ),
	.datad(!\theALU|BOUT[2]~2_combout ),
	.datae(!\theALU|ad|bit0|CO~0_combout ),
	.dataf(!\inputs|OUTA [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|ad|bit3|CO~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|ad|bit3|CO~1 .extended_lut = "off";
defparam \theALU|ad|bit3|CO~1 .lut_mask = 64'h0010007010F070F0;
defparam \theALU|ad|bit3|CO~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N42
cyclonev_lcell_comb \theALU|ad|bit5|CO~0 (
// Equation(s):
// \theALU|ad|bit5|CO~0_combout  = ( \inputs|OUTA [5] & ( \theALU|ad|bit3|CO~1_combout  & ( (!\inputs|OUTA [4] & (!\theALU|BOUT[4]~1_combout  & !\theALU|BOUT[5]~0_combout )) ) ) ) # ( !\inputs|OUTA [5] & ( \theALU|ad|bit3|CO~1_combout  & ( 
// (!\theALU|BOUT[5]~0_combout ) # ((!\inputs|OUTA [4] & !\theALU|BOUT[4]~1_combout )) ) ) ) # ( \inputs|OUTA [5] & ( !\theALU|ad|bit3|CO~1_combout  & ( (!\theALU|BOUT[5]~0_combout  & ((!\theALU|ad|bit3|tempCO~0_combout  & ((!\inputs|OUTA [4]) # 
// (!\theALU|BOUT[4]~1_combout ))) # (\theALU|ad|bit3|tempCO~0_combout  & (!\inputs|OUTA [4] & !\theALU|BOUT[4]~1_combout )))) ) ) ) # ( !\inputs|OUTA [5] & ( !\theALU|ad|bit3|CO~1_combout  & ( (!\theALU|BOUT[5]~0_combout ) # 
// ((!\theALU|ad|bit3|tempCO~0_combout  & ((!\inputs|OUTA [4]) # (!\theALU|BOUT[4]~1_combout ))) # (\theALU|ad|bit3|tempCO~0_combout  & (!\inputs|OUTA [4] & !\theALU|BOUT[4]~1_combout ))) ) ) )

	.dataa(!\theALU|ad|bit3|tempCO~0_combout ),
	.datab(!\inputs|OUTA [4]),
	.datac(!\theALU|BOUT[4]~1_combout ),
	.datad(!\theALU|BOUT[5]~0_combout ),
	.datae(!\inputs|OUTA [5]),
	.dataf(!\theALU|ad|bit3|CO~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|ad|bit5|CO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|ad|bit5|CO~0 .extended_lut = "off";
defparam \theALU|ad|bit5|CO~0 .lut_mask = 64'hFFE8E800FFC0C000;
defparam \theALU|ad|bit5|CO~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N11
dffeas \inputs|OUTA[6] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inputs|OUTA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputs|OUTA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inputs|OUTA[6] .is_wysiwyg = "true";
defparam \inputs|OUTA[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y1_N20
dffeas \inputs|OUTA[7] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inputs|OUTA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputs|OUTA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inputs|OUTA[7] .is_wysiwyg = "true";
defparam \inputs|OUTA[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N0
cyclonev_lcell_comb \theALU|Y[6]~18 (
// Equation(s):
// \theALU|Y[6]~18_combout  = ( !\rotate_fs|OP [2] & ( (\rotate_fs|OP [1] & (((\inputs|OUTA [7])))) ) ) # ( \rotate_fs|OP [2] & ( (!\rotate_fs|OP [1] & ((!\rotate_fs|OP [0] & (((\inputs|OUTA [5])))) # (\rotate_fs|OP [0] & (\inputs|OUTA [6] & ((\inputs|OUTB 
// [6])))))) # (\rotate_fs|OP [1] & ((((\inputs|OUTB [6]))) # (\inputs|OUTA [6]))) ) )

	.dataa(!\rotate_fs|OP [1]),
	.datab(!\inputs|OUTA [6]),
	.datac(!\rotate_fs|OP [0]),
	.datad(!\inputs|OUTA [5]),
	.datae(!\rotate_fs|OP [2]),
	.dataf(!\inputs|OUTB [6]),
	.datag(!\inputs|OUTA [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|Y[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|Y[6]~18 .extended_lut = "on";
defparam \theALU|Y[6]~18 .lut_mask = 64'h050511B1050557F7;
defparam \theALU|Y[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N39
cyclonev_lcell_comb \theALU|co|Decoder0~0 (
// Equation(s):
// \theALU|co|Decoder0~0_combout  = (!\rotate_fs|OP [1] & !\rotate_fs|OP [2])

	.dataa(!\rotate_fs|OP [1]),
	.datab(gnd),
	.datac(!\rotate_fs|OP [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|co|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|co|Decoder0~0 .extended_lut = "off";
defparam \theALU|co|Decoder0~0 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \theALU|co|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N33
cyclonev_lcell_comb \theALU|Y[6]~2 (
// Equation(s):
// \theALU|Y[6]~2_combout  = ( \theALU|co|Decoder0~0_combout  & ( (!\theALU|Y[6]~18_combout  & (!\theALU|BOUT[6]~4_combout  $ (!\theALU|ad|bit5|CO~0_combout  $ (\inputs|OUTA [6])))) ) ) # ( !\theALU|co|Decoder0~0_combout  & ( !\theALU|Y[6]~18_combout  ) )

	.dataa(!\theALU|BOUT[6]~4_combout ),
	.datab(!\theALU|ad|bit5|CO~0_combout ),
	.datac(!\inputs|OUTA [6]),
	.datad(!\theALU|Y[6]~18_combout ),
	.datae(gnd),
	.dataf(!\theALU|co|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|Y[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|Y[6]~2 .extended_lut = "off";
defparam \theALU|Y[6]~2 .lut_mask = 64'hFF00FF0069006900;
defparam \theALU|Y[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N36
cyclonev_lcell_comb \theALU|C~0 (
// Equation(s):
// \theALU|C~0_combout  = (!\rotate_fs|OP [1] & !\rotate_fs|OP [2])

	.dataa(!\rotate_fs|OP [1]),
	.datab(!\rotate_fs|OP [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|C~0 .extended_lut = "off";
defparam \theALU|C~0 .lut_mask = 64'h8888888888888888;
defparam \theALU|C~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N14
dffeas \inputs|OUTB[7] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inputs|OUTB[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputs|OUTB [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inputs|OUTB[7] .is_wysiwyg = "true";
defparam \inputs|OUTB[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N6
cyclonev_lcell_comb \theALU|N~0 (
// Equation(s):
// \theALU|N~0_combout  = ( \rotate_fs|OP [2] & ( \inputs|OUTB [7] & ( ((!\rotate_fs|OP [0] & (\inputs|OUTA [6])) # (\rotate_fs|OP [0] & ((\inputs|OUTA [7])))) # (\rotate_fs|OP [1]) ) ) ) # ( !\rotate_fs|OP [2] & ( \inputs|OUTB [7] & ( (!\rotate_fs|OP [0] & 
// (\rotate_fs|OP [1] & \inputs|OUTA [7])) ) ) ) # ( \rotate_fs|OP [2] & ( !\inputs|OUTB [7] & ( (!\rotate_fs|OP [1] & (!\rotate_fs|OP [0] & (\inputs|OUTA [6]))) # (\rotate_fs|OP [1] & (((\inputs|OUTA [7])))) ) ) ) # ( !\rotate_fs|OP [2] & ( !\inputs|OUTB 
// [7] & ( (!\rotate_fs|OP [0] & (\rotate_fs|OP [1] & \inputs|OUTA [7])) ) ) )

	.dataa(!\rotate_fs|OP [0]),
	.datab(!\inputs|OUTA [6]),
	.datac(!\rotate_fs|OP [1]),
	.datad(!\inputs|OUTA [7]),
	.datae(!\rotate_fs|OP [2]),
	.dataf(!\inputs|OUTB [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|N~0 .extended_lut = "off";
defparam \theALU|N~0 .lut_mask = 64'h000A202F000A2F7F;
defparam \theALU|N~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N39
cyclonev_lcell_comb \theALU|ad|bit7|Y~0 (
// Equation(s):
// \theALU|ad|bit7|Y~0_combout  = ( \inputs|OUTB [7] & ( !\inputs|OUTA [7] $ (((!\rotate_fs|OP [1] & (!\rotate_fs|OP [2] & \rotate_fs|OP [0])))) ) ) # ( !\inputs|OUTB [7] & ( !\inputs|OUTA [7] $ ((((!\rotate_fs|OP [0]) # (\rotate_fs|OP [2])) # (\rotate_fs|OP 
// [1]))) ) )

	.dataa(!\rotate_fs|OP [1]),
	.datab(!\rotate_fs|OP [2]),
	.datac(!\inputs|OUTA [7]),
	.datad(!\rotate_fs|OP [0]),
	.datae(gnd),
	.dataf(!\inputs|OUTB [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|ad|bit7|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|ad|bit7|Y~0 .extended_lut = "off";
defparam \theALU|ad|bit7|Y~0 .lut_mask = 64'h0F870F87F078F078;
defparam \theALU|ad|bit7|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N42
cyclonev_lcell_comb \theALU|N~1 (
// Equation(s):
// \theALU|N~1_combout  = ( \theALU|ad|bit5|CO~0_combout  & ( \inputs|OUTA [6] & ( ((\theALU|C~0_combout  & (!\theALU|BOUT[6]~4_combout  $ (!\theALU|ad|bit7|Y~0_combout )))) # (\theALU|N~0_combout ) ) ) ) # ( !\theALU|ad|bit5|CO~0_combout  & ( \inputs|OUTA 
// [6] & ( ((\theALU|C~0_combout  & !\theALU|ad|bit7|Y~0_combout )) # (\theALU|N~0_combout ) ) ) ) # ( \theALU|ad|bit5|CO~0_combout  & ( !\inputs|OUTA [6] & ( ((\theALU|C~0_combout  & \theALU|ad|bit7|Y~0_combout )) # (\theALU|N~0_combout ) ) ) ) # ( 
// !\theALU|ad|bit5|CO~0_combout  & ( !\inputs|OUTA [6] & ( ((\theALU|C~0_combout  & (!\theALU|BOUT[6]~4_combout  $ (!\theALU|ad|bit7|Y~0_combout )))) # (\theALU|N~0_combout ) ) ) )

	.dataa(!\theALU|C~0_combout ),
	.datab(!\theALU|N~0_combout ),
	.datac(!\theALU|BOUT[6]~4_combout ),
	.datad(!\theALU|ad|bit7|Y~0_combout ),
	.datae(!\theALU|ad|bit5|CO~0_combout ),
	.dataf(!\inputs|OUTA [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|N~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|N~1 .extended_lut = "off";
defparam \theALU|N~1 .lut_mask = 64'h3773337777333773;
defparam \theALU|N~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N15
cyclonev_lcell_comb \theALU|Y[5]~0 (
// Equation(s):
// \theALU|Y[5]~0_combout  = ( \rotate_fs|OP [1] & ( (!\inputs|OUTB [5] & !\inputs|OUTA [5]) ) ) # ( !\rotate_fs|OP [1] & ( (!\rotate_fs|OP [0] & (((!\inputs|OUTA [4])))) # (\rotate_fs|OP [0] & ((!\inputs|OUTB [5]) # ((!\inputs|OUTA [5])))) ) )

	.dataa(!\rotate_fs|OP [0]),
	.datab(!\inputs|OUTB [5]),
	.datac(!\inputs|OUTA [4]),
	.datad(!\inputs|OUTA [5]),
	.datae(gnd),
	.dataf(!\rotate_fs|OP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|Y[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|Y[5]~0 .extended_lut = "off";
defparam \theALU|Y[5]~0 .lut_mask = 64'hF5E4F5E4CC00CC00;
defparam \theALU|Y[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N30
cyclonev_lcell_comb \theALU|ad|bit5|Y (
// Equation(s):
// \theALU|ad|bit5|Y~combout  = ( \inputs|OUTA [5] & ( \theALU|ad|bit3|CO~1_combout  & ( !\theALU|BOUT[5]~0_combout  $ (((\theALU|BOUT[4]~1_combout ) # (\inputs|OUTA [4]))) ) ) ) # ( !\inputs|OUTA [5] & ( \theALU|ad|bit3|CO~1_combout  & ( 
// !\theALU|BOUT[5]~0_combout  $ (((!\inputs|OUTA [4] & !\theALU|BOUT[4]~1_combout ))) ) ) ) # ( \inputs|OUTA [5] & ( !\theALU|ad|bit3|CO~1_combout  & ( !\theALU|BOUT[5]~0_combout  $ (((!\theALU|ad|bit3|tempCO~0_combout  & (\inputs|OUTA [4] & 
// \theALU|BOUT[4]~1_combout )) # (\theALU|ad|bit3|tempCO~0_combout  & ((\theALU|BOUT[4]~1_combout ) # (\inputs|OUTA [4]))))) ) ) ) # ( !\inputs|OUTA [5] & ( !\theALU|ad|bit3|CO~1_combout  & ( !\theALU|BOUT[5]~0_combout  $ 
// (((!\theALU|ad|bit3|tempCO~0_combout  & ((!\inputs|OUTA [4]) # (!\theALU|BOUT[4]~1_combout ))) # (\theALU|ad|bit3|tempCO~0_combout  & (!\inputs|OUTA [4] & !\theALU|BOUT[4]~1_combout )))) ) ) )

	.dataa(!\theALU|ad|bit3|tempCO~0_combout ),
	.datab(!\inputs|OUTA [4]),
	.datac(!\theALU|BOUT[4]~1_combout ),
	.datad(!\theALU|BOUT[5]~0_combout ),
	.datae(!\inputs|OUTA [5]),
	.dataf(!\theALU|ad|bit3|CO~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|ad|bit5|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|ad|bit5|Y .extended_lut = "off";
defparam \theALU|ad|bit5|Y .lut_mask = 64'h17E8E8173FC0C03F;
defparam \theALU|ad|bit5|Y .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N27
cyclonev_lcell_comb \theALU|Y[5]~1 (
// Equation(s):
// \theALU|Y[5]~1_combout  = ( \theALU|ad|bit5|Y~combout  & ( (!\rotate_fs|OP [2] & ((!\rotate_fs|OP [1]) # ((\inputs|OUTA [6])))) # (\rotate_fs|OP [2] & (((!\theALU|Y[5]~0_combout )))) ) ) # ( !\theALU|ad|bit5|Y~combout  & ( (!\rotate_fs|OP [2] & 
// (\rotate_fs|OP [1] & ((\inputs|OUTA [6])))) # (\rotate_fs|OP [2] & (((!\theALU|Y[5]~0_combout )))) ) )

	.dataa(!\rotate_fs|OP [1]),
	.datab(!\rotate_fs|OP [2]),
	.datac(!\theALU|Y[5]~0_combout ),
	.datad(!\inputs|OUTA [6]),
	.datae(gnd),
	.dataf(!\theALU|ad|bit5|Y~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|Y[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|Y[5]~1 .extended_lut = "off";
defparam \theALU|Y[5]~1 .lut_mask = 64'h30743074B8FCB8FC;
defparam \theALU|Y[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N24
cyclonev_lcell_comb \theALU|Y[0]~3 (
// Equation(s):
// \theALU|Y[0]~3_combout  = ( \rotate_fs|OP [1] & ( \inputs|OUTA [1] & ( ((!\rotate_fs|OP [2]) # (\inputs|OUTA [0])) # (\inputs|OUTB [0]) ) ) ) # ( !\rotate_fs|OP [1] & ( \inputs|OUTA [1] & ( (!\rotate_fs|OP [2] & (!\inputs|OUTB [0] $ ((!\inputs|OUTA 
// [0])))) # (\rotate_fs|OP [2] & (\inputs|OUTB [0] & (\inputs|OUTA [0] & \rotate_fs|OP [0]))) ) ) ) # ( \rotate_fs|OP [1] & ( !\inputs|OUTA [1] & ( (\rotate_fs|OP [2] & ((\inputs|OUTA [0]) # (\inputs|OUTB [0]))) ) ) ) # ( !\rotate_fs|OP [1] & ( 
// !\inputs|OUTA [1] & ( (!\rotate_fs|OP [2] & (!\inputs|OUTB [0] $ ((!\inputs|OUTA [0])))) # (\rotate_fs|OP [2] & (\inputs|OUTB [0] & (\inputs|OUTA [0] & \rotate_fs|OP [0]))) ) ) )

	.dataa(!\inputs|OUTB [0]),
	.datab(!\rotate_fs|OP [2]),
	.datac(!\inputs|OUTA [0]),
	.datad(!\rotate_fs|OP [0]),
	.datae(!\rotate_fs|OP [1]),
	.dataf(!\inputs|OUTA [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|Y[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|Y[0]~3 .extended_lut = "off";
defparam \theALU|Y[0]~3 .lut_mask = 64'h484913134849DFDF;
defparam \theALU|Y[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N6
cyclonev_lcell_comb \theALU|ad|bit2|Y (
// Equation(s):
// \theALU|ad|bit2|Y~combout  = ( \theALU|BOUT[2]~2_combout  & ( !\inputs|OUTA [2] $ (((!\inputs|OUTA [1] & (\theALU|ad|bit0|CO~0_combout  & \theALU|BOUT[1]~3_combout )) # (\inputs|OUTA [1] & ((\theALU|BOUT[1]~3_combout ) # (\theALU|ad|bit0|CO~0_combout 
// ))))) ) ) # ( !\theALU|BOUT[2]~2_combout  & ( !\inputs|OUTA [2] $ (((!\inputs|OUTA [1] & ((!\theALU|ad|bit0|CO~0_combout ) # (!\theALU|BOUT[1]~3_combout ))) # (\inputs|OUTA [1] & (!\theALU|ad|bit0|CO~0_combout  & !\theALU|BOUT[1]~3_combout )))) ) )

	.dataa(!\inputs|OUTA [2]),
	.datab(!\inputs|OUTA [1]),
	.datac(!\theALU|ad|bit0|CO~0_combout ),
	.datad(!\theALU|BOUT[1]~3_combout ),
	.datae(gnd),
	.dataf(!\theALU|BOUT[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|ad|bit2|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|ad|bit2|Y .extended_lut = "off";
defparam \theALU|ad|bit2|Y .lut_mask = 64'h566A566AA995A995;
defparam \theALU|ad|bit2|Y .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N9
cyclonev_lcell_comb \theALU|Y[2]~7 (
// Equation(s):
// \theALU|Y[2]~7_combout  = ( \inputs|OUTB [2] & ( (!\rotate_fs|OP [1] & ((!\rotate_fs|OP [0] & ((!\inputs|OUTA [1]))) # (\rotate_fs|OP [0] & (!\inputs|OUTA [2])))) ) ) # ( !\inputs|OUTB [2] & ( (!\rotate_fs|OP [1] & (((!\inputs|OUTA [1]) # (\rotate_fs|OP 
// [0])))) # (\rotate_fs|OP [1] & (!\inputs|OUTA [2])) ) )

	.dataa(!\inputs|OUTA [2]),
	.datab(!\inputs|OUTA [1]),
	.datac(!\rotate_fs|OP [0]),
	.datad(!\rotate_fs|OP [1]),
	.datae(gnd),
	.dataf(!\inputs|OUTB [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|Y[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|Y[2]~7 .extended_lut = "off";
defparam \theALU|Y[2]~7 .lut_mask = 64'hCFAACFAACA00CA00;
defparam \theALU|Y[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N45
cyclonev_lcell_comb \theALU|Y[2]~8 (
// Equation(s):
// \theALU|Y[2]~8_combout  = ( \inputs|OUTA [3] & ( (!\rotate_fs|OP [2] & (((\theALU|ad|bit2|Y~combout )) # (\rotate_fs|OP [1]))) # (\rotate_fs|OP [2] & (((!\theALU|Y[2]~7_combout )))) ) ) # ( !\inputs|OUTA [3] & ( (!\rotate_fs|OP [2] & (!\rotate_fs|OP [1] & 
// (\theALU|ad|bit2|Y~combout ))) # (\rotate_fs|OP [2] & (((!\theALU|Y[2]~7_combout )))) ) )

	.dataa(!\rotate_fs|OP [1]),
	.datab(!\rotate_fs|OP [2]),
	.datac(!\theALU|ad|bit2|Y~combout ),
	.datad(!\theALU|Y[2]~7_combout ),
	.datae(gnd),
	.dataf(!\inputs|OUTA [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|Y[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|Y[2]~8 .extended_lut = "off";
defparam \theALU|Y[2]~8 .lut_mask = 64'h3B083B087F4C7F4C;
defparam \theALU|Y[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N0
cyclonev_lcell_comb \theALU|Y[3]~10 (
// Equation(s):
// \theALU|Y[3]~10_combout  = ( !\rotate_fs|OP [2] & ( (\rotate_fs|OP [1] & (((\inputs|OUTA [4])))) ) ) # ( \rotate_fs|OP [2] & ( (!\rotate_fs|OP [1] & ((!\rotate_fs|OP [0] & (((\inputs|OUTA [2])))) # (\rotate_fs|OP [0] & (\inputs|OUTA [3] & (\inputs|OUTB 
// [3]))))) # (\rotate_fs|OP [1] & ((((\inputs|OUTB [3]))) # (\inputs|OUTA [3]))) ) )

	.dataa(!\rotate_fs|OP [1]),
	.datab(!\inputs|OUTA [3]),
	.datac(!\rotate_fs|OP [0]),
	.datad(!\inputs|OUTB [3]),
	.datae(!\rotate_fs|OP [2]),
	.dataf(!\inputs|OUTA [2]),
	.datag(!\inputs|OUTA [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|Y[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|Y[3]~10 .extended_lut = "on";
defparam \theALU|Y[3]~10 .lut_mask = 64'h050511570505B1F7;
defparam \theALU|Y[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N15
cyclonev_lcell_comb \theALU|ad|bit2|CO~0 (
// Equation(s):
// \theALU|ad|bit2|CO~0_combout  = ( \theALU|BOUT[2]~2_combout  & ( ((!\inputs|OUTA [1] & (\theALU|ad|bit0|CO~0_combout  & \theALU|BOUT[1]~3_combout )) # (\inputs|OUTA [1] & ((\theALU|BOUT[1]~3_combout ) # (\theALU|ad|bit0|CO~0_combout )))) # (\inputs|OUTA 
// [2]) ) ) # ( !\theALU|BOUT[2]~2_combout  & ( (\inputs|OUTA [2] & ((!\inputs|OUTA [1] & (\theALU|ad|bit0|CO~0_combout  & \theALU|BOUT[1]~3_combout )) # (\inputs|OUTA [1] & ((\theALU|BOUT[1]~3_combout ) # (\theALU|ad|bit0|CO~0_combout ))))) ) )

	.dataa(!\inputs|OUTA [2]),
	.datab(!\inputs|OUTA [1]),
	.datac(!\theALU|ad|bit0|CO~0_combout ),
	.datad(!\theALU|BOUT[1]~3_combout ),
	.datae(gnd),
	.dataf(!\theALU|BOUT[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|ad|bit2|CO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|ad|bit2|CO~0 .extended_lut = "off";
defparam \theALU|ad|bit2|CO~0 .lut_mask = 64'h01150115577F577F;
defparam \theALU|ad|bit2|CO~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N54
cyclonev_lcell_comb \theALU|Y[3]~9 (
// Equation(s):
// \theALU|Y[3]~9_combout  = ( \rotate_fs|OP [0] & ( \inputs|OUTA [3] & ( (!\theALU|Y[3]~10_combout  & ((!\theALU|co|Decoder0~0_combout ) # (!\inputs|OUTB [3] $ (\theALU|ad|bit2|CO~0_combout )))) ) ) ) # ( !\rotate_fs|OP [0] & ( \inputs|OUTA [3] & ( 
// (!\theALU|Y[3]~10_combout  & ((!\theALU|co|Decoder0~0_combout ) # (!\inputs|OUTB [3] $ (!\theALU|ad|bit2|CO~0_combout )))) ) ) ) # ( \rotate_fs|OP [0] & ( !\inputs|OUTA [3] & ( (!\theALU|Y[3]~10_combout  & ((!\theALU|co|Decoder0~0_combout ) # 
// (!\inputs|OUTB [3] $ (!\theALU|ad|bit2|CO~0_combout )))) ) ) ) # ( !\rotate_fs|OP [0] & ( !\inputs|OUTA [3] & ( (!\theALU|Y[3]~10_combout  & ((!\theALU|co|Decoder0~0_combout ) # (!\inputs|OUTB [3] $ (\theALU|ad|bit2|CO~0_combout )))) ) ) )

	.dataa(!\theALU|Y[3]~10_combout ),
	.datab(!\theALU|co|Decoder0~0_combout ),
	.datac(!\inputs|OUTB [3]),
	.datad(!\theALU|ad|bit2|CO~0_combout ),
	.datae(!\rotate_fs|OP [0]),
	.dataf(!\inputs|OUTA [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|Y[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|Y[3]~9 .extended_lut = "off";
defparam \theALU|Y[3]~9 .lut_mask = 64'hA88A8AA88AA8A88A;
defparam \theALU|Y[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N6
cyclonev_lcell_comb \theALU|Y[4]~14 (
// Equation(s):
// \theALU|Y[4]~14_combout  = ( !\rotate_fs|OP [2] & ( (\rotate_fs|OP [1] & (((\inputs|OUTA [5])))) ) ) # ( \rotate_fs|OP [2] & ( (!\rotate_fs|OP [1] & ((!\rotate_fs|OP [0] & (((\inputs|OUTA [3])))) # (\rotate_fs|OP [0] & (\inputs|OUTA [4] & (\inputs|OUTB 
// [4]))))) # (\rotate_fs|OP [1] & ((((\inputs|OUTB [4]))) # (\inputs|OUTA [4]))) ) )

	.dataa(!\rotate_fs|OP [1]),
	.datab(!\inputs|OUTA [4]),
	.datac(!\rotate_fs|OP [0]),
	.datad(!\inputs|OUTB [4]),
	.datae(!\rotate_fs|OP [2]),
	.dataf(!\inputs|OUTA [3]),
	.datag(!\inputs|OUTA [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|Y[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|Y[4]~14 .extended_lut = "on";
defparam \theALU|Y[4]~14 .lut_mask = 64'h050511570505B1F7;
defparam \theALU|Y[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N18
cyclonev_lcell_comb \theALU|Y[4]~4 (
// Equation(s):
// \theALU|Y[4]~4_combout  = ( \inputs|OUTA [4] & ( \theALU|ad|bit3|CO~1_combout  & ( (!\theALU|Y[4]~14_combout  & ((!\theALU|BOUT[4]~1_combout ) # (!\theALU|co|Decoder0~0_combout ))) ) ) ) # ( !\inputs|OUTA [4] & ( \theALU|ad|bit3|CO~1_combout  & ( 
// (!\theALU|Y[4]~14_combout  & ((!\theALU|co|Decoder0~0_combout ) # (\theALU|BOUT[4]~1_combout ))) ) ) ) # ( \inputs|OUTA [4] & ( !\theALU|ad|bit3|CO~1_combout  & ( (!\theALU|Y[4]~14_combout  & ((!\theALU|co|Decoder0~0_combout ) # 
// (!\theALU|BOUT[4]~1_combout  $ (!\theALU|ad|bit3|tempCO~0_combout )))) ) ) ) # ( !\inputs|OUTA [4] & ( !\theALU|ad|bit3|CO~1_combout  & ( (!\theALU|Y[4]~14_combout  & ((!\theALU|co|Decoder0~0_combout ) # (!\theALU|BOUT[4]~1_combout  $ 
// (\theALU|ad|bit3|tempCO~0_combout )))) ) ) )

	.dataa(!\theALU|BOUT[4]~1_combout ),
	.datab(!\theALU|co|Decoder0~0_combout ),
	.datac(!\theALU|ad|bit3|tempCO~0_combout ),
	.datad(!\theALU|Y[4]~14_combout ),
	.datae(!\inputs|OUTA [4]),
	.dataf(!\theALU|ad|bit3|CO~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|Y[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|Y[4]~4 .extended_lut = "off";
defparam \theALU|Y[4]~4 .lut_mask = 64'hED00DE00DD00EE00;
defparam \theALU|Y[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N54
cyclonev_lcell_comb \theALU|ad|bit1|Y~0 (
// Equation(s):
// \theALU|ad|bit1|Y~0_combout  = ( \rotate_fs|OP [0] & ( !\inputs|OUTB [1] $ (!\inputs|OUTA [1] $ (((!\rotate_fs|OP [1] & !\rotate_fs|OP [2])))) ) ) # ( !\rotate_fs|OP [0] & ( !\inputs|OUTB [1] $ (!\inputs|OUTA [1]) ) )

	.dataa(!\rotate_fs|OP [1]),
	.datab(!\rotate_fs|OP [2]),
	.datac(!\inputs|OUTB [1]),
	.datad(!\inputs|OUTA [1]),
	.datae(gnd),
	.dataf(!\rotate_fs|OP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|ad|bit1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|ad|bit1|Y~0 .extended_lut = "off";
defparam \theALU|ad|bit1|Y~0 .lut_mask = 64'h0FF00FF087788778;
defparam \theALU|ad|bit1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N3
cyclonev_lcell_comb \theALU|Y[1]~5 (
// Equation(s):
// \theALU|Y[1]~5_combout  = ( \rotate_fs|OP [0] & ( (!\inputs|OUTA [1] & ((!\inputs|OUTB [1]) # (!\rotate_fs|OP [1]))) # (\inputs|OUTA [1] & (!\inputs|OUTB [1] & !\rotate_fs|OP [1])) ) ) # ( !\rotate_fs|OP [0] & ( (!\rotate_fs|OP [1] & (!\inputs|OUTA [0])) 
// # (\rotate_fs|OP [1] & (((!\inputs|OUTA [1] & !\inputs|OUTB [1])))) ) )

	.dataa(!\inputs|OUTA [0]),
	.datab(!\inputs|OUTA [1]),
	.datac(!\inputs|OUTB [1]),
	.datad(!\rotate_fs|OP [1]),
	.datae(gnd),
	.dataf(!\rotate_fs|OP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|Y[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|Y[1]~5 .extended_lut = "off";
defparam \theALU|Y[1]~5 .lut_mask = 64'hAAC0AAC0FCC0FCC0;
defparam \theALU|Y[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N36
cyclonev_lcell_comb \theALU|Y[1]~6 (
// Equation(s):
// \theALU|Y[1]~6_combout  = ( \theALU|Y[1]~5_combout  & ( \inputs|OUTA [2] & ( (!\rotate_fs|OP [2] & ((!\theALU|ad|bit0|CO~0_combout  $ (!\theALU|ad|bit1|Y~0_combout )) # (\rotate_fs|OP [1]))) ) ) ) # ( !\theALU|Y[1]~5_combout  & ( \inputs|OUTA [2] & ( 
// ((!\theALU|ad|bit0|CO~0_combout  $ (!\theALU|ad|bit1|Y~0_combout )) # (\rotate_fs|OP [2])) # (\rotate_fs|OP [1]) ) ) ) # ( \theALU|Y[1]~5_combout  & ( !\inputs|OUTA [2] & ( (!\rotate_fs|OP [1] & (!\rotate_fs|OP [2] & (!\theALU|ad|bit0|CO~0_combout  $ 
// (!\theALU|ad|bit1|Y~0_combout )))) ) ) ) # ( !\theALU|Y[1]~5_combout  & ( !\inputs|OUTA [2] & ( ((!\rotate_fs|OP [1] & (!\theALU|ad|bit0|CO~0_combout  $ (!\theALU|ad|bit1|Y~0_combout )))) # (\rotate_fs|OP [2]) ) ) )

	.dataa(!\rotate_fs|OP [1]),
	.datab(!\rotate_fs|OP [2]),
	.datac(!\theALU|ad|bit0|CO~0_combout ),
	.datad(!\theALU|ad|bit1|Y~0_combout ),
	.datae(!\theALU|Y[1]~5_combout ),
	.dataf(!\inputs|OUTA [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|Y[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|Y[1]~6 .extended_lut = "off";
defparam \theALU|Y[1]~6 .lut_mask = 64'h3BB308807FF74CC4;
defparam \theALU|Y[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N30
cyclonev_lcell_comb \theALU|Equal4~0 (
// Equation(s):
// \theALU|Equal4~0_combout  = ( \theALU|Y[4]~4_combout  & ( !\theALU|Y[1]~6_combout  & ( (!\theALU|Y[0]~3_combout  & (!\theALU|Y[2]~8_combout  & \theALU|Y[3]~9_combout )) ) ) )

	.dataa(!\theALU|Y[0]~3_combout ),
	.datab(!\theALU|Y[2]~8_combout ),
	.datac(!\theALU|Y[3]~9_combout ),
	.datad(gnd),
	.datae(!\theALU|Y[4]~4_combout ),
	.dataf(!\theALU|Y[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|Equal4~0 .extended_lut = "off";
defparam \theALU|Equal4~0 .lut_mask = 64'h0000080800000000;
defparam \theALU|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N36
cyclonev_lcell_comb \theALU|Equal4~1 (
// Equation(s):
// \theALU|Equal4~1_combout  = ( \theALU|Equal4~0_combout  & ( (\theALU|Y[6]~2_combout  & (!\theALU|N~1_combout  & !\theALU|Y[5]~1_combout )) ) )

	.dataa(!\theALU|Y[6]~2_combout ),
	.datab(!\theALU|N~1_combout ),
	.datac(!\theALU|Y[5]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\theALU|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|Equal4~1 .extended_lut = "off";
defparam \theALU|Equal4~1 .lut_mask = 64'h0000000040404040;
defparam \theALU|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N27
cyclonev_lcell_comb \theALU|BOUT[7]~5 (
// Equation(s):
// \theALU|BOUT[7]~5_combout  = ( \inputs|OUTB [7] & ( ((!\rotate_fs|OP [0]) # (\rotate_fs|OP [2])) # (\rotate_fs|OP [1]) ) ) # ( !\inputs|OUTB [7] & ( (!\rotate_fs|OP [1] & (!\rotate_fs|OP [2] & \rotate_fs|OP [0])) ) )

	.dataa(!\rotate_fs|OP [1]),
	.datab(!\rotate_fs|OP [2]),
	.datac(gnd),
	.datad(!\rotate_fs|OP [0]),
	.datae(gnd),
	.dataf(!\inputs|OUTB [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|BOUT[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|BOUT[7]~5 .extended_lut = "off";
defparam \theALU|BOUT[7]~5 .lut_mask = 64'h00880088FF77FF77;
defparam \theALU|BOUT[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N48
cyclonev_lcell_comb \theALU|ad|V~0 (
// Equation(s):
// \theALU|ad|V~0_combout  = ( \theALU|BOUT[7]~5_combout  & ( \theALU|co|Decoder0~0_combout  & ( (\inputs|OUTA [7] & ((!\inputs|OUTA [6] & ((!\theALU|BOUT[6]~4_combout ) # (\theALU|ad|bit5|CO~0_combout ))) # (\inputs|OUTA [6] & (!\theALU|BOUT[6]~4_combout  & 
// \theALU|ad|bit5|CO~0_combout )))) ) ) ) # ( !\theALU|BOUT[7]~5_combout  & ( \theALU|co|Decoder0~0_combout  & ( (!\inputs|OUTA [7] & ((!\inputs|OUTA [6] & (\theALU|BOUT[6]~4_combout  & !\theALU|ad|bit5|CO~0_combout )) # (\inputs|OUTA [6] & 
// ((!\theALU|ad|bit5|CO~0_combout ) # (\theALU|BOUT[6]~4_combout ))))) ) ) )

	.dataa(!\inputs|OUTA [7]),
	.datab(!\inputs|OUTA [6]),
	.datac(!\theALU|BOUT[6]~4_combout ),
	.datad(!\theALU|ad|bit5|CO~0_combout ),
	.datae(!\theALU|BOUT[7]~5_combout ),
	.dataf(!\theALU|co|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|ad|V~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|ad|V~0 .extended_lut = "off";
defparam \theALU|ad|V~0 .lut_mask = 64'h000000002A024054;
defparam \theALU|ad|V~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N30
cyclonev_lcell_comb \theALU|ad|bit7|CO~0 (
// Equation(s):
// \theALU|ad|bit7|CO~0_combout  = ( \inputs|OUTA [6] & ( (!\inputs|OUTA [7] & (\theALU|BOUT[7]~5_combout  & ((!\theALU|ad|bit5|CO~0_combout ) # (\theALU|BOUT[6]~4_combout )))) # (\inputs|OUTA [7] & (((!\theALU|ad|bit5|CO~0_combout ) # 
// (\theALU|BOUT[7]~5_combout )) # (\theALU|BOUT[6]~4_combout ))) ) ) # ( !\inputs|OUTA [6] & ( (!\inputs|OUTA [7] & (\theALU|BOUT[6]~4_combout  & (!\theALU|ad|bit5|CO~0_combout  & \theALU|BOUT[7]~5_combout ))) # (\inputs|OUTA [7] & 
// (((\theALU|BOUT[6]~4_combout  & !\theALU|ad|bit5|CO~0_combout )) # (\theALU|BOUT[7]~5_combout ))) ) )

	.dataa(!\theALU|BOUT[6]~4_combout ),
	.datab(!\theALU|ad|bit5|CO~0_combout ),
	.datac(!\inputs|OUTA [7]),
	.datad(!\theALU|BOUT[7]~5_combout ),
	.datae(gnd),
	.dataf(!\inputs|OUTA [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|ad|bit7|CO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|ad|bit7|CO~0 .extended_lut = "off";
defparam \theALU|ad|bit7|CO~0 .lut_mask = 64'h044F044F0DDF0DDF;
defparam \theALU|ad|bit7|CO~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N30
cyclonev_lcell_comb \theALU|C~1 (
// Equation(s):
// \theALU|C~1_combout  = ( !\rotate_fs|OP [2] & ( \rotate_fs|OP [1] & ( \inputs|OUTA [0] ) ) ) # ( \rotate_fs|OP [2] & ( !\rotate_fs|OP [1] & ( (!\rotate_fs|OP [0] & \inputs|OUTA [7]) ) ) ) # ( !\rotate_fs|OP [2] & ( !\rotate_fs|OP [1] & ( 
// \theALU|ad|bit7|CO~0_combout  ) ) )

	.dataa(!\rotate_fs|OP [0]),
	.datab(!\theALU|ad|bit7|CO~0_combout ),
	.datac(!\inputs|OUTA [7]),
	.datad(!\inputs|OUTA [0]),
	.datae(!\rotate_fs|OP [2]),
	.dataf(!\rotate_fs|OP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\theALU|C~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \theALU|C~1 .extended_lut = "off";
defparam \theALU|C~1 .lut_mask = 64'h33330A0A00FF0000;
defparam \theALU|C~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N12
cyclonev_lcell_comb \upperBitsOfA|WideOr6~0 (
// Equation(s):
// \upperBitsOfA|WideOr6~0_combout  = ( \inputs|OUTA [7] & ( (\inputs|OUTA [4] & (!\inputs|OUTA [6] $ (!\inputs|OUTA [5]))) ) ) # ( !\inputs|OUTA [7] & ( (!\inputs|OUTA [5] & (!\inputs|OUTA [4] $ (!\inputs|OUTA [6]))) ) )

	.dataa(!\inputs|OUTA [4]),
	.datab(!\inputs|OUTA [6]),
	.datac(gnd),
	.datad(!\inputs|OUTA [5]),
	.datae(gnd),
	.dataf(!\inputs|OUTA [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperBitsOfA|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperBitsOfA|WideOr6~0 .extended_lut = "off";
defparam \upperBitsOfA|WideOr6~0 .lut_mask = 64'h6600660011441144;
defparam \upperBitsOfA|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N15
cyclonev_lcell_comb \upperBitsOfA|WideOr5~0 (
// Equation(s):
// \upperBitsOfA|WideOr5~0_combout  = (!\inputs|OUTA [5] & (\inputs|OUTA [6] & (!\inputs|OUTA [4] $ (!\inputs|OUTA [7])))) # (\inputs|OUTA [5] & ((!\inputs|OUTA [4] & (\inputs|OUTA [6])) # (\inputs|OUTA [4] & ((\inputs|OUTA [7])))))

	.dataa(!\inputs|OUTA [4]),
	.datab(!\inputs|OUTA [6]),
	.datac(!\inputs|OUTA [5]),
	.datad(!\inputs|OUTA [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperBitsOfA|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperBitsOfA|WideOr5~0 .extended_lut = "off";
defparam \upperBitsOfA|WideOr5~0 .lut_mask = 64'h1227122712271227;
defparam \upperBitsOfA|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N21
cyclonev_lcell_comb \upperBitsOfA|WideOr4~0 (
// Equation(s):
// \upperBitsOfA|WideOr4~0_combout  = ( \inputs|OUTA [7] & ( (\inputs|OUTA [6] & ((!\inputs|OUTA [4]) # (\inputs|OUTA [5]))) ) ) # ( !\inputs|OUTA [7] & ( (!\inputs|OUTA [4] & (!\inputs|OUTA [6] & \inputs|OUTA [5])) ) )

	.dataa(!\inputs|OUTA [4]),
	.datab(!\inputs|OUTA [6]),
	.datac(!\inputs|OUTA [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inputs|OUTA [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperBitsOfA|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperBitsOfA|WideOr4~0 .extended_lut = "off";
defparam \upperBitsOfA|WideOr4~0 .lut_mask = 64'h0808080823232323;
defparam \upperBitsOfA|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N36
cyclonev_lcell_comb \upperBitsOfA|WideOr3~0 (
// Equation(s):
// \upperBitsOfA|WideOr3~0_combout  = ( \inputs|OUTA [5] & ( (!\inputs|OUTA [6] & (\inputs|OUTA [7] & !\inputs|OUTA [4])) # (\inputs|OUTA [6] & ((\inputs|OUTA [4]))) ) ) # ( !\inputs|OUTA [5] & ( (!\inputs|OUTA [7] & (!\inputs|OUTA [6] $ (!\inputs|OUTA 
// [4]))) ) )

	.dataa(gnd),
	.datab(!\inputs|OUTA [6]),
	.datac(!\inputs|OUTA [7]),
	.datad(!\inputs|OUTA [4]),
	.datae(gnd),
	.dataf(!\inputs|OUTA [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperBitsOfA|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperBitsOfA|WideOr3~0 .extended_lut = "off";
defparam \upperBitsOfA|WideOr3~0 .lut_mask = 64'h30C030C00C330C33;
defparam \upperBitsOfA|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N18
cyclonev_lcell_comb \upperBitsOfA|WideOr2~0 (
// Equation(s):
// \upperBitsOfA|WideOr2~0_combout  = ( \inputs|OUTA [7] & ( (\inputs|OUTA [4] & (!\inputs|OUTA [6] & !\inputs|OUTA [5])) ) ) # ( !\inputs|OUTA [7] & ( ((\inputs|OUTA [6] & !\inputs|OUTA [5])) # (\inputs|OUTA [4]) ) )

	.dataa(!\inputs|OUTA [4]),
	.datab(!\inputs|OUTA [6]),
	.datac(gnd),
	.datad(!\inputs|OUTA [5]),
	.datae(gnd),
	.dataf(!\inputs|OUTA [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperBitsOfA|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperBitsOfA|WideOr2~0 .extended_lut = "off";
defparam \upperBitsOfA|WideOr2~0 .lut_mask = 64'h7755775544004400;
defparam \upperBitsOfA|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N54
cyclonev_lcell_comb \upperBitsOfA|WideOr1~0 (
// Equation(s):
// \upperBitsOfA|WideOr1~0_combout  = ( \inputs|OUTA [7] & ( (\inputs|OUTA [4] & (\inputs|OUTA [6] & !\inputs|OUTA [5])) ) ) # ( !\inputs|OUTA [7] & ( (!\inputs|OUTA [4] & (!\inputs|OUTA [6] & \inputs|OUTA [5])) # (\inputs|OUTA [4] & ((!\inputs|OUTA [6]) # 
// (\inputs|OUTA [5]))) ) )

	.dataa(!\inputs|OUTA [4]),
	.datab(!\inputs|OUTA [6]),
	.datac(gnd),
	.datad(!\inputs|OUTA [5]),
	.datae(gnd),
	.dataf(!\inputs|OUTA [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperBitsOfA|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperBitsOfA|WideOr1~0 .extended_lut = "off";
defparam \upperBitsOfA|WideOr1~0 .lut_mask = 64'h44DD44DD11001100;
defparam \upperBitsOfA|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N57
cyclonev_lcell_comb \upperBitsOfA|WideOr0~0 (
// Equation(s):
// \upperBitsOfA|WideOr0~0_combout  = ( \inputs|OUTA [7] & ( ((!\inputs|OUTA [6]) # (\inputs|OUTA [5])) # (\inputs|OUTA [4]) ) ) # ( !\inputs|OUTA [7] & ( (!\inputs|OUTA [6] & ((\inputs|OUTA [5]))) # (\inputs|OUTA [6] & ((!\inputs|OUTA [4]) # (!\inputs|OUTA 
// [5]))) ) )

	.dataa(!\inputs|OUTA [4]),
	.datab(!\inputs|OUTA [6]),
	.datac(!\inputs|OUTA [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inputs|OUTA [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperBitsOfA|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperBitsOfA|WideOr0~0 .extended_lut = "off";
defparam \upperBitsOfA|WideOr0~0 .lut_mask = 64'h3E3E3E3EDFDFDFDF;
defparam \upperBitsOfA|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N48
cyclonev_lcell_comb \lowerBitsOfA|WideOr6~0 (
// Equation(s):
// \lowerBitsOfA|WideOr6~0_combout  = ( \inputs|OUTA [2] & ( (!\inputs|OUTA [1] & (!\inputs|OUTA [3] $ (\inputs|OUTA [0]))) ) ) # ( !\inputs|OUTA [2] & ( (\inputs|OUTA [0] & (!\inputs|OUTA [3] $ (\inputs|OUTA [1]))) ) )

	.dataa(!\inputs|OUTA [3]),
	.datab(!\inputs|OUTA [1]),
	.datac(!\inputs|OUTA [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inputs|OUTA [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerBitsOfA|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerBitsOfA|WideOr6~0 .extended_lut = "off";
defparam \lowerBitsOfA|WideOr6~0 .lut_mask = 64'h0909090984848484;
defparam \lowerBitsOfA|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N51
cyclonev_lcell_comb \lowerBitsOfA|WideOr5~0 (
// Equation(s):
// \lowerBitsOfA|WideOr5~0_combout  = ( \inputs|OUTA [2] & ( (!\inputs|OUTA [3] & (!\inputs|OUTA [1] $ (!\inputs|OUTA [0]))) # (\inputs|OUTA [3] & ((!\inputs|OUTA [0]) # (\inputs|OUTA [1]))) ) ) # ( !\inputs|OUTA [2] & ( (\inputs|OUTA [3] & (\inputs|OUTA [1] 
// & \inputs|OUTA [0])) ) )

	.dataa(!\inputs|OUTA [3]),
	.datab(!\inputs|OUTA [1]),
	.datac(!\inputs|OUTA [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inputs|OUTA [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerBitsOfA|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerBitsOfA|WideOr5~0 .extended_lut = "off";
defparam \lowerBitsOfA|WideOr5~0 .lut_mask = 64'h0101010179797979;
defparam \lowerBitsOfA|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N0
cyclonev_lcell_comb \lowerBitsOfA|WideOr4~0 (
// Equation(s):
// \lowerBitsOfA|WideOr4~0_combout  = ( \inputs|OUTA [2] & ( (\inputs|OUTA [3] & ((!\inputs|OUTA [0]) # (\inputs|OUTA [1]))) ) ) # ( !\inputs|OUTA [2] & ( (!\inputs|OUTA [0] & (\inputs|OUTA [1] & !\inputs|OUTA [3])) ) )

	.dataa(!\inputs|OUTA [0]),
	.datab(!\inputs|OUTA [1]),
	.datac(!\inputs|OUTA [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inputs|OUTA [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerBitsOfA|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerBitsOfA|WideOr4~0 .extended_lut = "off";
defparam \lowerBitsOfA|WideOr4~0 .lut_mask = 64'h202020200B0B0B0B;
defparam \lowerBitsOfA|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N12
cyclonev_lcell_comb \lowerBitsOfA|WideOr3~0 (
// Equation(s):
// \lowerBitsOfA|WideOr3~0_combout  = ( \inputs|OUTA [3] & ( (\inputs|OUTA [1] & (!\inputs|OUTA [2] $ (\inputs|OUTA [0]))) ) ) # ( !\inputs|OUTA [3] & ( (!\inputs|OUTA [2] & (!\inputs|OUTA [1] & \inputs|OUTA [0])) # (\inputs|OUTA [2] & (!\inputs|OUTA [1] $ 
// (\inputs|OUTA [0]))) ) )

	.dataa(!\inputs|OUTA [2]),
	.datab(!\inputs|OUTA [1]),
	.datac(!\inputs|OUTA [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inputs|OUTA [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerBitsOfA|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerBitsOfA|WideOr3~0 .extended_lut = "off";
defparam \lowerBitsOfA|WideOr3~0 .lut_mask = 64'h4949494921212121;
defparam \lowerBitsOfA|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N18
cyclonev_lcell_comb \lowerBitsOfA|WideOr2~0 (
// Equation(s):
// \lowerBitsOfA|WideOr2~0_combout  = ( \inputs|OUTA [0] & ( (!\inputs|OUTA [3]) # ((!\inputs|OUTA [1] & !\inputs|OUTA [2])) ) ) # ( !\inputs|OUTA [0] & ( (!\inputs|OUTA [1] & (!\inputs|OUTA [3] & \inputs|OUTA [2])) ) )

	.dataa(gnd),
	.datab(!\inputs|OUTA [1]),
	.datac(!\inputs|OUTA [3]),
	.datad(!\inputs|OUTA [2]),
	.datae(gnd),
	.dataf(!\inputs|OUTA [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerBitsOfA|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerBitsOfA|WideOr2~0 .extended_lut = "off";
defparam \lowerBitsOfA|WideOr2~0 .lut_mask = 64'h00C000C0FCF0FCF0;
defparam \lowerBitsOfA|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N57
cyclonev_lcell_comb \lowerBitsOfA|WideOr1~0 (
// Equation(s):
// \lowerBitsOfA|WideOr1~0_combout  = ( \inputs|OUTA [2] & ( (\inputs|OUTA [0] & (!\inputs|OUTA [3] $ (!\inputs|OUTA [1]))) ) ) # ( !\inputs|OUTA [2] & ( (!\inputs|OUTA [3] & ((\inputs|OUTA [0]) # (\inputs|OUTA [1]))) ) )

	.dataa(!\inputs|OUTA [3]),
	.datab(!\inputs|OUTA [1]),
	.datac(!\inputs|OUTA [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inputs|OUTA [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerBitsOfA|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerBitsOfA|WideOr1~0 .extended_lut = "off";
defparam \lowerBitsOfA|WideOr1~0 .lut_mask = 64'h2A2A2A2A06060606;
defparam \lowerBitsOfA|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N54
cyclonev_lcell_comb \lowerBitsOfA|WideOr0~0 (
// Equation(s):
// \lowerBitsOfA|WideOr0~0_combout  = ( \inputs|OUTA [2] & ( (!\inputs|OUTA [1] & ((!\inputs|OUTA [3]) # (\inputs|OUTA [0]))) # (\inputs|OUTA [1] & ((!\inputs|OUTA [0]) # (\inputs|OUTA [3]))) ) ) # ( !\inputs|OUTA [2] & ( (\inputs|OUTA [3]) # (\inputs|OUTA 
// [1]) ) )

	.dataa(gnd),
	.datab(!\inputs|OUTA [1]),
	.datac(!\inputs|OUTA [3]),
	.datad(!\inputs|OUTA [0]),
	.datae(gnd),
	.dataf(!\inputs|OUTA [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerBitsOfA|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerBitsOfA|WideOr0~0 .extended_lut = "off";
defparam \lowerBitsOfA|WideOr0~0 .lut_mask = 64'h3F3F3F3FF3CFF3CF;
defparam \lowerBitsOfA|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N45
cyclonev_lcell_comb \upperBitsOfB|WideOr6~0 (
// Equation(s):
// \upperBitsOfB|WideOr6~0_combout  = ( \inputs|OUTB [4] & ( (!\inputs|OUTB [5] & (!\inputs|OUTB [7] $ (\inputs|OUTB [6]))) # (\inputs|OUTB [5] & (\inputs|OUTB [7] & !\inputs|OUTB [6])) ) ) # ( !\inputs|OUTB [4] & ( (!\inputs|OUTB [5] & (!\inputs|OUTB [7] & 
// \inputs|OUTB [6])) ) )

	.dataa(!\inputs|OUTB [5]),
	.datab(!\inputs|OUTB [7]),
	.datac(!\inputs|OUTB [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inputs|OUTB [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperBitsOfB|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperBitsOfB|WideOr6~0 .extended_lut = "off";
defparam \upperBitsOfB|WideOr6~0 .lut_mask = 64'h0808080892929292;
defparam \upperBitsOfB|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N36
cyclonev_lcell_comb \upperBitsOfB|WideOr5~0 (
// Equation(s):
// \upperBitsOfB|WideOr5~0_combout  = ( \inputs|OUTB [4] & ( (!\inputs|OUTB [5] & (!\inputs|OUTB [7] & \inputs|OUTB [6])) # (\inputs|OUTB [5] & (\inputs|OUTB [7])) ) ) # ( !\inputs|OUTB [4] & ( (\inputs|OUTB [6] & ((\inputs|OUTB [7]) # (\inputs|OUTB [5]))) ) 
// )

	.dataa(!\inputs|OUTB [5]),
	.datab(!\inputs|OUTB [7]),
	.datac(!\inputs|OUTB [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inputs|OUTB [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperBitsOfB|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperBitsOfB|WideOr5~0 .extended_lut = "off";
defparam \upperBitsOfB|WideOr5~0 .lut_mask = 64'h0707070719191919;
defparam \upperBitsOfB|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N39
cyclonev_lcell_comb \upperBitsOfB|WideOr4~0 (
// Equation(s):
// \upperBitsOfB|WideOr4~0_combout  = ( \inputs|OUTB [4] & ( (\inputs|OUTB [5] & (\inputs|OUTB [7] & \inputs|OUTB [6])) ) ) # ( !\inputs|OUTB [4] & ( (!\inputs|OUTB [7] & (\inputs|OUTB [5] & !\inputs|OUTB [6])) # (\inputs|OUTB [7] & ((\inputs|OUTB [6]))) ) )

	.dataa(!\inputs|OUTB [5]),
	.datab(!\inputs|OUTB [7]),
	.datac(!\inputs|OUTB [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inputs|OUTB [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperBitsOfB|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperBitsOfB|WideOr4~0 .extended_lut = "off";
defparam \upperBitsOfB|WideOr4~0 .lut_mask = 64'h4343434301010101;
defparam \upperBitsOfB|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N6
cyclonev_lcell_comb \upperBitsOfB|WideOr3~0 (
// Equation(s):
// \upperBitsOfB|WideOr3~0_combout  = ( \inputs|OUTB [4] & ( (!\inputs|OUTB [5] & (!\inputs|OUTB [7] & !\inputs|OUTB [6])) # (\inputs|OUTB [5] & ((\inputs|OUTB [6]))) ) ) # ( !\inputs|OUTB [4] & ( (!\inputs|OUTB [5] & (!\inputs|OUTB [7] & \inputs|OUTB [6])) 
// # (\inputs|OUTB [5] & (\inputs|OUTB [7] & !\inputs|OUTB [6])) ) )

	.dataa(!\inputs|OUTB [5]),
	.datab(!\inputs|OUTB [7]),
	.datac(!\inputs|OUTB [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inputs|OUTB [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperBitsOfB|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperBitsOfB|WideOr3~0 .extended_lut = "off";
defparam \upperBitsOfB|WideOr3~0 .lut_mask = 64'h1818181885858585;
defparam \upperBitsOfB|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N9
cyclonev_lcell_comb \upperBitsOfB|WideOr2~0 (
// Equation(s):
// \upperBitsOfB|WideOr2~0_combout  = ( \inputs|OUTB [6] & ( (!\inputs|OUTB [7] & ((!\inputs|OUTB [5]) # (\inputs|OUTB [4]))) ) ) # ( !\inputs|OUTB [6] & ( (\inputs|OUTB [4] & ((!\inputs|OUTB [5]) # (!\inputs|OUTB [7]))) ) )

	.dataa(!\inputs|OUTB [5]),
	.datab(gnd),
	.datac(!\inputs|OUTB [7]),
	.datad(!\inputs|OUTB [4]),
	.datae(gnd),
	.dataf(!\inputs|OUTB [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperBitsOfB|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperBitsOfB|WideOr2~0 .extended_lut = "off";
defparam \upperBitsOfB|WideOr2~0 .lut_mask = 64'h00FA00FAA0F0A0F0;
defparam \upperBitsOfB|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N42
cyclonev_lcell_comb \upperBitsOfB|WideOr1~0 (
// Equation(s):
// \upperBitsOfB|WideOr1~0_combout  = ( \inputs|OUTB [4] & ( !\inputs|OUTB [7] $ (((!\inputs|OUTB [5] & \inputs|OUTB [6]))) ) ) # ( !\inputs|OUTB [4] & ( (\inputs|OUTB [5] & (!\inputs|OUTB [7] & !\inputs|OUTB [6])) ) )

	.dataa(!\inputs|OUTB [5]),
	.datab(!\inputs|OUTB [7]),
	.datac(gnd),
	.datad(!\inputs|OUTB [6]),
	.datae(gnd),
	.dataf(!\inputs|OUTB [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperBitsOfB|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperBitsOfB|WideOr1~0 .extended_lut = "off";
defparam \upperBitsOfB|WideOr1~0 .lut_mask = 64'h44004400CC66CC66;
defparam \upperBitsOfB|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N12
cyclonev_lcell_comb \upperBitsOfB|WideOr0~0 (
// Equation(s):
// \upperBitsOfB|WideOr0~0_combout  = ( \inputs|OUTB [4] & ( (!\inputs|OUTB [6] $ (!\inputs|OUTB [5])) # (\inputs|OUTB [7]) ) ) # ( !\inputs|OUTB [4] & ( (!\inputs|OUTB [6] $ (!\inputs|OUTB [7])) # (\inputs|OUTB [5]) ) )

	.dataa(gnd),
	.datab(!\inputs|OUTB [6]),
	.datac(!\inputs|OUTB [5]),
	.datad(!\inputs|OUTB [7]),
	.datae(gnd),
	.dataf(!\inputs|OUTB [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperBitsOfB|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperBitsOfB|WideOr0~0 .extended_lut = "off";
defparam \upperBitsOfB|WideOr0~0 .lut_mask = 64'h3FCF3FCF3CFF3CFF;
defparam \upperBitsOfB|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N3
cyclonev_lcell_comb \lowerBitsOfB|WideOr6~0 (
// Equation(s):
// \lowerBitsOfB|WideOr6~0_combout  = ( \inputs|OUTB [0] & ( (!\inputs|OUTB [2] & (!\inputs|OUTB [3] $ (\inputs|OUTB [1]))) # (\inputs|OUTB [2] & (\inputs|OUTB [3] & !\inputs|OUTB [1])) ) ) # ( !\inputs|OUTB [0] & ( (\inputs|OUTB [2] & (!\inputs|OUTB [3] & 
// !\inputs|OUTB [1])) ) )

	.dataa(!\inputs|OUTB [2]),
	.datab(!\inputs|OUTB [3]),
	.datac(gnd),
	.datad(!\inputs|OUTB [1]),
	.datae(gnd),
	.dataf(!\inputs|OUTB [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerBitsOfB|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerBitsOfB|WideOr6~0 .extended_lut = "off";
defparam \lowerBitsOfB|WideOr6~0 .lut_mask = 64'h4400440099229922;
defparam \lowerBitsOfB|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N24
cyclonev_lcell_comb \lowerBitsOfB|WideOr5~0 (
// Equation(s):
// \lowerBitsOfB|WideOr5~0_combout  = ( \inputs|OUTB [0] & ( (!\inputs|OUTB [3] & (\inputs|OUTB [2] & !\inputs|OUTB [1])) # (\inputs|OUTB [3] & ((\inputs|OUTB [1]))) ) ) # ( !\inputs|OUTB [0] & ( (\inputs|OUTB [2] & ((\inputs|OUTB [1]) # (\inputs|OUTB [3]))) 
// ) )

	.dataa(!\inputs|OUTB [2]),
	.datab(!\inputs|OUTB [3]),
	.datac(!\inputs|OUTB [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inputs|OUTB [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerBitsOfB|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerBitsOfB|WideOr5~0 .extended_lut = "off";
defparam \lowerBitsOfB|WideOr5~0 .lut_mask = 64'h1515151543434343;
defparam \lowerBitsOfB|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N27
cyclonev_lcell_comb \lowerBitsOfB|WideOr4~0 (
// Equation(s):
// \lowerBitsOfB|WideOr4~0_combout  = ( \inputs|OUTB [0] & ( (\inputs|OUTB [2] & (\inputs|OUTB [3] & \inputs|OUTB [1])) ) ) # ( !\inputs|OUTB [0] & ( (!\inputs|OUTB [2] & (!\inputs|OUTB [3] & \inputs|OUTB [1])) # (\inputs|OUTB [2] & (\inputs|OUTB [3])) ) )

	.dataa(!\inputs|OUTB [2]),
	.datab(!\inputs|OUTB [3]),
	.datac(gnd),
	.datad(!\inputs|OUTB [1]),
	.datae(gnd),
	.dataf(!\inputs|OUTB [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerBitsOfB|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerBitsOfB|WideOr4~0 .extended_lut = "off";
defparam \lowerBitsOfB|WideOr4~0 .lut_mask = 64'h1199119900110011;
defparam \lowerBitsOfB|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N15
cyclonev_lcell_comb \lowerBitsOfB|WideOr3~0 (
// Equation(s):
// \lowerBitsOfB|WideOr3~0_combout  = ( \inputs|OUTB [2] & ( (!\inputs|OUTB [0] & (!\inputs|OUTB [1] & !\inputs|OUTB [3])) # (\inputs|OUTB [0] & (\inputs|OUTB [1])) ) ) # ( !\inputs|OUTB [2] & ( (!\inputs|OUTB [0] & (\inputs|OUTB [1] & \inputs|OUTB [3])) # 
// (\inputs|OUTB [0] & (!\inputs|OUTB [1] & !\inputs|OUTB [3])) ) )

	.dataa(!\inputs|OUTB [0]),
	.datab(gnd),
	.datac(!\inputs|OUTB [1]),
	.datad(!\inputs|OUTB [3]),
	.datae(gnd),
	.dataf(!\inputs|OUTB [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerBitsOfB|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerBitsOfB|WideOr3~0 .extended_lut = "off";
defparam \lowerBitsOfB|WideOr3~0 .lut_mask = 64'h500A500AA505A505;
defparam \lowerBitsOfB|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N48
cyclonev_lcell_comb \lowerBitsOfB|WideOr2~0 (
// Equation(s):
// \lowerBitsOfB|WideOr2~0_combout  = ( \inputs|OUTB [0] & ( (!\inputs|OUTB [3]) # ((!\inputs|OUTB [1] & !\inputs|OUTB [2])) ) ) # ( !\inputs|OUTB [0] & ( (!\inputs|OUTB [1] & (!\inputs|OUTB [3] & \inputs|OUTB [2])) ) )

	.dataa(!\inputs|OUTB [1]),
	.datab(!\inputs|OUTB [3]),
	.datac(gnd),
	.datad(!\inputs|OUTB [2]),
	.datae(gnd),
	.dataf(!\inputs|OUTB [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerBitsOfB|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerBitsOfB|WideOr2~0 .extended_lut = "off";
defparam \lowerBitsOfB|WideOr2~0 .lut_mask = 64'h00880088EECCEECC;
defparam \lowerBitsOfB|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N0
cyclonev_lcell_comb \lowerBitsOfB|WideOr1~0 (
// Equation(s):
// \lowerBitsOfB|WideOr1~0_combout  = ( \inputs|OUTB [0] & ( !\inputs|OUTB [3] $ (((\inputs|OUTB [2] & !\inputs|OUTB [1]))) ) ) # ( !\inputs|OUTB [0] & ( (!\inputs|OUTB [2] & (!\inputs|OUTB [3] & \inputs|OUTB [1])) ) )

	.dataa(!\inputs|OUTB [2]),
	.datab(!\inputs|OUTB [3]),
	.datac(gnd),
	.datad(!\inputs|OUTB [1]),
	.datae(gnd),
	.dataf(!\inputs|OUTB [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerBitsOfB|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerBitsOfB|WideOr1~0 .extended_lut = "off";
defparam \lowerBitsOfB|WideOr1~0 .lut_mask = 64'h0088008899CC99CC;
defparam \lowerBitsOfB|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N51
cyclonev_lcell_comb \lowerBitsOfB|WideOr0~0 (
// Equation(s):
// \lowerBitsOfB|WideOr0~0_combout  = ( \inputs|OUTB [2] & ( (!\inputs|OUTB [1] & ((!\inputs|OUTB [3]) # (\inputs|OUTB [0]))) # (\inputs|OUTB [1] & ((!\inputs|OUTB [0]) # (\inputs|OUTB [3]))) ) ) # ( !\inputs|OUTB [2] & ( (\inputs|OUTB [3]) # (\inputs|OUTB 
// [1]) ) )

	.dataa(!\inputs|OUTB [1]),
	.datab(!\inputs|OUTB [3]),
	.datac(gnd),
	.datad(!\inputs|OUTB [0]),
	.datae(gnd),
	.dataf(!\inputs|OUTB [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerBitsOfB|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerBitsOfB|WideOr0~0 .extended_lut = "off";
defparam \lowerBitsOfB|WideOr0~0 .lut_mask = 64'h77777777DDBBDDBB;
defparam \lowerBitsOfB|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N12
cyclonev_lcell_comb \upperBitsOfY|WideOr6~0 (
// Equation(s):
// \upperBitsOfY|WideOr6~0_combout  = ( \theALU|Y[5]~1_combout  & ( (\theALU|Y[6]~2_combout  & (!\theALU|Y[4]~4_combout  & \theALU|N~1_combout )) ) ) # ( !\theALU|Y[5]~1_combout  & ( (!\theALU|Y[6]~2_combout  & (!\theALU|Y[4]~4_combout  $ 
// (!\theALU|N~1_combout ))) # (\theALU|Y[6]~2_combout  & (!\theALU|Y[4]~4_combout  & !\theALU|N~1_combout )) ) )

	.dataa(!\theALU|Y[6]~2_combout ),
	.datab(!\theALU|Y[4]~4_combout ),
	.datac(gnd),
	.datad(!\theALU|N~1_combout ),
	.datae(gnd),
	.dataf(!\theALU|Y[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperBitsOfY|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperBitsOfY|WideOr6~0 .extended_lut = "off";
defparam \upperBitsOfY|WideOr6~0 .lut_mask = 64'h6688668800440044;
defparam \upperBitsOfY|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N15
cyclonev_lcell_comb \upperBitsOfY|WideOr5~0 (
// Equation(s):
// \upperBitsOfY|WideOr5~0_combout  = ( \theALU|Y[5]~1_combout  & ( (!\theALU|Y[4]~4_combout  & ((\theALU|N~1_combout ))) # (\theALU|Y[4]~4_combout  & (!\theALU|Y[6]~2_combout )) ) ) # ( !\theALU|Y[5]~1_combout  & ( (!\theALU|Y[6]~2_combout  & 
// (!\theALU|Y[4]~4_combout  $ (\theALU|N~1_combout ))) ) )

	.dataa(!\theALU|Y[6]~2_combout ),
	.datab(gnd),
	.datac(!\theALU|Y[4]~4_combout ),
	.datad(!\theALU|N~1_combout ),
	.datae(gnd),
	.dataf(!\theALU|Y[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperBitsOfY|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperBitsOfY|WideOr5~0 .extended_lut = "off";
defparam \upperBitsOfY|WideOr5~0 .lut_mask = 64'hA00AA00A0AFA0AFA;
defparam \upperBitsOfY|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N48
cyclonev_lcell_comb \upperBitsOfY|WideOr4~0 (
// Equation(s):
// \upperBitsOfY|WideOr4~0_combout  = ( \theALU|Y[5]~1_combout  & ( (!\theALU|Y[6]~2_combout  & ((\theALU|N~1_combout ))) # (\theALU|Y[6]~2_combout  & (\theALU|Y[4]~4_combout  & !\theALU|N~1_combout )) ) ) # ( !\theALU|Y[5]~1_combout  & ( 
// (!\theALU|Y[6]~2_combout  & (\theALU|Y[4]~4_combout  & \theALU|N~1_combout )) ) )

	.dataa(!\theALU|Y[6]~2_combout ),
	.datab(!\theALU|Y[4]~4_combout ),
	.datac(gnd),
	.datad(!\theALU|N~1_combout ),
	.datae(gnd),
	.dataf(!\theALU|Y[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperBitsOfY|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperBitsOfY|WideOr4~0 .extended_lut = "off";
defparam \upperBitsOfY|WideOr4~0 .lut_mask = 64'h0022002211AA11AA;
defparam \upperBitsOfY|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N51
cyclonev_lcell_comb \upperBitsOfY|WideOr3~0 (
// Equation(s):
// \upperBitsOfY|WideOr3~0_combout  = ( \theALU|Y[5]~1_combout  & ( (!\theALU|Y[6]~2_combout  & (!\theALU|Y[4]~4_combout )) # (\theALU|Y[6]~2_combout  & (\theALU|Y[4]~4_combout  & \theALU|N~1_combout )) ) ) # ( !\theALU|Y[5]~1_combout  & ( 
// (!\theALU|N~1_combout  & (!\theALU|Y[6]~2_combout  $ (!\theALU|Y[4]~4_combout ))) ) )

	.dataa(!\theALU|Y[6]~2_combout ),
	.datab(gnd),
	.datac(!\theALU|Y[4]~4_combout ),
	.datad(!\theALU|N~1_combout ),
	.datae(gnd),
	.dataf(!\theALU|Y[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperBitsOfY|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperBitsOfY|WideOr3~0 .extended_lut = "off";
defparam \upperBitsOfY|WideOr3~0 .lut_mask = 64'h5A005A00A0A5A0A5;
defparam \upperBitsOfY|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N39
cyclonev_lcell_comb \upperBitsOfY|WideOr2~0 (
// Equation(s):
// \upperBitsOfY|WideOr2~0_combout  = ( \theALU|Y[5]~1_combout  & ( (!\theALU|N~1_combout  & !\theALU|Y[4]~4_combout ) ) ) # ( !\theALU|Y[5]~1_combout  & ( (!\theALU|Y[6]~2_combout  & (!\theALU|N~1_combout )) # (\theALU|Y[6]~2_combout  & 
// ((!\theALU|Y[4]~4_combout ))) ) )

	.dataa(!\theALU|Y[6]~2_combout ),
	.datab(!\theALU|N~1_combout ),
	.datac(!\theALU|Y[4]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\theALU|Y[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperBitsOfY|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperBitsOfY|WideOr2~0 .extended_lut = "off";
defparam \upperBitsOfY|WideOr2~0 .lut_mask = 64'hD8D8D8D8C0C0C0C0;
defparam \upperBitsOfY|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N24
cyclonev_lcell_comb \upperBitsOfY|WideOr1~0 (
// Equation(s):
// \upperBitsOfY|WideOr1~0_combout  = ( \theALU|Y[5]~1_combout  & ( (!\theALU|N~1_combout  & ((!\theALU|Y[4]~4_combout ) # (\theALU|Y[6]~2_combout ))) ) ) # ( !\theALU|Y[5]~1_combout  & ( (!\theALU|Y[4]~4_combout  & (!\theALU|Y[6]~2_combout  $ 
// (!\theALU|N~1_combout ))) ) )

	.dataa(!\theALU|Y[6]~2_combout ),
	.datab(!\theALU|Y[4]~4_combout ),
	.datac(gnd),
	.datad(!\theALU|N~1_combout ),
	.datae(gnd),
	.dataf(!\theALU|Y[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperBitsOfY|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperBitsOfY|WideOr1~0 .extended_lut = "off";
defparam \upperBitsOfY|WideOr1~0 .lut_mask = 64'h44884488DD00DD00;
defparam \upperBitsOfY|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N27
cyclonev_lcell_comb \upperBitsOfY|WideOr0~0 (
// Equation(s):
// \upperBitsOfY|WideOr0~0_combout  = ( \theALU|Y[5]~1_combout  & ( ((\theALU|N~1_combout ) # (\theALU|Y[4]~4_combout )) # (\theALU|Y[6]~2_combout ) ) ) # ( !\theALU|Y[5]~1_combout  & ( (!\theALU|Y[6]~2_combout  & ((!\theALU|Y[4]~4_combout ) # 
// (!\theALU|N~1_combout ))) # (\theALU|Y[6]~2_combout  & ((\theALU|N~1_combout ))) ) )

	.dataa(!\theALU|Y[6]~2_combout ),
	.datab(!\theALU|Y[4]~4_combout ),
	.datac(!\theALU|N~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\theALU|Y[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperBitsOfY|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperBitsOfY|WideOr0~0 .extended_lut = "off";
defparam \upperBitsOfY|WideOr0~0 .lut_mask = 64'hADADADAD7F7F7F7F;
defparam \upperBitsOfY|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N3
cyclonev_lcell_comb \lowerBitsOfY|WideOr6~0 (
// Equation(s):
// \lowerBitsOfY|WideOr6~0_combout  = ( !\theALU|Y[2]~8_combout  & ( \theALU|Y[1]~6_combout  & ( (!\theALU|Y[3]~9_combout  & \theALU|Y[0]~3_combout ) ) ) ) # ( \theALU|Y[2]~8_combout  & ( !\theALU|Y[1]~6_combout  & ( !\theALU|Y[3]~9_combout  $ 
// (!\theALU|Y[0]~3_combout ) ) ) ) # ( !\theALU|Y[2]~8_combout  & ( !\theALU|Y[1]~6_combout  & ( (\theALU|Y[3]~9_combout  & \theALU|Y[0]~3_combout ) ) ) )

	.dataa(!\theALU|Y[3]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\theALU|Y[0]~3_combout ),
	.datae(!\theALU|Y[2]~8_combout ),
	.dataf(!\theALU|Y[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerBitsOfY|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerBitsOfY|WideOr6~0 .extended_lut = "off";
defparam \lowerBitsOfY|WideOr6~0 .lut_mask = 64'h005555AA00AA0000;
defparam \lowerBitsOfY|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N9
cyclonev_lcell_comb \lowerBitsOfY|WideOr5~0 (
// Equation(s):
// \lowerBitsOfY|WideOr5~0_combout  = ( \theALU|Y[2]~8_combout  & ( \theALU|Y[1]~6_combout  & ( (!\theALU|Y[3]~9_combout ) # (!\theALU|Y[0]~3_combout ) ) ) ) # ( !\theALU|Y[2]~8_combout  & ( \theALU|Y[1]~6_combout  & ( (!\theALU|Y[3]~9_combout  & 
// \theALU|Y[0]~3_combout ) ) ) ) # ( \theALU|Y[2]~8_combout  & ( !\theALU|Y[1]~6_combout  & ( !\theALU|Y[3]~9_combout  $ (\theALU|Y[0]~3_combout ) ) ) )

	.dataa(!\theALU|Y[3]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\theALU|Y[0]~3_combout ),
	.datae(!\theALU|Y[2]~8_combout ),
	.dataf(!\theALU|Y[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerBitsOfY|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerBitsOfY|WideOr5~0 .extended_lut = "off";
defparam \lowerBitsOfY|WideOr5~0 .lut_mask = 64'h0000AA5500AAFFAA;
defparam \lowerBitsOfY|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N45
cyclonev_lcell_comb \lowerBitsOfY|WideOr4~0 (
// Equation(s):
// \lowerBitsOfY|WideOr4~0_combout  = ( \theALU|Y[2]~8_combout  & ( \theALU|Y[1]~6_combout  & ( !\theALU|Y[3]~9_combout  ) ) ) # ( !\theALU|Y[2]~8_combout  & ( \theALU|Y[1]~6_combout  & ( (\theALU|Y[3]~9_combout  & !\theALU|Y[0]~3_combout ) ) ) ) # ( 
// \theALU|Y[2]~8_combout  & ( !\theALU|Y[1]~6_combout  & ( (!\theALU|Y[3]~9_combout  & !\theALU|Y[0]~3_combout ) ) ) )

	.dataa(!\theALU|Y[3]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\theALU|Y[0]~3_combout ),
	.datae(!\theALU|Y[2]~8_combout ),
	.dataf(!\theALU|Y[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerBitsOfY|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerBitsOfY|WideOr4~0 .extended_lut = "off";
defparam \lowerBitsOfY|WideOr4~0 .lut_mask = 64'h0000AA005500AAAA;
defparam \lowerBitsOfY|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N18
cyclonev_lcell_comb \lowerBitsOfY|WideOr3~0 (
// Equation(s):
// \lowerBitsOfY|WideOr3~0_combout  = ( \theALU|Y[1]~6_combout  & ( (!\theALU|Y[2]~8_combout  & (!\theALU|Y[3]~9_combout  & !\theALU|Y[0]~3_combout )) # (\theALU|Y[2]~8_combout  & ((\theALU|Y[0]~3_combout ))) ) ) # ( !\theALU|Y[1]~6_combout  & ( 
// (\theALU|Y[3]~9_combout  & (!\theALU|Y[2]~8_combout  $ (!\theALU|Y[0]~3_combout ))) ) )

	.dataa(!\theALU|Y[3]~9_combout ),
	.datab(!\theALU|Y[2]~8_combout ),
	.datac(!\theALU|Y[0]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\theALU|Y[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerBitsOfY|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerBitsOfY|WideOr3~0 .extended_lut = "off";
defparam \lowerBitsOfY|WideOr3~0 .lut_mask = 64'h1414141483838383;
defparam \lowerBitsOfY|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N21
cyclonev_lcell_comb \lowerBitsOfY|WideOr2~0 (
// Equation(s):
// \lowerBitsOfY|WideOr2~0_combout  = ( \theALU|Y[1]~6_combout  & ( (\theALU|Y[3]~9_combout  & \theALU|Y[0]~3_combout ) ) ) # ( !\theALU|Y[1]~6_combout  & ( (!\theALU|Y[2]~8_combout  & ((\theALU|Y[0]~3_combout ))) # (\theALU|Y[2]~8_combout  & 
// (\theALU|Y[3]~9_combout )) ) )

	.dataa(!\theALU|Y[3]~9_combout ),
	.datab(!\theALU|Y[2]~8_combout ),
	.datac(gnd),
	.datad(!\theALU|Y[0]~3_combout ),
	.datae(gnd),
	.dataf(!\theALU|Y[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerBitsOfY|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerBitsOfY|WideOr2~0 .extended_lut = "off";
defparam \lowerBitsOfY|WideOr2~0 .lut_mask = 64'h11DD11DD00550055;
defparam \lowerBitsOfY|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N54
cyclonev_lcell_comb \lowerBitsOfY|WideOr1~0 (
// Equation(s):
// \lowerBitsOfY|WideOr1~0_combout  = ( \theALU|Y[1]~6_combout  & ( (\theALU|Y[3]~9_combout  & ((!\theALU|Y[2]~8_combout ) # (\theALU|Y[0]~3_combout ))) ) ) # ( !\theALU|Y[1]~6_combout  & ( (\theALU|Y[0]~3_combout  & (!\theALU|Y[3]~9_combout  $ 
// (!\theALU|Y[2]~8_combout ))) ) )

	.dataa(!\theALU|Y[3]~9_combout ),
	.datab(!\theALU|Y[2]~8_combout ),
	.datac(!\theALU|Y[0]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\theALU|Y[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerBitsOfY|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerBitsOfY|WideOr1~0 .extended_lut = "off";
defparam \lowerBitsOfY|WideOr1~0 .lut_mask = 64'h0606060645454545;
defparam \lowerBitsOfY|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N57
cyclonev_lcell_comb \lowerBitsOfY|WideOr0~0 (
// Equation(s):
// \lowerBitsOfY|WideOr0~0_combout  = ( \theALU|Y[1]~6_combout  & ( (!\theALU|Y[3]~9_combout ) # ((!\theALU|Y[2]~8_combout ) # (!\theALU|Y[0]~3_combout )) ) ) # ( !\theALU|Y[1]~6_combout  & ( (!\theALU|Y[3]~9_combout  & ((!\theALU|Y[2]~8_combout ) # 
// (\theALU|Y[0]~3_combout ))) # (\theALU|Y[3]~9_combout  & (\theALU|Y[2]~8_combout )) ) )

	.dataa(!\theALU|Y[3]~9_combout ),
	.datab(!\theALU|Y[2]~8_combout ),
	.datac(gnd),
	.datad(!\theALU|Y[0]~3_combout ),
	.datae(gnd),
	.dataf(!\theALU|Y[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerBitsOfY|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerBitsOfY|WideOr0~0 .extended_lut = "off";
defparam \lowerBitsOfY|WideOr0~0 .lut_mask = 64'h99BB99BBFFEEFFEE;
defparam \lowerBitsOfY|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X12_Y38_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
