(declare-fun temp11720_1 () (_ BitVec 64))
(declare-fun var342198 () (_ BitVec 64))
(declare-fun temp11720_3 () (_ BitVec 64))
(declare-fun temp11720_2 () (_ BitVec 64))
(declare-fun temp11720_5 () (_ BitVec 64))
(declare-fun temp11720_4 () (_ BitVec 64))
(declare-fun var1586267 () (_ BitVec 64))
(declare-fun temp11720_6 () (_ BitVec 64))
(declare-fun var1586268 () (_ BitVec 64))
(declare-fun var1586345 () (_ BitVec 64))
(declare-fun temp11720_8 () (_ BitVec 64))
(declare-fun temp11720_7 () (_ BitVec 64))
(declare-fun temp11720_10 () (_ BitVec 64))
(declare-fun temp11720_9 () (_ BitVec 64))
(declare-fun var3486811 () (_ BitVec 64))
(declare-fun temp11720_11 () (_ BitVec 64))
(declare-fun var3486812 () (_ BitVec 64))
(declare-fun var3486889 () (_ BitVec 64))
(declare-fun temp11720_13 () (_ BitVec 64))
(declare-fun temp11720_12 () (_ BitVec 64))
(declare-fun var4270945 () (_ BitVec 64))
(declare-fun temp11720_14 () (_ BitVec 64))
(declare-fun var4335729 () (_ BitVec 64))
(declare-fun var3487216 () (_ BitVec 64))
(declare-fun temp11720_15 () (_ BitVec 64))
(declare-fun var3487217 () (_ BitVec 64))
(declare-fun var4535868 () (_ BitVec 64))
(declare-fun temp11720_17 () (_ BitVec 64))
(declare-fun temp11720_16 () (_ BitVec 64))
(declare-fun temp11720_19 () (_ BitVec 64))
(declare-fun temp11720_18 () (_ BitVec 64))
(declare-fun var5518427 () (_ BitVec 64))
(declare-fun temp11720_20 () (_ BitVec 64))
(declare-fun var5518428 () (_ BitVec 64))
(declare-fun var5518505 () (_ BitVec 64))
(declare-fun temp11720_22 () (_ BitVec 64))
(declare-fun temp11720_21 () (_ BitVec 64))
(declare-fun var6171489 () (_ BitVec 64))
(declare-fun temp11720_23 () (_ BitVec 64))
(declare-fun var6236273 () (_ BitVec 64))
(declare-fun var5518832 () (_ BitVec 64))
(declare-fun temp11720_24 () (_ BitVec 64))
(declare-fun var5518833 () (_ BitVec 64))
(declare-fun var6436412 () (_ BitVec 64))
(declare-fun var1586516 () (_ BitVec 64))
(declare-fun temp11720_25 () (_ BitVec 64))
(declare-fun var1586517 () (_ BitVec 64))
(declare-fun temp11720_26 () (_ BitVec 64))
(assert (= temp11720_1 #x0000000000000000))
(assert (= var342198 temp11720_1))
(assert (= temp11720_3 #x0000000000000000))
(assert (= temp11720_2 temp11720_3))
(assert (= temp11720_5 #x0000000000000001))
(assert (= temp11720_4 temp11720_5))
(assert (= var1586267 var342198))
(assert (= temp11720_6 #x0000000000000000))
(assert (= var1586268 temp11720_6))
(assert (= var1586345 var1586268))
(assert (= temp11720_8 #x0000000000000000))
(assert (= temp11720_7 temp11720_8))
(assert (= temp11720_10 #x0000000000000001))
(assert (= temp11720_9 temp11720_10))
(assert (= var3486811 var1586267))
(assert (= temp11720_11 #x0000000000000000))
(assert (= var3486812 temp11720_11))
(assert (= var3486889 var3486812))
(assert (= temp11720_13 #x0000000000000001))
(assert (= temp11720_12 temp11720_13))
(assert (= var4270945 var3486811))
(assert (= temp11720_14 #x0000000000000000))
(assert (= var4335729 temp11720_14))
(assert (= var3487216 var3486889))
(assert (= temp11720_15 #x0000000000000000))
(assert (= var3487217
   (ite (distinct var3487216 temp11720_15)
        #x0000000000000001
        #x0000000000000000)))
(assert (= var4535868 var3487217))
(assert (= temp11720_17 #x0000000000000000))
(assert (= temp11720_16 temp11720_17))
(assert (= temp11720_19 #x0000000000000001))
(assert (= temp11720_18 temp11720_19))
(assert (= var5518427 var1586267))
(assert (= temp11720_20 #x0000000000000000))
(assert (= var5518428 temp11720_20))
(assert (= var5518505 var5518428))
(assert (= temp11720_22 #x0000000000000001))
(assert (= temp11720_21 temp11720_22))
(assert (= var6171489 var5518427))
(assert (= temp11720_23 #x0000000000000000))
(assert (= var6236273 temp11720_23))
(assert (= var5518832 var5518505))
(assert (= temp11720_24 #x0000000000000000))
(assert (= var5518833
   (ite (distinct var5518832 temp11720_24)
        #x0000000000000001
        #x0000000000000000)))
(assert (= var6436412 var5518833))
(assert (= var1586516 var1586345))
(assert (= temp11720_25 #x0000000000000000))
(assert (= var1586517
   (ite (= var1586516 temp11720_25) #x0000000000000001 #x0000000000000000)))
(assert (= temp11720_26 #x0000000000000001))
(assert (= var1586517 temp11720_26))
(model-add temp11720_1 () (_ BitVec 64) #x0000000000000000)
(model-add var342198 () (_ BitVec 64) #x0000000000000000)
(model-add temp11720_3 () (_ BitVec 64) #x0000000000000000)
(model-add temp11720_2 () (_ BitVec 64) #x0000000000000000)
(model-add temp11720_5 () (_ BitVec 64) #x0000000000000001)
(model-add temp11720_4 () (_ BitVec 64) #x0000000000000001)
(model-add var1586267 () (_ BitVec 64) #x0000000000000000)
(model-add temp11720_6 () (_ BitVec 64) #x0000000000000000)
(model-add var1586268 () (_ BitVec 64) #x0000000000000000)
(model-add var1586345 () (_ BitVec 64) #x0000000000000000)
(model-add temp11720_8 () (_ BitVec 64) #x0000000000000000)
(model-add temp11720_7 () (_ BitVec 64) #x0000000000000000)
(model-add temp11720_10 () (_ BitVec 64) #x0000000000000001)
(model-add temp11720_9 () (_ BitVec 64) #x0000000000000001)
(model-add var3486811 () (_ BitVec 64) #x0000000000000000)
(model-add temp11720_11 () (_ BitVec 64) #x0000000000000000)
(model-add var3486812 () (_ BitVec 64) #x0000000000000000)
(model-add var3486889 () (_ BitVec 64) #x0000000000000000)
(model-add temp11720_13 () (_ BitVec 64) #x0000000000000001)
(model-add temp11720_12 () (_ BitVec 64) #x0000000000000001)
(model-add var4270945 () (_ BitVec 64) #x0000000000000000)
(model-add temp11720_14 () (_ BitVec 64) #x0000000000000000)
(model-add var4335729 () (_ BitVec 64) #x0000000000000000)
(model-add var3487216 () (_ BitVec 64) #x0000000000000000)
(model-add temp11720_15 () (_ BitVec 64) #x0000000000000000)
(model-add var3487217 () (_ BitVec 64) #x0000000000000000)
(model-add var4535868 () (_ BitVec 64) #x0000000000000000)
(model-add temp11720_17 () (_ BitVec 64) #x0000000000000000)
(model-add temp11720_16 () (_ BitVec 64) #x0000000000000000)
(model-add temp11720_19 () (_ BitVec 64) #x0000000000000001)
(model-add temp11720_18 () (_ BitVec 64) #x0000000000000001)
(model-add var5518427 () (_ BitVec 64) #x0000000000000000)
(model-add temp11720_20 () (_ BitVec 64) #x0000000000000000)
(model-add var5518428 () (_ BitVec 64) #x0000000000000000)
(model-add var5518505 () (_ BitVec 64) #x0000000000000000)
(model-add temp11720_22 () (_ BitVec 64) #x0000000000000001)
(model-add temp11720_21 () (_ BitVec 64) #x0000000000000001)
(model-add var6171489 () (_ BitVec 64) #x0000000000000000)
(model-add temp11720_23 () (_ BitVec 64) #x0000000000000000)
(model-add var6236273 () (_ BitVec 64) #x0000000000000000)
(model-add var5518832 () (_ BitVec 64) #x0000000000000000)
(model-add temp11720_24 () (_ BitVec 64) #x0000000000000000)
(model-add var5518833 () (_ BitVec 64) #x0000000000000000)
(model-add var6436412 () (_ BitVec 64) #x0000000000000000)
(model-add var1586516 () (_ BitVec 64) #x0000000000000000)
(model-add temp11720_25 () (_ BitVec 64) #x0000000000000000)
(model-add var1586517 () (_ BitVec 64) #x0000000000000001)
(model-add temp11720_26 () (_ BitVec 64) #x0000000000000001)





