vendor_name = ModelSim
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ProcessadorMulticiclo.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/decodificador.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/registradoresR.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/contadoresR.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/registradoresI.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/counter.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/memInicializacao.mif
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/MemLPM.qip
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/MemLPM.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/dec3to8.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/db/ProcessadorMulticiclo.cbx.xml
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/db/altsyncram_9pf1.tdf
design_name = moduloTeste
instance = comp, \processador|Reg7|Add0~0 , processador|Reg7|Add0~0, moduloTeste, 1
instance = comp, \processador|Reg7|Add0~22 , processador|Reg7|Add0~22, moduloTeste, 1
instance = comp, \processador|Mux19~3 , processador|Mux19~3, moduloTeste, 1
instance = comp, \processador|Mux19~6 , processador|Mux19~6, moduloTeste, 1
instance = comp, \processador|Mux11~2 , processador|Mux11~2, moduloTeste, 1
instance = comp, \processador|Reg3|Q[0] , processador|Reg3|Q[0], moduloTeste, 1
instance = comp, \processador|Mux23~3 , processador|Mux23~3, moduloTeste, 1
instance = comp, \processador|Mux14~2 , processador|Mux14~2, moduloTeste, 1
instance = comp, \processador|Mux0~0 , processador|Mux0~0, moduloTeste, 1
instance = comp, \processador|Mux0~2 , processador|Mux0~2, moduloTeste, 1
instance = comp, \processador|RegX|Decoder0~1 , processador|RegX|Decoder0~1, moduloTeste, 1
instance = comp, \processador|Mux0~3 , processador|Mux0~3, moduloTeste, 1
instance = comp, \processador|Mux0~4 , processador|Mux0~4, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[15]~13 , processador|MUX|MUXOut[15]~13, moduloTeste, 1
instance = comp, \processador|Reg6|Q[0] , processador|Reg6|Q[0], moduloTeste, 1
instance = comp, \processador|Reg4|Q[0] , processador|Reg4|Q[0], moduloTeste, 1
instance = comp, \processador|Reg5|Q[0] , processador|Reg5|Q[0], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[0]~14 , processador|MUX|MUXOut[0]~14, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[0]~15 , processador|MUX|MUXOut[0]~15, moduloTeste, 1
instance = comp, \processador|Reg7|Q[0] , processador|Reg7|Q[0], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[1]~28 , processador|MUX|MUXOut[1]~28, moduloTeste, 1
instance = comp, \processador|Reg3|Q[1] , processador|Reg3|Q[1], moduloTeste, 1
instance = comp, \processador|Reg6|Q[1] , processador|Reg6|Q[1], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[2]~37 , processador|MUX|MUXOut[2]~37, moduloTeste, 1
instance = comp, \processador|Reg2|Q[2] , processador|Reg2|Q[2], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[3]~46 , processador|MUX|MUXOut[3]~46, moduloTeste, 1
instance = comp, \processador|Reg4|Q[3] , processador|Reg4|Q[3], moduloTeste, 1
instance = comp, \processador|Reg1|Q[3] , processador|Reg1|Q[3], moduloTeste, 1
instance = comp, \processador|Reg3|Q[3] , processador|Reg3|Q[3], moduloTeste, 1
instance = comp, \processador|Reg2|Q[4] , processador|Reg2|Q[4], moduloTeste, 1
instance = comp, \processador|Reg1|Q[4] , processador|Reg1|Q[4], moduloTeste, 1
instance = comp, \processador|Reg3|Q[5] , processador|Reg3|Q[5], moduloTeste, 1
instance = comp, \processador|Reg6|Q[5] , processador|Reg6|Q[5], moduloTeste, 1
instance = comp, \processador|Reg2|Q[6] , processador|Reg2|Q[6], moduloTeste, 1
instance = comp, \processador|Reg3|Q[6] , processador|Reg3|Q[6], moduloTeste, 1
instance = comp, \processador|Reg3|Q[7] , processador|Reg3|Q[7], moduloTeste, 1
instance = comp, \processador|Reg6|Q[7] , processador|Reg6|Q[7], moduloTeste, 1
instance = comp, \processador|Reg0|Q[8] , processador|Reg0|Q[8], moduloTeste, 1
instance = comp, \processador|Reg3|Q[8] , processador|Reg3|Q[8], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[9]~95 , processador|MUX|MUXOut[9]~95, moduloTeste, 1
instance = comp, \processador|Reg2|Q[9] , processador|Reg2|Q[9], moduloTeste, 1
instance = comp, \processador|Reg6|Q[9] , processador|Reg6|Q[9], moduloTeste, 1
instance = comp, \processador|Reg2|Q[10] , processador|Reg2|Q[10], moduloTeste, 1
instance = comp, \processador|Reg7|Q[11] , processador|Reg7|Q[11], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[11]~111 , processador|MUX|MUXOut[11]~111, moduloTeste, 1
instance = comp, \processador|Reg3|Q[11] , processador|Reg3|Q[11], moduloTeste, 1
instance = comp, \processador|Reg6|Q[11] , processador|Reg6|Q[11], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[12]~117 , processador|MUX|MUXOut[12]~117, moduloTeste, 1
instance = comp, \processador|Reg2|Q[12] , processador|Reg2|Q[12], moduloTeste, 1
instance = comp, \processador|Reg4|Q[13] , processador|Reg4|Q[13], moduloTeste, 1
instance = comp, \processador|Reg5|Q[13] , processador|Reg5|Q[13], moduloTeste, 1
instance = comp, \processador|Reg3|Q[13] , processador|Reg3|Q[13], moduloTeste, 1
instance = comp, \processador|Reg5|Q[14] , processador|Reg5|Q[14], moduloTeste, 1
instance = comp, \processador|Reg0|Q[14] , processador|Reg0|Q[14], moduloTeste, 1
instance = comp, \processador|Reg1|Q[15] , processador|Reg1|Q[15], moduloTeste, 1
instance = comp, \processador|Reg3|Q[15] , processador|Reg3|Q[15], moduloTeste, 1
instance = comp, \processador|Reg6|Q[15] , processador|Reg6|Q[15], moduloTeste, 1
instance = comp, \processador|Reg7|Q~0 , processador|Reg7|Q~0, moduloTeste, 1
instance = comp, \processador|Reg7|Q~12 , processador|Reg7|Q~12, moduloTeste, 1
instance = comp, \processador|comb , processador|comb, moduloTeste, 1
instance = comp, \processador|RegA|Q[13] , processador|RegA|Q[13], moduloTeste, 1
instance = comp, \processador|RegA|Q[12] , processador|RegA|Q[12], moduloTeste, 1
instance = comp, \processador|RegA|Q[10] , processador|RegA|Q[10], moduloTeste, 1
instance = comp, \processador|RegA|Q[2] , processador|RegA|Q[2], moduloTeste, 1
instance = comp, \processador|ula|ShiftRight0~0 , processador|ula|ShiftRight0~0, moduloTeste, 1
instance = comp, \processador|ula|ShiftRight0~1 , processador|ula|ShiftRight0~1, moduloTeste, 1
instance = comp, \SW[17]~I , SW[17], moduloTeste, 1
instance = comp, \processador|Reg4|Q[0]~feeder , processador|Reg4|Q[0]~feeder, moduloTeste, 1
instance = comp, \processador|Reg3|Q[0]~feeder , processador|Reg3|Q[0]~feeder, moduloTeste, 1
instance = comp, \processador|Reg3|Q[1]~feeder , processador|Reg3|Q[1]~feeder, moduloTeste, 1
instance = comp, \processador|Reg1|Q[3]~feeder , processador|Reg1|Q[3]~feeder, moduloTeste, 1
instance = comp, \processador|Reg4|Q[3]~feeder , processador|Reg4|Q[3]~feeder, moduloTeste, 1
instance = comp, \processador|Reg3|Q[3]~feeder , processador|Reg3|Q[3]~feeder, moduloTeste, 1
instance = comp, \processador|Reg3|Q[5]~feeder , processador|Reg3|Q[5]~feeder, moduloTeste, 1
instance = comp, \processador|Reg6|Q[7]~feeder , processador|Reg6|Q[7]~feeder, moduloTeste, 1
instance = comp, \processador|Reg3|Q[7]~feeder , processador|Reg3|Q[7]~feeder, moduloTeste, 1
instance = comp, \processador|Reg3|Q[8]~feeder , processador|Reg3|Q[8]~feeder, moduloTeste, 1
instance = comp, \processador|Reg0|Q[8]~feeder , processador|Reg0|Q[8]~feeder, moduloTeste, 1
instance = comp, \processador|Reg6|Q[9]~feeder , processador|Reg6|Q[9]~feeder, moduloTeste, 1
instance = comp, \processador|Reg2|Q[9]~feeder , processador|Reg2|Q[9]~feeder, moduloTeste, 1
instance = comp, \processador|Reg2|Q[10]~feeder , processador|Reg2|Q[10]~feeder, moduloTeste, 1
instance = comp, \processador|Reg2|Q[12]~feeder , processador|Reg2|Q[12]~feeder, moduloTeste, 1
instance = comp, \processador|Reg3|Q[13]~feeder , processador|Reg3|Q[13]~feeder, moduloTeste, 1
instance = comp, \processador|RegA|Q[13]~feeder , processador|RegA|Q[13]~feeder, moduloTeste, 1
instance = comp, \processador|Reg0|Q[14]~feeder , processador|Reg0|Q[14]~feeder, moduloTeste, 1
instance = comp, \KEY[0]~I , KEY[0], moduloTeste, 1
instance = comp, \KEY[1]~I , KEY[1], moduloTeste, 1
instance = comp, \KEY[1]~clkctrl , KEY[1]~clkctrl, moduloTeste, 1
instance = comp, \processador|RegDOUT|Q[0] , processador|RegDOUT|Q[0], moduloTeste, 1
instance = comp, \processador|Tstep|Q~0 , processador|Tstep|Q~0, moduloTeste, 1
instance = comp, \processador|Tstep|Q[2] , processador|Tstep|Q[2], moduloTeste, 1
instance = comp, \processador|Decoder12~0 , processador|Decoder12~0, moduloTeste, 1
instance = comp, \processador|DINOut~1 , processador|DINOut~1, moduloTeste, 1
instance = comp, \processador|DINOut~0 , processador|DINOut~0, moduloTeste, 1
instance = comp, \processador|Mux15~3 , processador|Mux15~3, moduloTeste, 1
instance = comp, \processador|AIn~2 , processador|AIn~2, moduloTeste, 1
instance = comp, \processador|RegA|Q[0] , processador|RegA|Q[0], moduloTeste, 1
instance = comp, \processador|ula|Mux0~0 , processador|ula|Mux0~0, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[15]~142 , processador|MUX|MUXOut[15]~142, moduloTeste, 1
instance = comp, \processador|Mux19~2 , processador|Mux19~2, moduloTeste, 1
instance = comp, \processador|Mux19~4 , processador|Mux19~4, moduloTeste, 1
instance = comp, \processador|RegDOUT|Q[1] , processador|RegDOUT|Q[1], moduloTeste, 1
instance = comp, \processador|RegDOUT|Q[2] , processador|RegDOUT|Q[2], moduloTeste, 1
instance = comp, \processador|RegDOUT|Q[3] , processador|RegDOUT|Q[3], moduloTeste, 1
instance = comp, \processador|RegDOUT|Q[4] , processador|RegDOUT|Q[4], moduloTeste, 1
instance = comp, \processador|Reg7|Add0~6 , processador|Reg7|Add0~6, moduloTeste, 1
instance = comp, \processador|Reg7|Add0~8 , processador|Reg7|Add0~8, moduloTeste, 1
instance = comp, \processador|Reg7|Add0~10 , processador|Reg7|Add0~10, moduloTeste, 1
instance = comp, \processador|Reg7|Q~6 , processador|Reg7|Q~6, moduloTeste, 1
instance = comp, \processador|Reg7|Q[1]~1 , processador|Reg7|Q[1]~1, moduloTeste, 1
instance = comp, \processador|Reg7|Q[5] , processador|Reg7|Q[5], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[1]~27 , processador|MUX|MUXOut[1]~27, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[5]~63 , processador|MUX|MUXOut[5]~63, moduloTeste, 1
instance = comp, \processador|Reg7|Add0~12 , processador|Reg7|Add0~12, moduloTeste, 1
instance = comp, \processador|Reg7|Q~7 , processador|Reg7|Q~7, moduloTeste, 1
instance = comp, \processador|Reg7|Q[6] , processador|Reg7|Q[6], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[6]~69 , processador|MUX|MUXOut[6]~69, moduloTeste, 1
instance = comp, \processador|Reg6|Q[6]~feeder , processador|Reg6|Q[6]~feeder, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[7]~79 , processador|MUX|MUXOut[7]~79, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[7]~78 , processador|MUX|MUXOut[7]~78, moduloTeste, 1
instance = comp, \processador|Mux15~5 , processador|Mux15~5, moduloTeste, 1
instance = comp, \processador|Mux20~2 , processador|Mux20~2, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[9]~94 , processador|MUX|MUXOut[9]~94, moduloTeste, 1
instance = comp, \processador|Reg4|Q[9] , processador|Reg4|Q[9], moduloTeste, 1
instance = comp, \processador|Mux10~2 , processador|Mux10~2, moduloTeste, 1
instance = comp, \processador|Reg5|Q[9] , processador|Reg5|Q[9], moduloTeste, 1
instance = comp, \processador|Reg1|Q[9]~feeder , processador|Reg1|Q[9]~feeder, moduloTeste, 1
instance = comp, \processador|Mux14~3 , processador|Mux14~3, moduloTeste, 1
instance = comp, \processador|Reg1|Q[9] , processador|Reg1|Q[9], moduloTeste, 1
instance = comp, \processador|Mux15~6 , processador|Mux15~6, moduloTeste, 1
instance = comp, \processador|Reg0|Q[9] , processador|Reg0|Q[9], moduloTeste, 1
instance = comp, \processador|Reg3|Q[9]~feeder , processador|Reg3|Q[9]~feeder, moduloTeste, 1
instance = comp, \processador|Decoder12~2 , processador|Decoder12~2, moduloTeste, 1
instance = comp, \processador|RegI|IR[5] , processador|RegI|IR[5], moduloTeste, 1
instance = comp, \processador|Mux22~3 , processador|Mux22~3, moduloTeste, 1
instance = comp, \processador|Mux12~0 , processador|Mux12~0, moduloTeste, 1
instance = comp, \processador|Reg3|Q[9] , processador|Reg3|Q[9], moduloTeste, 1
instance = comp, \processador|RegI|IR[1] , processador|RegI|IR[1], moduloTeste, 1
instance = comp, \processador|Mux22~5 , processador|Mux22~5, moduloTeste, 1
instance = comp, \processador|Mux25~2 , processador|Mux25~2, moduloTeste, 1
instance = comp, \processador|Mux25~3 , processador|Mux25~3, moduloTeste, 1
instance = comp, \processador|Mux22~7 , processador|Mux22~7, moduloTeste, 1
instance = comp, \processador|Mux22~6 , processador|Mux22~6, moduloTeste, 1
instance = comp, \processador|Mux23~2 , processador|Mux23~2, moduloTeste, 1
instance = comp, \processador|Mux23~4 , processador|Mux23~4, moduloTeste, 1
instance = comp, \processador|Mux24~2 , processador|Mux24~2, moduloTeste, 1
instance = comp, \Display6_Tstep_Q|WideOr4~1 , Display6_Tstep_Q|WideOr4~1, moduloTeste, 1
instance = comp, \processador|Mux24~3 , processador|Mux24~3, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[7]~30 , processador|MUX|MUXOut[7]~30, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[7]~151 , processador|MUX|MUXOut[7]~151, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[9]~96 , processador|MUX|MUXOut[9]~96, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[9]~97 , processador|MUX|MUXOut[9]~97, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[9]~98 , processador|MUX|MUXOut[9]~98, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[9]~99 , processador|MUX|MUXOut[9]~99, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[9]~100 , processador|MUX|MUXOut[9]~100, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[9] , processador|MUX|MUXOut[9], moduloTeste, 1
instance = comp, \processador|RegDOUT|Q[9] , processador|RegDOUT|Q[9], moduloTeste, 1
instance = comp, \processador|Reg6|Q[10] , processador|Reg6|Q[10], moduloTeste, 1
instance = comp, \processador|Reg4|Q[10] , processador|Reg4|Q[10], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[10]~107 , processador|MUX|MUXOut[10]~107, moduloTeste, 1
instance = comp, \processador|Reg5|Q[10] , processador|Reg5|Q[10], moduloTeste, 1
instance = comp, \processador|Reg0|Q[10] , processador|Reg0|Q[10], moduloTeste, 1
instance = comp, \processador|Reg3|Q[10] , processador|Reg3|Q[10], moduloTeste, 1
instance = comp, \processador|Reg1|Q[10] , processador|Reg1|Q[10], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[10]~105 , processador|MUX|MUXOut[10]~105, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[10]~106 , processador|MUX|MUXOut[10]~106, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[10]~108 , processador|MUX|MUXOut[10]~108, moduloTeste, 1
instance = comp, \processador|Reg7|Add0~20 , processador|Reg7|Add0~20, moduloTeste, 1
instance = comp, \processador|Reg7|Q~11 , processador|Reg7|Q~11, moduloTeste, 1
instance = comp, \processador|Reg7|Q[10] , processador|Reg7|Q[10], moduloTeste, 1
instance = comp, \processador|Reg5|Q[12] , processador|Reg5|Q[12], moduloTeste, 1
instance = comp, \processador|Reg0|Q[12] , processador|Reg0|Q[12], moduloTeste, 1
instance = comp, \processador|Reg3|Q[12] , processador|Reg3|Q[12], moduloTeste, 1
instance = comp, \processador|Reg1|Q[12] , processador|Reg1|Q[12], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[12]~121 , processador|MUX|MUXOut[12]~121, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[12]~122 , processador|MUX|MUXOut[12]~122, moduloTeste, 1
instance = comp, \processador|Reg6|Q[12] , processador|Reg6|Q[12], moduloTeste, 1
instance = comp, \processador|Reg4|Q[12] , processador|Reg4|Q[12], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[12]~123 , processador|MUX|MUXOut[12]~123, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[12]~124 , processador|MUX|MUXOut[12]~124, moduloTeste, 1
instance = comp, \processador|Reg7|Add0~24 , processador|Reg7|Add0~24, moduloTeste, 1
instance = comp, \processador|Reg7|Q~13 , processador|Reg7|Q~13, moduloTeste, 1
instance = comp, \processador|Reg7|Q[12] , processador|Reg7|Q[12], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[12]~118 , processador|MUX|MUXOut[12]~118, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[12]~119 , processador|MUX|MUXOut[12]~119, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[12]~120 , processador|MUX|MUXOut[12]~120, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[12]~125 , processador|MUX|MUXOut[12]~125, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[12] , processador|MUX|MUXOut[12], moduloTeste, 1
instance = comp, \processador|RegDOUT|Q[12] , processador|RegDOUT|Q[12], moduloTeste, 1
instance = comp, \processador|RegDOUT|Q[15] , processador|RegDOUT|Q[15], moduloTeste, 1
instance = comp, \memoria|altsyncram_component|auto_generated|ram_block1a0 , memoria|altsyncram_component|auto_generated|ram_block1a0, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[14]~133 , processador|MUX|MUXOut[14]~133, moduloTeste, 1
instance = comp, \processador|Reg6|Q[14] , processador|Reg6|Q[14], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[14]~134 , processador|MUX|MUXOut[14]~134, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[14]~135 , processador|MUX|MUXOut[14]~135, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[14]~136 , processador|MUX|MUXOut[14]~136, moduloTeste, 1
instance = comp, \processador|Reg4|Q[14] , processador|Reg4|Q[14], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[14]~139 , processador|MUX|MUXOut[14]~139, moduloTeste, 1
instance = comp, \processador|Reg2|Q[14]~feeder , processador|Reg2|Q[14]~feeder, moduloTeste, 1
instance = comp, \processador|Mux13~0 , processador|Mux13~0, moduloTeste, 1
instance = comp, \processador|Reg2|Q[14] , processador|Reg2|Q[14], moduloTeste, 1
instance = comp, \processador|Reg1|Q[14] , processador|Reg1|Q[14], moduloTeste, 1
instance = comp, \processador|Reg3|Q[14] , processador|Reg3|Q[14], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[14]~137 , processador|MUX|MUXOut[14]~137, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[14]~138 , processador|MUX|MUXOut[14]~138, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[14]~140 , processador|MUX|MUXOut[14]~140, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[14]~141 , processador|MUX|MUXOut[14]~141, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[14] , processador|MUX|MUXOut[14], moduloTeste, 1
instance = comp, \processador|RegDOUT|Q[14] , processador|RegDOUT|Q[14], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[13]~126 , processador|MUX|MUXOut[13]~126, moduloTeste, 1
instance = comp, \processador|Reg7|Add0~26 , processador|Reg7|Add0~26, moduloTeste, 1
instance = comp, \processador|Reg7|Q~14 , processador|Reg7|Q~14, moduloTeste, 1
instance = comp, \processador|Reg7|Q[13] , processador|Reg7|Q[13], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[13]~127 , processador|MUX|MUXOut[13]~127, moduloTeste, 1
instance = comp, \processador|Reg6|Q[13] , processador|Reg6|Q[13], moduloTeste, 1
instance = comp, \processador|Reg1|Q[13]~feeder , processador|Reg1|Q[13]~feeder, moduloTeste, 1
instance = comp, \processador|Reg1|Q[13] , processador|Reg1|Q[13], moduloTeste, 1
instance = comp, \processador|Reg0|Q[13] , processador|Reg0|Q[13], moduloTeste, 1
instance = comp, \processador|Reg2|Q[13] , processador|Reg2|Q[13], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[13]~128 , processador|MUX|MUXOut[13]~128, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[13]~129 , processador|MUX|MUXOut[13]~129, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[13]~130 , processador|MUX|MUXOut[13]~130, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[13]~131 , processador|MUX|MUXOut[13]~131, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[13]~132 , processador|MUX|MUXOut[13]~132, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[13] , processador|MUX|MUXOut[13], moduloTeste, 1
instance = comp, \processador|RegDOUT|Q[13] , processador|RegDOUT|Q[13], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[11]~110 , processador|MUX|MUXOut[11]~110, moduloTeste, 1
instance = comp, \processador|Reg4|Q[11]~feeder , processador|Reg4|Q[11]~feeder, moduloTeste, 1
instance = comp, \processador|Reg4|Q[11] , processador|Reg4|Q[11], moduloTeste, 1
instance = comp, \processador|Reg5|Q[11] , processador|Reg5|Q[11], moduloTeste, 1
instance = comp, \processador|Reg1|Q[11]~feeder , processador|Reg1|Q[11]~feeder, moduloTeste, 1
instance = comp, \processador|Reg1|Q[11] , processador|Reg1|Q[11], moduloTeste, 1
instance = comp, \processador|Reg0|Q[11] , processador|Reg0|Q[11], moduloTeste, 1
instance = comp, \processador|Reg2|Q[11] , processador|Reg2|Q[11], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[11]~112 , processador|MUX|MUXOut[11]~112, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[11]~113 , processador|MUX|MUXOut[11]~113, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[11]~114 , processador|MUX|MUXOut[11]~114, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[11]~115 , processador|MUX|MUXOut[11]~115, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[11]~116 , processador|MUX|MUXOut[11]~116, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[11] , processador|MUX|MUXOut[11], moduloTeste, 1
instance = comp, \processador|RegDOUT|Q[11] , processador|RegDOUT|Q[11], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[10]~101 , processador|MUX|MUXOut[10]~101, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[10]~102 , processador|MUX|MUXOut[10]~102, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[10]~103 , processador|MUX|MUXOut[10]~103, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[10]~104 , processador|MUX|MUXOut[10]~104, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[10]~109 , processador|MUX|MUXOut[10]~109, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[10] , processador|MUX|MUXOut[10], moduloTeste, 1
instance = comp, \processador|RegDOUT|Q[10] , processador|RegDOUT|Q[10], moduloTeste, 1
instance = comp, \processador|RegI|IR[2] , processador|RegI|IR[2], moduloTeste, 1
instance = comp, \processador|Mux20~3 , processador|Mux20~3, moduloTeste, 1
instance = comp, \processador|Mux20~5 , processador|Mux20~5, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[7]~150 , processador|MUX|MUXOut[7]~150, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[8]~85 , processador|MUX|MUXOut[8]~85, moduloTeste, 1
instance = comp, \processador|Reg5|Q[8] , processador|Reg5|Q[8], moduloTeste, 1
instance = comp, \processador|Reg6|Q[8]~feeder , processador|Reg6|Q[8]~feeder, moduloTeste, 1
instance = comp, \processador|Reg6|Q[8] , processador|Reg6|Q[8], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[8]~86 , processador|MUX|MUXOut[8]~86, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[8]~87 , processador|MUX|MUXOut[8]~87, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[8]~88 , processador|MUX|MUXOut[8]~88, moduloTeste, 1
instance = comp, \processador|Reg1|Q[8]~feeder , processador|Reg1|Q[8]~feeder, moduloTeste, 1
instance = comp, \processador|Reg1|Q[8] , processador|Reg1|Q[8], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[8]~89 , processador|MUX|MUXOut[8]~89, moduloTeste, 1
instance = comp, \processador|Reg2|Q[8]~feeder , processador|Reg2|Q[8]~feeder, moduloTeste, 1
instance = comp, \processador|Reg2|Q[8] , processador|Reg2|Q[8], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[8]~90 , processador|MUX|MUXOut[8]~90, moduloTeste, 1
instance = comp, \processador|Reg4|Q[8] , processador|Reg4|Q[8], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[8]~91 , processador|MUX|MUXOut[8]~91, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[8]~92 , processador|MUX|MUXOut[8]~92, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[8]~93 , processador|MUX|MUXOut[8]~93, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[8] , processador|MUX|MUXOut[8], moduloTeste, 1
instance = comp, \processador|RegDOUT|Q[8] , processador|RegDOUT|Q[8], moduloTeste, 1
instance = comp, \processador|RegI|IR[3] , processador|RegI|IR[3], moduloTeste, 1
instance = comp, \processador|Mux11~3 , processador|Mux11~3, moduloTeste, 1
instance = comp, \processador|Reg4|Q[7] , processador|Reg4|Q[7], moduloTeste, 1
instance = comp, \processador|Reg5|Q[7] , processador|Reg5|Q[7], moduloTeste, 1
instance = comp, \processador|Reg1|Q[7] , processador|Reg1|Q[7], moduloTeste, 1
instance = comp, \processador|Reg0|Q[7] , processador|Reg0|Q[7], moduloTeste, 1
instance = comp, \processador|Reg2|Q[7] , processador|Reg2|Q[7], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[7]~80 , processador|MUX|MUXOut[7]~80, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[7]~81 , processador|MUX|MUXOut[7]~81, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[7]~82 , processador|MUX|MUXOut[7]~82, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[7]~83 , processador|MUX|MUXOut[7]~83, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[7]~84 , processador|MUX|MUXOut[7]~84, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[7] , processador|MUX|MUXOut[7], moduloTeste, 1
instance = comp, \processador|RegDOUT|Q[7] , processador|RegDOUT|Q[7], moduloTeste, 1
instance = comp, \processador|RegI|IR[4] , processador|RegI|IR[4], moduloTeste, 1
instance = comp, \processador|Mux9~0 , processador|Mux9~0, moduloTeste, 1
instance = comp, \processador|Reg6|Q[6] , processador|Reg6|Q[6], moduloTeste, 1
instance = comp, \processador|Reg5|Q[6] , processador|Reg5|Q[6], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[6]~70 , processador|MUX|MUXOut[6]~70, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[6]~71 , processador|MUX|MUXOut[6]~71, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[6]~72 , processador|MUX|MUXOut[6]~72, moduloTeste, 1
instance = comp, \processador|Reg4|Q[6] , processador|Reg4|Q[6], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[6]~75 , processador|MUX|MUXOut[6]~75, moduloTeste, 1
instance = comp, \processador|Reg0|Q[6] , processador|Reg0|Q[6], moduloTeste, 1
instance = comp, \processador|Reg1|Q[6] , processador|Reg1|Q[6], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[6]~73 , processador|MUX|MUXOut[6]~73, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[6]~74 , processador|MUX|MUXOut[6]~74, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[6]~76 , processador|MUX|MUXOut[6]~76, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[6]~77 , processador|MUX|MUXOut[6]~77, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[6] , processador|MUX|MUXOut[6], moduloTeste, 1
instance = comp, \processador|RegDOUT|Q[6] , processador|RegDOUT|Q[6], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[5]~62 , processador|MUX|MUXOut[5]~62, moduloTeste, 1
instance = comp, \processador|Reg4|Q[5] , processador|Reg4|Q[5], moduloTeste, 1
instance = comp, \processador|Reg5|Q[5] , processador|Reg5|Q[5], moduloTeste, 1
instance = comp, \processador|Reg1|Q[5]~feeder , processador|Reg1|Q[5]~feeder, moduloTeste, 1
instance = comp, \processador|Reg1|Q[5] , processador|Reg1|Q[5], moduloTeste, 1
instance = comp, \processador|Reg0|Q[5] , processador|Reg0|Q[5], moduloTeste, 1
instance = comp, \processador|Reg2|Q[5] , processador|Reg2|Q[5], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[5]~64 , processador|MUX|MUXOut[5]~64, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[5]~65 , processador|MUX|MUXOut[5]~65, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[5]~66 , processador|MUX|MUXOut[5]~66, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[5]~67 , processador|MUX|MUXOut[5]~67, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[5]~68 , processador|MUX|MUXOut[5]~68, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[5] , processador|MUX|MUXOut[5], moduloTeste, 1
instance = comp, \processador|RegDOUT|Q[5] , processador|RegDOUT|Q[5], moduloTeste, 1
instance = comp, \processador|RegI|IR[0] , processador|RegI|IR[0], moduloTeste, 1
instance = comp, \processador|Mux19~5 , processador|Mux19~5, moduloTeste, 1
instance = comp, \processador|Mux19~7 , processador|Mux19~7, moduloTeste, 1
instance = comp, \processador|Mux19~8 , processador|Mux19~8, moduloTeste, 1
instance = comp, \processador|Mux21~2 , processador|Mux21~2, moduloTeste, 1
instance = comp, \processador|Mux21~4 , processador|Mux21~4, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[7]~29 , processador|MUX|MUXOut[7]~29, moduloTeste, 1
instance = comp, \processador|Reg0|Q[4] , processador|Reg0|Q[4], moduloTeste, 1
instance = comp, \processador|Reg3|Q[4]~feeder , processador|Reg3|Q[4]~feeder, moduloTeste, 1
instance = comp, \processador|Reg3|Q[4] , processador|Reg3|Q[4], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[4]~57 , processador|MUX|MUXOut[4]~57, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[4]~58 , processador|MUX|MUXOut[4]~58, moduloTeste, 1
instance = comp, \processador|Reg6|Q[4] , processador|Reg6|Q[4], moduloTeste, 1
instance = comp, \processador|Reg4|Q[4] , processador|Reg4|Q[4], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[4]~59 , processador|MUX|MUXOut[4]~59, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[4]~60 , processador|MUX|MUXOut[4]~60, moduloTeste, 1
instance = comp, \processador|Reg7|Q~5 , processador|Reg7|Q~5, moduloTeste, 1
instance = comp, \processador|Reg7|Q[4] , processador|Reg7|Q[4], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[4]~53 , processador|MUX|MUXOut[4]~53, moduloTeste, 1
instance = comp, \processador|Reg5|Q[4]~feeder , processador|Reg5|Q[4]~feeder, moduloTeste, 1
instance = comp, \processador|Reg5|Q[4] , processador|Reg5|Q[4], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[4]~54 , processador|MUX|MUXOut[4]~54, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[4]~55 , processador|MUX|MUXOut[4]~55, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[4]~56 , processador|MUX|MUXOut[4]~56, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[4]~61 , processador|MUX|MUXOut[4]~61, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[4] , processador|MUX|MUXOut[4], moduloTeste, 1
instance = comp, \processador|RegADOut|Q[4] , processador|RegADOut|Q[4], moduloTeste, 1
instance = comp, \processador|RegI|IR[8] , processador|RegI|IR[8], moduloTeste, 1
instance = comp, \processador|Mux17~0 , processador|Mux17~0, moduloTeste, 1
instance = comp, \processador|Reg7|Add0~14 , processador|Reg7|Add0~14, moduloTeste, 1
instance = comp, \processador|Reg7|Q~8 , processador|Reg7|Q~8, moduloTeste, 1
instance = comp, \processador|Reg7|Q[7] , processador|Reg7|Q[7], moduloTeste, 1
instance = comp, \processador|Reg7|Add0~16 , processador|Reg7|Add0~16, moduloTeste, 1
instance = comp, \processador|Reg7|Q~9 , processador|Reg7|Q~9, moduloTeste, 1
instance = comp, \processador|Reg7|Q[8] , processador|Reg7|Q[8], moduloTeste, 1
instance = comp, \processador|Reg7|Add0~18 , processador|Reg7|Add0~18, moduloTeste, 1
instance = comp, \processador|Reg7|Q~10 , processador|Reg7|Q~10, moduloTeste, 1
instance = comp, \processador|Reg7|Q[9] , processador|Reg7|Q[9], moduloTeste, 1
instance = comp, \processador|Reg7|Add0~28 , processador|Reg7|Add0~28, moduloTeste, 1
instance = comp, \processador|Reg7|Q~15 , processador|Reg7|Q~15, moduloTeste, 1
instance = comp, \processador|Reg7|Q[14] , processador|Reg7|Q[14], moduloTeste, 1
instance = comp, \processador|Reg7|Add0~30 , processador|Reg7|Add0~30, moduloTeste, 1
instance = comp, \processador|Reg7|Q~16 , processador|Reg7|Q~16, moduloTeste, 1
instance = comp, \processador|Reg7|Q[15] , processador|Reg7|Q[15], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[15]~143 , processador|MUX|MUXOut[15]~143, moduloTeste, 1
instance = comp, \processador|Reg4|Q[15] , processador|Reg4|Q[15], moduloTeste, 1
instance = comp, \processador|Reg5|Q[15] , processador|Reg5|Q[15], moduloTeste, 1
instance = comp, \processador|Reg0|Q[15] , processador|Reg0|Q[15], moduloTeste, 1
instance = comp, \processador|Reg2|Q[15] , processador|Reg2|Q[15], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[15]~144 , processador|MUX|MUXOut[15]~144, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[15]~145 , processador|MUX|MUXOut[15]~145, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[15]~146 , processador|MUX|MUXOut[15]~146, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[15]~147 , processador|MUX|MUXOut[15]~147, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[15]~148 , processador|MUX|MUXOut[15]~148, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[15] , processador|MUX|MUXOut[15], moduloTeste, 1
instance = comp, \processador|ula|ShiftLeft0~2 , processador|ula|ShiftLeft0~2, moduloTeste, 1
instance = comp, \processador|ula|ShiftLeft0~0 , processador|ula|ShiftLeft0~0, moduloTeste, 1
instance = comp, \processador|ula|ShiftLeft0~1 , processador|ula|ShiftLeft0~1, moduloTeste, 1
instance = comp, \processador|ula|ShiftLeft0~3 , processador|ula|ShiftLeft0~3, moduloTeste, 1
instance = comp, \processador|RegA|Q[15] , processador|RegA|Q[15], moduloTeste, 1
instance = comp, \processador|RegA|Q[11] , processador|RegA|Q[11], moduloTeste, 1
instance = comp, \processador|RegA|Q[9]~feeder , processador|RegA|Q[9]~feeder, moduloTeste, 1
instance = comp, \processador|RegA|Q[9] , processador|RegA|Q[9], moduloTeste, 1
instance = comp, \processador|ula|ShiftRight0~7 , processador|ula|ShiftRight0~7, moduloTeste, 1
instance = comp, \processador|ula|ShiftRight0~8 , processador|ula|ShiftRight0~8, moduloTeste, 1
instance = comp, \processador|RegA|Q[7] , processador|RegA|Q[7], moduloTeste, 1
instance = comp, \processador|RegA|Q[5] , processador|RegA|Q[5], moduloTeste, 1
instance = comp, \processador|RegA|Q[1] , processador|RegA|Q[1], moduloTeste, 1
instance = comp, \processador|RegA|Q[3] , processador|RegA|Q[3], moduloTeste, 1
instance = comp, \processador|ula|ShiftRight0~2 , processador|ula|ShiftRight0~2, moduloTeste, 1
instance = comp, \processador|ula|ShiftRight0~3 , processador|ula|ShiftRight0~3, moduloTeste, 1
instance = comp, \processador|RegA|Q[6] , processador|RegA|Q[6], moduloTeste, 1
instance = comp, \processador|ula|ShiftRight0~4 , processador|ula|ShiftRight0~4, moduloTeste, 1
instance = comp, \processador|ula|ShiftRight0~5 , processador|ula|ShiftRight0~5, moduloTeste, 1
instance = comp, \processador|ula|ShiftRight0~6 , processador|ula|ShiftRight0~6, moduloTeste, 1
instance = comp, \processador|ula|ShiftRight0~9 , processador|ula|ShiftRight0~9, moduloTeste, 1
instance = comp, \processador|ula|Mux0~4 , processador|ula|Mux0~4, moduloTeste, 1
instance = comp, \processador|ula|Mux0~1 , processador|ula|Mux0~1, moduloTeste, 1
instance = comp, \processador|ula|Mux0~2 , processador|ula|Mux0~2, moduloTeste, 1
instance = comp, \processador|RegA|Q[14] , processador|RegA|Q[14], moduloTeste, 1
instance = comp, \processador|RegA|Q[8]~feeder , processador|RegA|Q[8]~feeder, moduloTeste, 1
instance = comp, \processador|RegA|Q[8] , processador|RegA|Q[8], moduloTeste, 1
instance = comp, \processador|RegA|Q[4] , processador|RegA|Q[4], moduloTeste, 1
instance = comp, \processador|ula|LessThan0~1 , processador|ula|LessThan0~1, moduloTeste, 1
instance = comp, \processador|ula|LessThan0~3 , processador|ula|LessThan0~3, moduloTeste, 1
instance = comp, \processador|ula|LessThan0~5 , processador|ula|LessThan0~5, moduloTeste, 1
instance = comp, \processador|ula|LessThan0~7 , processador|ula|LessThan0~7, moduloTeste, 1
instance = comp, \processador|ula|LessThan0~9 , processador|ula|LessThan0~9, moduloTeste, 1
instance = comp, \processador|ula|LessThan0~11 , processador|ula|LessThan0~11, moduloTeste, 1
instance = comp, \processador|ula|LessThan0~13 , processador|ula|LessThan0~13, moduloTeste, 1
instance = comp, \processador|ula|LessThan0~15 , processador|ula|LessThan0~15, moduloTeste, 1
instance = comp, \processador|ula|LessThan0~17 , processador|ula|LessThan0~17, moduloTeste, 1
instance = comp, \processador|ula|LessThan0~19 , processador|ula|LessThan0~19, moduloTeste, 1
instance = comp, \processador|ula|LessThan0~21 , processador|ula|LessThan0~21, moduloTeste, 1
instance = comp, \processador|ula|LessThan0~23 , processador|ula|LessThan0~23, moduloTeste, 1
instance = comp, \processador|ula|LessThan0~25 , processador|ula|LessThan0~25, moduloTeste, 1
instance = comp, \processador|ula|LessThan0~27 , processador|ula|LessThan0~27, moduloTeste, 1
instance = comp, \processador|ula|LessThan0~29 , processador|ula|LessThan0~29, moduloTeste, 1
instance = comp, \processador|ula|LessThan0~30 , processador|ula|LessThan0~30, moduloTeste, 1
instance = comp, \processador|ula|Mux0~3 , processador|ula|Mux0~3, moduloTeste, 1
instance = comp, \processador|ula|Mux0~5 , processador|ula|Mux0~5, moduloTeste, 1
instance = comp, \processador|ula|ResultadoULA[0] , processador|ula|ResultadoULA[0], moduloTeste, 1
instance = comp, \processador|RegG|Q[0]~3 , processador|RegG|Q[0]~3, moduloTeste, 1
instance = comp, \processador|RegG|Q[0]~2 , processador|RegG|Q[0]~2, moduloTeste, 1
instance = comp, \processador|RegG|Q[0] , processador|RegG|Q[0], moduloTeste, 1
instance = comp, \processador|Mux16~1 , processador|Mux16~1, moduloTeste, 1
instance = comp, \processador|Mux15~4 , processador|Mux15~4, moduloTeste, 1
instance = comp, \processador|Mux8~0 , processador|Mux8~0, moduloTeste, 1
instance = comp, \processador|Reg7|Add0~2 , processador|Reg7|Add0~2, moduloTeste, 1
instance = comp, \processador|Reg7|Q~2 , processador|Reg7|Q~2, moduloTeste, 1
instance = comp, \processador|Reg7|Q[1] , processador|Reg7|Q[1], moduloTeste, 1
instance = comp, \processador|Reg7|Add0~4 , processador|Reg7|Add0~4, moduloTeste, 1
instance = comp, \processador|Reg7|Q~3 , processador|Reg7|Q~3, moduloTeste, 1
instance = comp, \processador|Reg7|Q[2] , processador|Reg7|Q[2], moduloTeste, 1
instance = comp, \processador|Reg7|Q~4 , processador|Reg7|Q~4, moduloTeste, 1
instance = comp, \processador|Reg7|Q[3] , processador|Reg7|Q[3], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[3]~47 , processador|MUX|MUXOut[3]~47, moduloTeste, 1
instance = comp, \processador|Reg6|Q[3] , processador|Reg6|Q[3], moduloTeste, 1
instance = comp, \processador|Reg5|Q[3] , processador|Reg5|Q[3], moduloTeste, 1
instance = comp, \processador|Reg0|Q[3] , processador|Reg0|Q[3], moduloTeste, 1
instance = comp, \processador|Reg2|Q[3] , processador|Reg2|Q[3], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[3]~48 , processador|MUX|MUXOut[3]~48, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[3]~49 , processador|MUX|MUXOut[3]~49, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[3]~50 , processador|MUX|MUXOut[3]~50, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[3]~51 , processador|MUX|MUXOut[3]~51, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[3]~52 , processador|MUX|MUXOut[3]~52, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[3] , processador|MUX|MUXOut[3], moduloTeste, 1
instance = comp, \processador|RegADOut|Q[3] , processador|RegADOut|Q[3], moduloTeste, 1
instance = comp, \processador|RegI|IR[7] , processador|RegI|IR[7], moduloTeste, 1
instance = comp, \processador|Mux18~0 , processador|Mux18~0, moduloTeste, 1
instance = comp, \processador|Mux0~1 , processador|Mux0~1, moduloTeste, 1
instance = comp, \processador|Write~0 , processador|Write~0, moduloTeste, 1
instance = comp, \processador|Mux18~1 , processador|Mux18~1, moduloTeste, 1
instance = comp, \processador|Mux18~2 , processador|Mux18~2, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[1]~35 , processador|MUX|MUXOut[1]~35, moduloTeste, 1
instance = comp, \processador|Reg5|Q[2] , processador|Reg5|Q[2], moduloTeste, 1
instance = comp, \processador|Reg6|Q[2] , processador|Reg6|Q[2], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[2]~38 , processador|MUX|MUXOut[2]~38, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[2]~39 , processador|MUX|MUXOut[2]~39, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[2]~40 , processador|MUX|MUXOut[2]~40, moduloTeste, 1
instance = comp, \processador|Reg4|Q[2] , processador|Reg4|Q[2], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[2]~43 , processador|MUX|MUXOut[2]~43, moduloTeste, 1
instance = comp, \processador|Reg0|Q[2] , processador|Reg0|Q[2], moduloTeste, 1
instance = comp, \processador|Reg3|Q[2] , processador|Reg3|Q[2], moduloTeste, 1
instance = comp, \processador|Reg1|Q[2] , processador|Reg1|Q[2], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[2]~41 , processador|MUX|MUXOut[2]~41, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[2]~42 , processador|MUX|MUXOut[2]~42, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[2]~44 , processador|MUX|MUXOut[2]~44, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[2]~45 , processador|MUX|MUXOut[2]~45, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[2] , processador|MUX|MUXOut[2], moduloTeste, 1
instance = comp, \processador|RegADOut|Q[2] , processador|RegADOut|Q[2], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[1]~26 , processador|MUX|MUXOut[1]~26, moduloTeste, 1
instance = comp, \processador|Reg4|Q[1] , processador|Reg4|Q[1], moduloTeste, 1
instance = comp, \processador|Reg5|Q[1] , processador|Reg5|Q[1], moduloTeste, 1
instance = comp, \processador|Reg1|Q[1] , processador|Reg1|Q[1], moduloTeste, 1
instance = comp, \processador|Reg0|Q[1] , processador|Reg0|Q[1], moduloTeste, 1
instance = comp, \processador|Reg2|Q[1] , processador|Reg2|Q[1], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[1]~31 , processador|MUX|MUXOut[1]~31, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[1]~32 , processador|MUX|MUXOut[1]~32, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[1]~33 , processador|MUX|MUXOut[1]~33, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[1]~34 , processador|MUX|MUXOut[1]~34, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[1]~36 , processador|MUX|MUXOut[1]~36, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[1] , processador|MUX|MUXOut[1], moduloTeste, 1
instance = comp, \processador|RegADOut|Q[1]~feeder , processador|RegADOut|Q[1]~feeder, moduloTeste, 1
instance = comp, \processador|RegADOut|Q[1] , processador|RegADOut|Q[1], moduloTeste, 1
instance = comp, \processador|RegI|IR[6] , processador|RegI|IR[6], moduloTeste, 1
instance = comp, \processador|WideOr1~0 , processador|WideOr1~0, moduloTeste, 1
instance = comp, \processador|Mux26~0 , processador|Mux26~0, moduloTeste, 1
instance = comp, \processador|RegADOut|Q[0] , processador|RegADOut|Q[0], moduloTeste, 1
instance = comp, \processador|RegI|IR[9] , processador|RegI|IR[9], moduloTeste, 1
instance = comp, \processador|WideOr36~0 , processador|WideOr36~0, moduloTeste, 1
instance = comp, \processador|Mux16~0 , processador|Mux16~0, moduloTeste, 1
instance = comp, \processador|Mux16~2 , processador|Mux16~2, moduloTeste, 1
instance = comp, \processador|Mux16~3 , processador|Mux16~3, moduloTeste, 1
instance = comp, \processador|Tstep|Q~2 , processador|Tstep|Q~2, moduloTeste, 1
instance = comp, \processador|Tstep|Q[0] , processador|Tstep|Q[0], moduloTeste, 1
instance = comp, \processador|Tstep|Q~1 , processador|Tstep|Q~1, moduloTeste, 1
instance = comp, \processador|Tstep|Q[1] , processador|Tstep|Q[1], moduloTeste, 1
instance = comp, \processador|Mux23~5 , processador|Mux23~5, moduloTeste, 1
instance = comp, \processador|Mux22~2 , processador|Mux22~2, moduloTeste, 1
instance = comp, \processador|Mux19~9 , processador|Mux19~9, moduloTeste, 1
instance = comp, \processador|Mux22~4 , processador|Mux22~4, moduloTeste, 1
instance = comp, \processador|RegX|Decoder0~0 , processador|RegX|Decoder0~0, moduloTeste, 1
instance = comp, \processador|Mux20~4 , processador|Mux20~4, moduloTeste, 1
instance = comp, \processador|Mux21~3 , processador|Mux21~3, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[15]~20 , processador|MUX|MUXOut[15]~20, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[15]~21 , processador|MUX|MUXOut[15]~21, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[15]~22 , processador|MUX|MUXOut[15]~22, moduloTeste, 1
instance = comp, \processador|Mux19~10 , processador|Mux19~10, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[15]~23 , processador|MUX|MUXOut[15]~23, moduloTeste, 1
instance = comp, \processador|GOut~0 , processador|GOut~0, moduloTeste, 1
instance = comp, \processador|Mux25~4 , processador|Mux25~4, moduloTeste, 1
instance = comp, \processador|Mux15~2 , processador|Mux15~2, moduloTeste, 1
instance = comp, \processador|Mux25~5 , processador|Mux25~5, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[15]~12 , processador|MUX|MUXOut[15]~12, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[15]~24 , processador|MUX|MUXOut[15]~24, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[15]~149 , processador|MUX|MUXOut[15]~149, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[15]~25 , processador|MUX|MUXOut[15]~25, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[15]~25clkctrl , processador|MUX|MUXOut[15]~25clkctrl, moduloTeste, 1
instance = comp, \processador|Mux18~3 , processador|Mux18~3, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[0]~6 , processador|MUX|MUXOut[0]~6, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[0]~16 , processador|MUX|MUXOut[0]~16, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[0]~17 , processador|MUX|MUXOut[0]~17, moduloTeste, 1
instance = comp, \processador|Mux24~4 , processador|Mux24~4, moduloTeste, 1
instance = comp, \processador|Mux25~6 , processador|Mux25~6, moduloTeste, 1
instance = comp, \processador|Reg2|Q[0] , processador|Reg2|Q[0], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[0]~7 , processador|MUX|MUXOut[0]~7, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[0]~8 , processador|MUX|MUXOut[0]~8, moduloTeste, 1
instance = comp, \processador|Reg1|Q[0]~feeder , processador|Reg1|Q[0]~feeder, moduloTeste, 1
instance = comp, \processador|Reg1|Q[0] , processador|Reg1|Q[0], moduloTeste, 1
instance = comp, \processador|Reg0|Q[0] , processador|Reg0|Q[0], moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[0]~9 , processador|MUX|MUXOut[0]~9, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[0]~10 , processador|MUX|MUXOut[0]~10, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[0]~11 , processador|MUX|MUXOut[0]~11, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[0]~18 , processador|MUX|MUXOut[0]~18, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[0]~19 , processador|MUX|MUXOut[0]~19, moduloTeste, 1
instance = comp, \processador|MUX|MUXOut[0] , processador|MUX|MUXOut[0], moduloTeste, 1
instance = comp, \processador|Write~1 , processador|Write~1, moduloTeste, 1
instance = comp, \processador|Write~2 , processador|Write~2, moduloTeste, 1
instance = comp, \Display0_DIN|WideOr6~0 , Display0_DIN|WideOr6~0, moduloTeste, 1
instance = comp, \Display0_DIN|WideOr5~0 , Display0_DIN|WideOr5~0, moduloTeste, 1
instance = comp, \Display0_DIN|WideOr4~0 , Display0_DIN|WideOr4~0, moduloTeste, 1
instance = comp, \Display0_DIN|WideOr3~0 , Display0_DIN|WideOr3~0, moduloTeste, 1
instance = comp, \Display0_DIN|WideOr2~0 , Display0_DIN|WideOr2~0, moduloTeste, 1
instance = comp, \Display0_DIN|WideOr1~0 , Display0_DIN|WideOr1~0, moduloTeste, 1
instance = comp, \Display0_DIN|WideOr0~0 , Display0_DIN|WideOr0~0, moduloTeste, 1
instance = comp, \Display1_DIN|WideOr6~0 , Display1_DIN|WideOr6~0, moduloTeste, 1
instance = comp, \Display1_DIN|WideOr5~0 , Display1_DIN|WideOr5~0, moduloTeste, 1
instance = comp, \Display1_DIN|WideOr4~0 , Display1_DIN|WideOr4~0, moduloTeste, 1
instance = comp, \Display1_DIN|WideOr3~0 , Display1_DIN|WideOr3~0, moduloTeste, 1
instance = comp, \Display1_DIN|WideOr2~0 , Display1_DIN|WideOr2~0, moduloTeste, 1
instance = comp, \Display1_DIN|WideOr1~0 , Display1_DIN|WideOr1~0, moduloTeste, 1
instance = comp, \Display1_DIN|WideOr0~0 , Display1_DIN|WideOr0~0, moduloTeste, 1
instance = comp, \Display2_DIN|WideOr6~0 , Display2_DIN|WideOr6~0, moduloTeste, 1
instance = comp, \Display2_DIN|WideOr5~0 , Display2_DIN|WideOr5~0, moduloTeste, 1
instance = comp, \Display2_DIN|WideOr4~0 , Display2_DIN|WideOr4~0, moduloTeste, 1
instance = comp, \Display2_DIN|WideOr3~0 , Display2_DIN|WideOr3~0, moduloTeste, 1
instance = comp, \Display2_DIN|WideOr2~0 , Display2_DIN|WideOr2~0, moduloTeste, 1
instance = comp, \Display2_DIN|WideOr1~0 , Display2_DIN|WideOr1~0, moduloTeste, 1
instance = comp, \Display2_DIN|WideOr0~0 , Display2_DIN|WideOr0~0, moduloTeste, 1
instance = comp, \Display3_DIN|WideOr6~0 , Display3_DIN|WideOr6~0, moduloTeste, 1
instance = comp, \Display3_DIN|WideOr5~0 , Display3_DIN|WideOr5~0, moduloTeste, 1
instance = comp, \Display3_DIN|WideOr4~0 , Display3_DIN|WideOr4~0, moduloTeste, 1
instance = comp, \Display3_DIN|WideOr3~0 , Display3_DIN|WideOr3~0, moduloTeste, 1
instance = comp, \Display3_DIN|WideOr2~0 , Display3_DIN|WideOr2~0, moduloTeste, 1
instance = comp, \Display3_DIN|WideOr1~0 , Display3_DIN|WideOr1~0, moduloTeste, 1
instance = comp, \Display3_DIN|WideOr0~0 , Display3_DIN|WideOr0~0, moduloTeste, 1
instance = comp, \Display4_AddressOut|WideOr6~0 , Display4_AddressOut|WideOr6~0, moduloTeste, 1
instance = comp, \Display4_AddressOut|WideOr5~0 , Display4_AddressOut|WideOr5~0, moduloTeste, 1
instance = comp, \Display4_AddressOut|WideOr4~0 , Display4_AddressOut|WideOr4~0, moduloTeste, 1
instance = comp, \Display4_AddressOut|WideOr3~0 , Display4_AddressOut|WideOr3~0, moduloTeste, 1
instance = comp, \Display4_AddressOut|WideOr2~0 , Display4_AddressOut|WideOr2~0, moduloTeste, 1
instance = comp, \Display4_AddressOut|WideOr1~0 , Display4_AddressOut|WideOr1~0, moduloTeste, 1
instance = comp, \Display4_AddressOut|WideOr0~0 , Display4_AddressOut|WideOr0~0, moduloTeste, 1
instance = comp, \processador|RegADOut|Q[5] , processador|RegADOut|Q[5], moduloTeste, 1
instance = comp, \processador|RegADOut|Q[6] , processador|RegADOut|Q[6], moduloTeste, 1
instance = comp, \processador|RegADOut|Q[7] , processador|RegADOut|Q[7], moduloTeste, 1
instance = comp, \Display5_AddressOut|WideOr6~0 , Display5_AddressOut|WideOr6~0, moduloTeste, 1
instance = comp, \Display5_AddressOut|WideOr5~0 , Display5_AddressOut|WideOr5~0, moduloTeste, 1
instance = comp, \Display5_AddressOut|WideOr4~0 , Display5_AddressOut|WideOr4~0, moduloTeste, 1
instance = comp, \Display5_AddressOut|WideOr3~0 , Display5_AddressOut|WideOr3~0, moduloTeste, 1
instance = comp, \Display5_AddressOut|WideOr2~0 , Display5_AddressOut|WideOr2~0, moduloTeste, 1
instance = comp, \Display5_AddressOut|WideOr1~0 , Display5_AddressOut|WideOr1~0, moduloTeste, 1
instance = comp, \Display5_AddressOut|WideOr0~0 , Display5_AddressOut|WideOr0~0, moduloTeste, 1
instance = comp, \Display6_Tstep_Q|WideOr6~0 , Display6_Tstep_Q|WideOr6~0, moduloTeste, 1
instance = comp, \Display6_Tstep_Q|WideOr5~0 , Display6_Tstep_Q|WideOr5~0, moduloTeste, 1
instance = comp, \Display6_Tstep_Q|WideOr4~0 , Display6_Tstep_Q|WideOr4~0, moduloTeste, 1
instance = comp, \Display6_Tstep_Q|WideOr3~0 , Display6_Tstep_Q|WideOr3~0, moduloTeste, 1
instance = comp, \processador|Decoder12~1 , processador|Decoder12~1, moduloTeste, 1
instance = comp, \Display6_Tstep_Q|WideOr1~0 , Display6_Tstep_Q|WideOr1~0, moduloTeste, 1
instance = comp, \Display6_Tstep_Q|WideOr0~0 , Display6_Tstep_Q|WideOr0~0, moduloTeste, 1
instance = comp, \Display7_BusWires|WideOr6~0 , Display7_BusWires|WideOr6~0, moduloTeste, 1
instance = comp, \Display7_BusWires|WideOr5~0 , Display7_BusWires|WideOr5~0, moduloTeste, 1
instance = comp, \Display7_BusWires|WideOr4~0 , Display7_BusWires|WideOr4~0, moduloTeste, 1
instance = comp, \Display7_BusWires|WideOr3~0 , Display7_BusWires|WideOr3~0, moduloTeste, 1
instance = comp, \Display7_BusWires|WideOr2~0 , Display7_BusWires|WideOr2~0, moduloTeste, 1
instance = comp, \Display7_BusWires|WideOr1~0 , Display7_BusWires|WideOr1~0, moduloTeste, 1
instance = comp, \Display7_BusWires|WideOr0~0 , Display7_BusWires|WideOr0~0, moduloTeste, 1
instance = comp, \SW[0]~I , SW[0], moduloTeste, 1
instance = comp, \SW[1]~I , SW[1], moduloTeste, 1
instance = comp, \SW[2]~I , SW[2], moduloTeste, 1
instance = comp, \SW[3]~I , SW[3], moduloTeste, 1
instance = comp, \SW[4]~I , SW[4], moduloTeste, 1
instance = comp, \SW[5]~I , SW[5], moduloTeste, 1
instance = comp, \SW[6]~I , SW[6], moduloTeste, 1
instance = comp, \SW[7]~I , SW[7], moduloTeste, 1
instance = comp, \SW[8]~I , SW[8], moduloTeste, 1
instance = comp, \SW[9]~I , SW[9], moduloTeste, 1
instance = comp, \SW[10]~I , SW[10], moduloTeste, 1
instance = comp, \SW[11]~I , SW[11], moduloTeste, 1
instance = comp, \SW[12]~I , SW[12], moduloTeste, 1
instance = comp, \SW[13]~I , SW[13], moduloTeste, 1
instance = comp, \SW[14]~I , SW[14], moduloTeste, 1
instance = comp, \SW[15]~I , SW[15], moduloTeste, 1
instance = comp, \SW[16]~I , SW[16], moduloTeste, 1
instance = comp, \KEY[2]~I , KEY[2], moduloTeste, 1
instance = comp, \KEY[3]~I , KEY[3], moduloTeste, 1
instance = comp, \LEDR[0]~I , LEDR[0], moduloTeste, 1
instance = comp, \LEDR[1]~I , LEDR[1], moduloTeste, 1
instance = comp, \LEDR[2]~I , LEDR[2], moduloTeste, 1
instance = comp, \LEDR[3]~I , LEDR[3], moduloTeste, 1
instance = comp, \LEDR[4]~I , LEDR[4], moduloTeste, 1
instance = comp, \LEDR[5]~I , LEDR[5], moduloTeste, 1
instance = comp, \LEDR[6]~I , LEDR[6], moduloTeste, 1
instance = comp, \LEDR[7]~I , LEDR[7], moduloTeste, 1
instance = comp, \LEDR[8]~I , LEDR[8], moduloTeste, 1
instance = comp, \LEDR[9]~I , LEDR[9], moduloTeste, 1
instance = comp, \LEDR[10]~I , LEDR[10], moduloTeste, 1
instance = comp, \LEDR[11]~I , LEDR[11], moduloTeste, 1
instance = comp, \LEDR[12]~I , LEDR[12], moduloTeste, 1
instance = comp, \LEDR[13]~I , LEDR[13], moduloTeste, 1
instance = comp, \LEDR[14]~I , LEDR[14], moduloTeste, 1
instance = comp, \LEDR[15]~I , LEDR[15], moduloTeste, 1
instance = comp, \LEDR[16]~I , LEDR[16], moduloTeste, 1
instance = comp, \LEDR[17]~I , LEDR[17], moduloTeste, 1
instance = comp, \LEDG[0]~I , LEDG[0], moduloTeste, 1
instance = comp, \LEDG[1]~I , LEDG[1], moduloTeste, 1
instance = comp, \LEDG[2]~I , LEDG[2], moduloTeste, 1
instance = comp, \LEDG[3]~I , LEDG[3], moduloTeste, 1
instance = comp, \LEDG[4]~I , LEDG[4], moduloTeste, 1
instance = comp, \LEDG[5]~I , LEDG[5], moduloTeste, 1
instance = comp, \LEDG[6]~I , LEDG[6], moduloTeste, 1
instance = comp, \LEDG[7]~I , LEDG[7], moduloTeste, 1
instance = comp, \LEDG[8]~I , LEDG[8], moduloTeste, 1
instance = comp, \HEX0[0]~I , HEX0[0], moduloTeste, 1
instance = comp, \HEX0[1]~I , HEX0[1], moduloTeste, 1
instance = comp, \HEX0[2]~I , HEX0[2], moduloTeste, 1
instance = comp, \HEX0[3]~I , HEX0[3], moduloTeste, 1
instance = comp, \HEX0[4]~I , HEX0[4], moduloTeste, 1
instance = comp, \HEX0[5]~I , HEX0[5], moduloTeste, 1
instance = comp, \HEX0[6]~I , HEX0[6], moduloTeste, 1
instance = comp, \HEX1[0]~I , HEX1[0], moduloTeste, 1
instance = comp, \HEX1[1]~I , HEX1[1], moduloTeste, 1
instance = comp, \HEX1[2]~I , HEX1[2], moduloTeste, 1
instance = comp, \HEX1[3]~I , HEX1[3], moduloTeste, 1
instance = comp, \HEX1[4]~I , HEX1[4], moduloTeste, 1
instance = comp, \HEX1[5]~I , HEX1[5], moduloTeste, 1
instance = comp, \HEX1[6]~I , HEX1[6], moduloTeste, 1
instance = comp, \HEX2[0]~I , HEX2[0], moduloTeste, 1
instance = comp, \HEX2[1]~I , HEX2[1], moduloTeste, 1
instance = comp, \HEX2[2]~I , HEX2[2], moduloTeste, 1
instance = comp, \HEX2[3]~I , HEX2[3], moduloTeste, 1
instance = comp, \HEX2[4]~I , HEX2[4], moduloTeste, 1
instance = comp, \HEX2[5]~I , HEX2[5], moduloTeste, 1
instance = comp, \HEX2[6]~I , HEX2[6], moduloTeste, 1
instance = comp, \HEX3[0]~I , HEX3[0], moduloTeste, 1
instance = comp, \HEX3[1]~I , HEX3[1], moduloTeste, 1
instance = comp, \HEX3[2]~I , HEX3[2], moduloTeste, 1
instance = comp, \HEX3[3]~I , HEX3[3], moduloTeste, 1
instance = comp, \HEX3[4]~I , HEX3[4], moduloTeste, 1
instance = comp, \HEX3[5]~I , HEX3[5], moduloTeste, 1
instance = comp, \HEX3[6]~I , HEX3[6], moduloTeste, 1
instance = comp, \HEX4[0]~I , HEX4[0], moduloTeste, 1
instance = comp, \HEX4[1]~I , HEX4[1], moduloTeste, 1
instance = comp, \HEX4[2]~I , HEX4[2], moduloTeste, 1
instance = comp, \HEX4[3]~I , HEX4[3], moduloTeste, 1
instance = comp, \HEX4[4]~I , HEX4[4], moduloTeste, 1
instance = comp, \HEX4[5]~I , HEX4[5], moduloTeste, 1
instance = comp, \HEX4[6]~I , HEX4[6], moduloTeste, 1
instance = comp, \HEX5[0]~I , HEX5[0], moduloTeste, 1
instance = comp, \HEX5[1]~I , HEX5[1], moduloTeste, 1
instance = comp, \HEX5[2]~I , HEX5[2], moduloTeste, 1
instance = comp, \HEX5[3]~I , HEX5[3], moduloTeste, 1
instance = comp, \HEX5[4]~I , HEX5[4], moduloTeste, 1
instance = comp, \HEX5[5]~I , HEX5[5], moduloTeste, 1
instance = comp, \HEX5[6]~I , HEX5[6], moduloTeste, 1
instance = comp, \HEX6[0]~I , HEX6[0], moduloTeste, 1
instance = comp, \HEX6[1]~I , HEX6[1], moduloTeste, 1
instance = comp, \HEX6[2]~I , HEX6[2], moduloTeste, 1
instance = comp, \HEX6[3]~I , HEX6[3], moduloTeste, 1
instance = comp, \HEX6[4]~I , HEX6[4], moduloTeste, 1
instance = comp, \HEX6[5]~I , HEX6[5], moduloTeste, 1
instance = comp, \HEX6[6]~I , HEX6[6], moduloTeste, 1
instance = comp, \HEX7[0]~I , HEX7[0], moduloTeste, 1
instance = comp, \HEX7[1]~I , HEX7[1], moduloTeste, 1
instance = comp, \HEX7[2]~I , HEX7[2], moduloTeste, 1
instance = comp, \HEX7[3]~I , HEX7[3], moduloTeste, 1
instance = comp, \HEX7[4]~I , HEX7[4], moduloTeste, 1
instance = comp, \HEX7[5]~I , HEX7[5], moduloTeste, 1
instance = comp, \HEX7[6]~I , HEX7[6], moduloTeste, 1
