// Seed: 1209785186
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  logic id_3;
  wire  id_4 = id_1;
  assign id_1 = id_2;
  wire id_5;
endmodule
module module_1 #(
    parameter id_3 = 32'd99
) (
    output tri   id_0,
    input  uwire id_1,
    input  wor   id_2 [-1 : 1],
    input  wor   _id_3
    , id_12,
    input  wire  id_4,
    input  tri   id_5,
    input  wand  id_6,
    output wire  id_7,
    output tri1  id_8,
    output tri0  id_9,
    output wire  id_10
);
  tri [1 : id_3] id_13;
  parameter id_14 = 1;
  module_0 modCall_1 (
      id_12,
      id_12
  );
  parameter id_15 = id_14;
  assign id_13 = -1 ? id_14 + id_1 : 1;
endmodule
