/*
 * CAUTION: This file is automatically generated by Xilinx.
 * Version:  
 * Today is: Mon Feb  9 11:49:46 2015
*/


/ {
	amba_pl: amba_pl {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		ranges ;
		axi_ethernet_0_dma: dma@40400000 {
			axistream-connected = <&axi_ethernet_0_eth_buf>;
			axistream-control-connected = <&axi_ethernet_0_eth_buf>;
            		compatible = "xlnx,axi-dma-6.03.a", "xlnx,axi-dma-1.00.a";
            	interrupt-parent = <&intc>;
				interrupts = <0 52 4 0 53 4>;
				reg = <0x40400000 0x10000>;
		};
		axi_ethernet_0_eth_buf: ethernet@41000000 {
            clock-frequency = <100000000>;
            axistream-connected = <&axi_ethernet_0_dma>;
			axistream-control-connected = <&axi_ethernet_0_dma>;
            clock-names = "ref_clk";
			clocks = <&clkc 0>;
			compatible = "xlnx,axi-ethernet-1.00.a";
			device_type = "network";
			interrupt-parent = <&intc>;
			interrupts = <0 30 4>;
			local-mac-address = [ 00 0a 36 00 01 02 ];
			phy-mode = <0x3>;
			phy-handle = <&marvellphy1>;
			reg = <0x41000000 0x40000>;
			mdio {
				#address-cells = <1>;
				#size-cells = <0>;
				marvellphy1: phy@0 {
					device_type = "ethernet-phy";
					reg = <0>;  					
				};
			};
	};
};
};
