
running 11 tests
INes Header {
    prg_rom_size: 0x8000,
    chr_rom_size: 0x2000,
    flags6: Flags6 {
        value: 0x0,
        mirroring: Horizontal,
        contains_persistence_memory: false,
        trainer: false,
        four_screen_vram: false,
        mapper_low_4bits: 0x0,
    },
    flags7: Flags7 {
        value: 0x0,
        vs_unisystem: false,
        playchoice_10: false,
        nes2_format: false,
        mapper_high_4bits: 0x0,
    },
    prg_ram_size: 0x2000,
    flags9: 0x0,
    flags10: 0x0,
}
0 -> a9
Instruction { opcode: Lda(Lda), addr_mode: Immediate(80), cycles: 2 }
Cpu {
    acc: 80,
    x: 0,
    y: 0,
    pc: 2,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2,
}
2 -> 69
0 -> a9
Instruction { opcode: Lda(Lda), addr_mode: Immediate(80), cycles: 2 }
Cpu {
    acc: 80,
    x: 0,
    y: 0,
    pc: 2,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2,
}
0 -> a9
Instruction { opcode: Lda(Lda), addr_mode: Immediate(80), cycles: 2 }
Cpu {
    acc: 80,
    x: 0,
    y: 0,
    pc: 2,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2,
}
2 -> 69
Instruction { opcode: Adc(Adc), addr_mode: Immediate(16), cycles: 2 }
0 -> a9
Instruction { opcode: Lda(Lda), addr_mode: Immediate(251), cycles: 2 }
Cpu {
    acc: 251,
    x: 0,
    y: 0,
    pc: 2,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2,
}
2 -> 69
Instruction { opcode: Adc(Adc), addr_mode: Immediate(249), cycles: 2 }
Cpu {
    acc: 244,
    x: 0,
    y: 0,
    pc: 4,
    s: 253,
    p: StatusRegister {
        carry: true,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 4,
}
4 -> 0
Instruction { opcode: Brk(Brk), addr_mode: Implied, cycles: 7 }
test test::works ... e57f -> 78
Instruction { opcode: Sei(Sei), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 0,
    pc: 58752,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2,
}
e580 -> d8
Instruction { opcode: Cld(Cld), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 0,
    pc: 58753,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4,
}
e581 -> a2
Instruction { opcode: Ldx(Ldx), addr_mode: Immediate(255), cycles: 2 }
2 -> 69
Instruction { opcode: Adc(Adc), addr_mode: Immediate(208), cycles: 2 }
Cpu {
    acc: 32,
    x: 0,
    y: 0,
    pc: 4,
    s: 253,
    p: StatusRegister {
        carry: true,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4,
}
4 -> 0
Instruction { opcode: Brk(Brk), addr_mode: Implied, cycles: 7 }
0 -> a9
Instruction { opcode: Lda(Lda), addr_mode: Immediate(190), cycles: 2 }
Cpu {
    acc: 190,
    x: 0,
    y: 0,
    pc: 2,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2,
}
2 -> 69
Instruction { opcode: Adc(Adc), addr_mode: Immediate(191), cycles: 2 }
Cpu {
    acc: 125,
    x: 0,
    y: 0,
    pc: 4,
    s: 253,
    p: StatusRegister {
        carry: true,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: true,
        negative: false,
    },
    cycles: 4,
}
4 -> 0
Instruction { opcode: Brk(Brk), addr_mode: Implied, cycles: 7 }
Cpu {
    acc: 96,
    x: 0,
    y: 0,
    pc: 4,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4,
}
4 -> 0
Instruction { opcode: Brk(Brk), addr_mode: Implied, cycles: 7 }
ok
0 -> a9
Instruction { opcode: Lda(Lda), addr_mode: Immediate(5), cycles: 2 }
0 -> a9
Instruction { opcode: Lda(Lda), addr_mode: Immediate(5), cycles: 2 }
Cpu {
    acc: 5,
    x: 0,
    y: 0,
    pc: 2,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2,
}
2 -> 69
Instruction { opcode: Adc(Adc), addr_mode: Immediate(249), cycles: 2 }
Cpu {
    acc: 5,
    x: 0,
    y: 0,
    pc: 2,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2,
}
2 -> 69
Instruction { opcode: Adc(Adc), addr_mode: Immediate(253), cycles: 2 }
Cpu {
    acc: 2,
    x: 0,
    y: 0,
    pc: 4,
    s: 253,
    p: StatusRegister {
        carry: true,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4,
}
4 -> 0
Instruction { opcode: Brk(Brk), addr_mode: Implied, cycles: 7 }
Instruction { opcode: Adc(Adc), addr_mode: Immediate(80), cycles: 2 }
Cpu {
    acc: 160,
    x: 0,
    y: 0,
    pc: 4,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: true,
        negative: true,
    },
    cycles: 4,
}
4 -> 0
Instruction { opcode: Brk(Brk), addr_mode: Implied, cycles: 7 }
Cpu {
    acc: 254,
    x: 0,
    y: 0,
    pc: 4,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 4,
}
4 -> 0
Instruction { opcode: Brk(Brk), addr_mode: Implied, cycles: 7 }
test test::ppu_color_test ... ok
Cycles 2
test emulator::cpu::cpu_tests::test_adc_sign_no_overflow ... ok
Cycles 4
test emulator::ppu::tests::test_get_ppu_ctrl ... ok
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58755,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6,
}
e583 -> 9a
Instruction { opcode: Txs(Txs), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58756,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8,
}
e584 -> a9
Instruction { opcode: Lda(Lda), addr_mode: Immediate(0), cycles: 2 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58758,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10,
}
e586 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8192), cycles: 4 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58761,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14,
}
e589 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8193), cycles: 4 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58764,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 18,
}
e58c -> a9
Instruction { opcode: Lda(Lda), addr_mode: Immediate(0), cycles: 2 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58766,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20,
}
e58e -> a2
Instruction { opcode: Ldx(Ldx), addr_mode: Immediate(7), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 0,
    pc: 58768,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22,
}
e590 -> a0
Instruction { opcode: Ldy(Ldy), addr_mode: Immediate(240), cycles: 2 }
test emulator::cpu::cpu_tests::test_adc_unsign_carry_set ... ok
Cpu {
    acc: 0,
    x: 7,
    y: 240,
    pc: 58770,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 24,
}
e592 -> 85
Instruction { opcode: Sta(Sta), addr_mode: ZeroPage(0), cycles: 3 }
Cpu {
    acc: 0,
    x: 7,
    y: 240,
    pc: 58772,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 27,
}
e594 -> 86
Instruction { opcode: Stx(Stx), addr_mode: ZeroPage(1), cycles: 3 }
Cpu {
    acc: 0,
    x: 7,
    y: 240,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 30,
}
e596 -> 88
Cycles 6
Cycles 8
Cycles 10
Cycles 14
Cycles 18
Cycles 20
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 239,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 32,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 239,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 38,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 239,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 40,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 238,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 42,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 238,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 48,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 238,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 50,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 237,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 52,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 237,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 58,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 237,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 60,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 236,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 62,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 236,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 68,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 236,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 70,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 235,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 72,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 235,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 78,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cycles 22
Cycles 24
Cycles 27
Cycles 30
Cycles 32
Cycles 38
Cycles 40
Cycles 42
Cycles 48
Cycles 50
Cycles 52
Cycles 58
Cycles 60
test emulator::cpu::cpu_tests::test_adc_sign_overflow_set2 ... ok
Cpu {
    acc: 0,
    x: 7,
    y: 235,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 80,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
test emulator::cpu::cpu_tests::test_adc_no_flags_set ... ok
Cycles 62
Cycles 68
Cycles 70
Cycles 72
Cycles 78
Cycles 80
Cpu {
    acc: 0,
    x: 7,
    y: 234,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 82,
}
e597 -> 91
test emulator::cpu::cpu_tests::test_adc_sign_no_overflow_cary_set ... Cycles 82
ok
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 234,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 88,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 234,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 90,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 233,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 92,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
test emulator::cpu::cpu_tests::test_adc_sign_overflow_set ... Cpu {
    acc: 0,
    x: 7,
    y: 233,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 98,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 233,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 100,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 232,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 102,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 232,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 108,
}
e599 -> d0
Cycles 88
Cycles 90
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 232,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 110,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 231,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 112,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 92
Cycles 98
Cycles 100
Cycles 102
Cycles 108
Cycles 110
Cpu {
    acc: 0,
    x: 7,
    y: 231,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 118,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 231,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 120,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 230,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 122,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 230,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 128,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 230,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 130,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 229,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 132,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 229,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 138,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 229,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 140,
}
e596 -> 88
ok
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 228,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 142,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 228,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 148,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cycles 112
Cycles 118
Cycles 120
Cycles 122
Cycles 128
Cycles 130
Cycles 132
Cycles 138
Cycles 140
Cycles 142
Cycles 148
Cpu {
    acc: 0,
    x: 7,
    y: 228,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 150,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 227,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 152,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 227,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 158,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 227,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 160,
}
e596 -> 88
Cycles 150
Cycles 152
Cycles 158
Cycles 160
test emulator::cpu::cpu_tests::test_adc_sign_no_overflow_no_cary ... ok
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 226,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 162,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 226,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 168,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 226,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 170,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 225,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 172,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 225,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 178,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 225,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 180,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 224,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 182,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 224,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 188,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 224,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 190,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 223,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 192,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 223,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 198,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 223,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 200,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 222,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 202,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 222,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 208,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 222,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 210,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 221,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 212,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 221,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 218,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 221,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 220,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 220,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 222,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 220,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 228,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 220,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 230,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 219,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 232,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 219,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 238,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 219,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 240,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 218,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 242,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 218,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 248,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 218,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 250,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 217,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 252,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 217,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 258,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 217,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 260,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 216,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 262,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 216,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 268,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 216,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 270,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 215,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 272,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 215,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 278,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 215,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 280,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 214,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 282,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 214,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 288,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 214,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 290,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 213,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 292,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 213,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 298,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 213,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 300,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 212,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 302,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 212,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 308,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 212,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 310,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 211,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 312,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 211,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 318,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 211,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 320,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 210,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 322,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 162
Cycles 168
Cycles 170
Cycles 172
Cycles 178
Cycles 180
Cycles 182
Cycles 188
Cycles 190
Cycles 192
Cycles 198
Cycles 200
Cycles 202
Cycles 208
Cycles 210
Cycles 212
Cycles 218
Cycles 220
Cycles 222
Cycles 228
Cycles 230
Cycles 232
Cycles 238
Cycles 240
Cycles 242
Cycles 248
Cycles 250
Cycles 252
Cycles 258
Cycles 260
Cycles 262
Cycles 268
Cycles 270
Cycles 272
Cycles 278
Cycles 280
Cycles 282
Cycles 288
Cycles 290
Cycles 292
Cycles 298
Cycles 300
Cycles 302
Cycles 308
Cycles 310
Cycles 312
Cycles 318
Cycles 320
Cycles 322
Cpu {
    acc: 0,
    x: 7,
    y: 210,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 328,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 210,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 330,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 209,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 332,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 209,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 338,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 209,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 340,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 208,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 342,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 208,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 348,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 208,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 350,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 207,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 352,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 207,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 358,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 207,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 360,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 206,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 362,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 206,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 368,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 206,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 370,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 205,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 372,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 205,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 378,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 205,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 380,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 204,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 382,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 204,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 388,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 204,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 390,
}
e596 -> 88
Cycles 328
Cycles 330
Cycles 332
Cycles 338
Cycles 340
Cycles 342
Cycles 348
Cycles 350
Cycles 352
Cycles 358
Cycles 360
Cycles 362
Cycles 368
Cycles 370
Cycles 372
Cycles 378
Cycles 380
Cycles 382
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 203,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 392,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 203,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 398,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 203,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 400,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 202,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 402,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 202,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 408,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 202,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 410,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 201,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 412,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 201,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 418,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 201,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 420,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 200,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 422,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 200,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 428,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 200,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 430,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 199,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 432,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 199,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 438,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 199,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 440,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 198,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 442,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 198,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 448,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 198,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 450,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 197,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 452,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 388
Cycles 390
Cycles 392
Cycles 398
Cycles 400
Cycles 402
Cycles 408
Cpu {
    acc: 0,
    x: 7,
    y: 197,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 458,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 197,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 460,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 196,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 462,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 196,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 468,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 196,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 470,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 195,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 472,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 195,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 478,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 195,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 480,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 194,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 482,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 194,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 488,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 194,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 490,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 193,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 492,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 193,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 498,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 193,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 500,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 192,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 502,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 192,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 508,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 192,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 510,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 191,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 512,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 191,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 518,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 191,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 520,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 190,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 522,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 190,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 528,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 190,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 530,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 189,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 532,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 189,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 538,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 189,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 540,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 188,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 542,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 188,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 548,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 188,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 550,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 187,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 552,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 187,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 558,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 187,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 560,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 186,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 562,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 186,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 568,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 186,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 570,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 185,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 572,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 185,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 578,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 185,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 580,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 184,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 582,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 184,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 588,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 184,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 590,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 183,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 592,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 183,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 598,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 183,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 600,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 182,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 602,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 182,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 608,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 182,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 610,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 181,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 612,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 181,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 618,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 181,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 620,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 180,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 622,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 180,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 628,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 180,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 630,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 179,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 632,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 179,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 638,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 179,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 640,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 178,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 642,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 178,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 648,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 178,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 650,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 177,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 652,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 177,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 658,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 177,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 660,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 176,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 662,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 176,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 668,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 176,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 670,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 175,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 672,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 175,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 678,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 175,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 680,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 174,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 682,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 174,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 688,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 174,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 690,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 173,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 692,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 173,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 698,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 173,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 700,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 172,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 702,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 172,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 708,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 172,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 710,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 171,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 712,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 171,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 718,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 171,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 720,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 170,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 722,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 170,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 728,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 170,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 730,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 169,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 732,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 169,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 738,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 169,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 740,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 168,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 742,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 168,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 748,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 168,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 750,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 167,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 752,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 167,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 758,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 167,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 760,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 166,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 762,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 166,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 768,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 166,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 770,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 165,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 772,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 165,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 778,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 165,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 780,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 164,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 782,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 164,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 788,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 164,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 790,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 163,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 792,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 163,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 798,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 163,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 800,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 162,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 802,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 162,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 808,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 162,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 810,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 161,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 812,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 161,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 818,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 161,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 820,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 160,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 822,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 160,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 828,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 160,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 830,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 159,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 832,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 159,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 838,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 159,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 840,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 158,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 842,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 158,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 848,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 158,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 850,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 157,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 852,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 410
Cycles 412
Cycles 418
Cycles 420
Cycles 422
Cycles 428
Cycles 430
Cycles 432
Cycles 438
Cycles 440
Cycles 442
Cycles 448
Cycles 450
Cycles 452
Cpu {
    acc: 0,
    x: 7,
    y: 157,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 858,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 157,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 860,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 156,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 862,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 156,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 868,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 156,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 870,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 155,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 872,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 155,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 878,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 155,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 880,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 154,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 882,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 154,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 888,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 154,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 890,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 153,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 892,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 153,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 898,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 153,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 900,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 152,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 902,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 152,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 908,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 152,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 910,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 151,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 912,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 151,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 918,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 151,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 920,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 150,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 922,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 150,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 928,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 150,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 930,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 149,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 932,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 149,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 938,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 149,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 940,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 148,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 942,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 148,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 948,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 148,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 950,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 147,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 952,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 147,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 958,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 147,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 960,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 146,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 962,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 146,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 968,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 146,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 970,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 145,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 972,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 145,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 978,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 145,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 980,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 144,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 982,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 144,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 988,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 144,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 990,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 143,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 992,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 143,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 998,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 143,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1000,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 142,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1002,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 142,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1008,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 142,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1010,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 141,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1012,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 141,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1018,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 141,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1020,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 140,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1022,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 140,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1028,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 140,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1030,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 139,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1032,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 139,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1038,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 139,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1040,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 138,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1042,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 138,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1048,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 138,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1050,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 137,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1052,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 137,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1058,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 137,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1060,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 136,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1062,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 136,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1068,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 136,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1070,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 135,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1072,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 135,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1078,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 135,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1080,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 134,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1082,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 134,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1088,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 134,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1090,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 133,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1092,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 133,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1098,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 133,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1100,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 132,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1102,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 132,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1108,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 132,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1110,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 131,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1112,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 131,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1118,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 131,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1120,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 130,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1122,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 130,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1128,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 130,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1130,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 129,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1132,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 129,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1138,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 129,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1140,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 128,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1142,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 128,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1148,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 128,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 1150,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 127,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1152,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 127,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1158,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 127,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1160,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 126,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1162,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 126,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1168,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 126,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1170,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 125,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1172,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 125,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1178,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 125,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1180,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 124,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1182,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 124,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1188,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 124,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1190,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 123,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1192,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 123,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1198,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 123,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1200,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 122,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1202,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 122,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1208,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 122,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1210,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 121,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1212,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 121,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1218,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 121,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1220,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 120,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1222,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 120,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1228,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 120,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1230,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 119,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1232,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 119,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1238,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 119,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1240,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 118,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1242,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 118,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1248,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 118,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1250,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 117,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1252,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 117,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1258,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 117,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1260,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 116,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1262,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 116,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1268,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 116,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1270,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 115,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1272,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 115,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1278,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 115,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1280,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 114,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1282,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 458
Cycles 460
Cycles 462
Cycles 468
Cycles 470
Cycles 472
Cycles 478
Cycles 480
Cycles 482
Cycles 488
Cycles 490
Cycles 492
Cycles 498
Cycles 500
Cycles 502
Cycles 508
Cycles 510
Cycles 512
Cycles 518
Cycles 520
Cycles 522
Cycles 528
Cycles 530
Cycles 532
Cycles 538
Cycles 540
Cycles 542
Cycles 548
Cycles 550
Cycles 552
Cycles 558
Cycles 560
Cycles 562
Cycles 568
Cycles 570
Cycles 572
Cycles 578
Cycles 580
Cycles 582
Cpu {
    acc: 0,
    x: 7,
    y: 114,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1288,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 114,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1290,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 113,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1292,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 113,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1298,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 113,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1300,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 112,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1302,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 112,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1308,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 112,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1310,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 111,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1312,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 111,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1318,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 111,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1320,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 110,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1322,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 110,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1328,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 110,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1330,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 109,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1332,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 109,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1338,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 109,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1340,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 108,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1342,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 108,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1348,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 108,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1350,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 107,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1352,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 107,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1358,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 107,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1360,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 106,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1362,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 106,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1368,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 106,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1370,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 105,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1372,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 105,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1378,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 105,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1380,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 104,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1382,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 104,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1388,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 104,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1390,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 103,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1392,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 103,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1398,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 103,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1400,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 102,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1402,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 102,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1408,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 102,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1410,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 101,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1412,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 101,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1418,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 101,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1420,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 100,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1422,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 100,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1428,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 100,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1430,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 99,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1432,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 99,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1438,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 99,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1440,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 98,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1442,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 98,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1448,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 98,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1450,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 97,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1452,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 97,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1458,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 97,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1460,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 96,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1462,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 96,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1468,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 96,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1470,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 95,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1472,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 95,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1478,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 95,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1480,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 94,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1482,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 94,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1488,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 94,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1490,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 93,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1492,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 588
Cycles 590
Cycles 592
Cycles 598
Cpu {
    acc: 0,
    x: 7,
    y: 93,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1498,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 93,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1500,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 92,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1502,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 92,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1508,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 92,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1510,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 91,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1512,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 91,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1518,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 91,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1520,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 90,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1522,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 90,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1528,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 90,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1530,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 89,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1532,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 600
Cycles 602
Cycles 608
Cycles 610
Cycles 612
Cycles 618
Cycles 620
Cycles 622
Cycles 628
Cycles 630
Cycles 632
Cycles 638
Cycles 640
Cycles 642
Cycles 648
Cycles 650
Cycles 652
Cycles 658
Cycles 660
Cycles 662
Cycles 668
Cycles 670
Cycles 672
Cycles 678
Cycles 680
Cycles 682
Cycles 688
Cycles 690
Cycles 692
Cpu {
    acc: 0,
    x: 7,
    y: 89,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1538,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 89,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1540,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 88,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1542,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 88,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1548,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 88,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1550,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 87,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1552,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 87,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1558,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 87,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1560,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 86,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1562,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 86,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1568,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 86,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1570,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 85,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1572,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 85,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1578,
}
e599 -> d0
Cycles 698
Cycles 700
Cycles 702
Cycles 708
Cycles 710
Cycles 712
Cycles 718
Cycles 720
Cycles 722
Cycles 728
Cycles 730
Cycles 732
Cycles 738
Cycles 740
Cycles 742
Cycles 748
Cycles 750
Cycles 752
Cycles 758
Cycles 760
Cycles 762
Cycles 768
Cycles 770
Cycles 772
Cycles 778
Cycles 780
Cycles 782
Cycles 788
Cycles 790
Cycles 792
Cycles 798
Cycles 800
Cycles 802
Cycles 808
Cycles 810
Cycles 812
Cycles 818
Cycles 820
Cycles 822
Cycles 828
Cycles 830
Cycles 832
Cycles 838
Cycles 840
Cycles 842
Cycles 848
Cycles 850
Cycles 852
Cycles 858
Cycles 860
Cycles 862
Cycles 868
Cycles 870
Cycles 872
Cycles 878
Cycles 880
Cycles 882
Cycles 888
Cycles 890
Cycles 892
Cycles 898
Cycles 900
Cycles 902
Cycles 908
Cycles 910
Cycles 912
Cycles 918
Cycles 920
Cycles 922
Cycles 928
Cycles 930
Cycles 932
Cycles 938
Cycles 940
Cycles 942
Cycles 948
Cycles 950
Cycles 952
Cycles 958
Cycles 960
Cycles 962
Cycles 968
Cycles 970
Cycles 972
Cycles 978
Cycles 980
Cycles 982
Cycles 988
Cycles 990
Cycles 992
Cycles 998
Cycles 1000
Cycles 1002
Cycles 1008
Cycles 1010
Cycles 1012
Cycles 1018
Cycles 1020
Cycles 1022
Cycles 1028
Cycles 1030
Cycles 1032
Cycles 1038
Cycles 1040
Cycles 1042
Cycles 1048
Cycles 1050
Cycles 1052
Cycles 1058
Cycles 1060
Cycles 1062
Cycles 1068
Cycles 1070
Cycles 1072
Cycles 1078
Cycles 1080
Cycles 1082
Cycles 1088
Cycles 1090
Cycles 1092
Cycles 1098
Cycles 1100
Cycles 1102
Cycles 1108
Cycles 1110
Cycles 1112
Cycles 1118
Cycles 1120
Cycles 1122
Cycles 1128
Cycles 1130
Cycles 1132
Cycles 1138
Cycles 1140
Cycles 1142
Cycles 1148
Cycles 1150
Cycles 1152
Cycles 1158
Cycles 1160
Cycles 1162
Cycles 1168
Cycles 1170
Cycles 1172
Cycles 1178
Cycles 1180
Cycles 1182
Cycles 1188
Cycles 1190
Cycles 1192
Cycles 1198
Cycles 1200
Cycles 1202
Cycles 1208
Cycles 1210
Cycles 1212
Cycles 1218
Cycles 1220
Cycles 1222
Cycles 1228
Cycles 1230
Cycles 1232
Cycles 1238
Cycles 1240
Cycles 1242
Cycles 1248
Cycles 1250
Cycles 1252
Cycles 1258
Cycles 1260
Cycles 1262
Cycles 1268
Cycles 1270
Cycles 1272
Cycles 1278
Cycles 1280
Cycles 1282
Cycles 1288
Cycles 1290
Cycles 1292
Cycles 1298
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 85,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1580,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 84,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1582,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 84,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1588,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 84,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1590,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 83,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1592,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 83,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1598,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 83,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1600,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 82,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1602,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 82,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1608,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 82,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1610,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 81,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1612,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 81,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1618,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 81,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1620,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 80,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1622,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 80,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1628,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 80,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1630,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 79,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1632,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 79,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1638,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 79,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1640,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 78,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1642,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 78,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1648,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 78,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1650,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 77,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1652,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 77,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1658,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 77,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1660,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 76,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1662,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 76,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1668,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 76,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1670,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 75,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1672,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 75,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1678,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 75,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1680,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 74,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1682,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 74,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1688,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 74,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1690,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 73,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1692,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 73,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1698,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 73,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1700,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 72,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1702,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 72,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1708,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 72,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1710,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 71,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1712,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 71,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1718,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 71,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1720,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 70,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1722,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 70,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1728,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 70,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1730,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 69,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1732,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 69,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1738,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 69,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1740,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 68,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1742,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 68,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1748,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 68,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1750,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 67,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1752,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 67,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1758,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 67,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1760,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 66,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1762,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 66,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1768,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 66,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1770,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 65,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1772,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 65,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1778,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 65,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1780,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 64,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1782,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 64,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1788,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 64,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1790,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 63,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1792,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 63,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1798,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 63,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1800,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 62,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1802,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 62,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1808,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 62,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1810,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 61,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1812,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 61,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1818,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 61,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1820,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 60,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1822,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 60,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1828,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 60,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1830,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 59,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1832,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 59,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1838,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 59,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1840,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 58,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1842,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 58,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1848,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 58,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1850,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 57,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1852,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 57,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1858,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 57,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1860,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 56,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1862,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 56,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1868,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 56,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1870,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 55,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1872,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 55,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1878,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 55,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1880,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 54,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1882,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 54,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1888,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 54,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1890,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 53,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1892,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 53,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1898,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 53,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1900,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 52,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1902,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 52,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1908,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 52,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1910,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 51,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1912,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 51,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1918,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 51,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1920,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 50,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1922,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 50,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1928,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 50,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1930,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 49,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1932,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 49,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1938,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 49,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1940,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 48,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1942,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 48,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1948,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 48,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1950,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 47,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1952,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 47,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1958,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 47,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1960,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 46,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1962,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 46,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1968,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 46,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1970,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 45,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1972,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 45,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1978,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 45,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1980,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 44,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1982,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 44,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1988,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 44,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1990,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 43,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1992,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 43,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 1998,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 43,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2000,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 42,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2002,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 42,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2008,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 42,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2010,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 41,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2012,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 41,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2018,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 41,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2020,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 40,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2022,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 40,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2028,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 40,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2030,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 39,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2032,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 39,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2038,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 39,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2040,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 38,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2042,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 38,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2048,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 38,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2050,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 37,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2052,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 37,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2058,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 37,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2060,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 36,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2062,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 36,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2068,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 36,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2070,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 35,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2072,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 35,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2078,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 35,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2080,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 34,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2082,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 34,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2088,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 34,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2090,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 33,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2092,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 33,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2098,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 33,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2100,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 32,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2102,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 32,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2108,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 32,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2110,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 31,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2112,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 31,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2118,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 31,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2120,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 30,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2122,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 30,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2128,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 30,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2130,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 29,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2132,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 29,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2138,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 29,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2140,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 28,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2142,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 28,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2148,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 28,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2150,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 27,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2152,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 27,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2158,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 27,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2160,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 26,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2162,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 26,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2168,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 26,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2170,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 25,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2172,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 25,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2178,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 25,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2180,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 24,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2182,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 24,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2188,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 24,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2190,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 23,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2192,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 23,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2198,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 23,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2200,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 22,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2202,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 22,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2208,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 22,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2210,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 21,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2212,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 21,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2218,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 21,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2220,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 20,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2222,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 20,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2228,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 20,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2230,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 19,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2232,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 19,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2238,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 19,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2240,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 18,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2242,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 18,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2248,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 18,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2250,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 17,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2252,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 17,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2258,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 17,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2260,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 16,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2262,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 16,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2268,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 16,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2270,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 15,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2272,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 15,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2278,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 15,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2280,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 14,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2282,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 14,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2288,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 14,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2290,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 13,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2292,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 13,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2298,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 13,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2300,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 12,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2302,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 12,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2308,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 12,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2310,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 11,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2312,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 11,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2318,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 11,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2320,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 10,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2322,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 10,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2328,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 10,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2330,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 9,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2332,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 9,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2338,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 9,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2340,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 8,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2342,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 8,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2348,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 8,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2350,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 7,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2352,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 7,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2358,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 7,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2360,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 6,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2362,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 6,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2368,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 6,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2370,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 5,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2372,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 5,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2378,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 5,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2380,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 4,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2382,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 4,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2388,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 4,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2390,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 3,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2392,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 3,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2398,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 3,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2400,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 2,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2402,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 2,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2408,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 2,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2410,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 1,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2412,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 1,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2418,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 1,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2420,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 0,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2422,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 7,
    y: 0,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2428,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 0,
    pc: 58779,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2430,
}
e59b -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 0,
    pc: 58780,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2432,
}
e59c -> 10
Instruction { opcode: Bpl(Bpl), addr_mode: Relative(-10), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 0,
    pc: 58772,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2434,
}
e594 -> 86
Instruction { opcode: Stx(Stx), addr_mode: ZeroPage(1), cycles: 3 }
Cpu {
    acc: 0,
    x: 6,
    y: 0,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 2437,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 255,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2439,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 255,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2445,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 255,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2447,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 254,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2449,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 1300
Cycles 1302
Cycles 1308
Cycles 1310
Cycles 1312
Cycles 1318
Cycles 1320
Cycles 1322
Cycles 1328
Cycles 1330
Cycles 1332
Cycles 1338
Cycles 1340
Cycles 1342
Cycles 1348
Cycles 1350
Cycles 1352
Cycles 1358
Cycles 1360
Cycles 1362
Cycles 1368
Cycles 1370
Cycles 1372
Cycles 1378
Cycles 1380
Cpu {
    acc: 0,
    x: 6,
    y: 254,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2455,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 254,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2457,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 253,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2459,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 253,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2465,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 253,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2467,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 252,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2469,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 252,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2475,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 252,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2477,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 251,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2479,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 1382
Cycles 1388
Cycles 1390
Cycles 1392
Cycles 1398
Cycles 1400
Cycles 1402
Cycles 1408
Cycles 1410
Cycles 1412
Cycles 1418
Cycles 1420
Cycles 1422
Cycles 1428
Cycles 1430
Cycles 1432
Cpu {
    acc: 0,
    x: 6,
    y: 251,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2485,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 251,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2487,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 250,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2489,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 250,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2495,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 250,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2497,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 249,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2499,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 249,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2505,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 249,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2507,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 248,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2509,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 248,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2515,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 248,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2517,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 247,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2519,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 247,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2525,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 247,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2527,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 246,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2529,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 246,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2535,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 246,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2537,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 245,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2539,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 245,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2545,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 245,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2547,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 244,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2549,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 244,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2555,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 244,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2557,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 243,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2559,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 243,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2565,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 243,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2567,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 242,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2569,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 242,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2575,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 242,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2577,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 241,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2579,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 241,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2585,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 241,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2587,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 240,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2589,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 240,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2595,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 240,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2597,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 239,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2599,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 239,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2605,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 239,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2607,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 238,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2609,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 238,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2615,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 238,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2617,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 237,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2619,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 237,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2625,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 237,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2627,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 236,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2629,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 236,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2635,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 236,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2637,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 235,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2639,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 235,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2645,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 235,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2647,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 234,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2649,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 234,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2655,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 234,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2657,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 233,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2659,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 233,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2665,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 233,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2667,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 232,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2669,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 232,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2675,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 232,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2677,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 231,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2679,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 231,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2685,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 231,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2687,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 230,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2689,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 1438
Cycles 1440
Cycles 1442
Cycles 1448
Cycles 1450
Cycles 1452
Cycles 1458
Cycles 1460
Cycles 1462
Cycles 1468
Cycles 1470
Cycles 1472
Cycles 1478
Cycles 1480
Cycles 1482
Cycles 1488
Cycles 1490
Cycles 1492
Cycles 1498
Cycles 1500
Cycles 1502
Cycles 1508
Cycles 1510
Cycles 1512
Cycles 1518
Cycles 1520
Cycles 1522
Cycles 1528
Cycles 1530
Cycles 1532
Cycles 1538
Cycles 1540
Cycles 1542
Cycles 1548
Cycles 1550
Cycles 1552
Cycles 1558
Cycles 1560
Cycles 1562
Cycles 1568
Cycles 1570
Cycles 1572
Cycles 1578
Cycles 1580
Cycles 1582
Cycles 1588
Cycles 1590
Cycles 1592
Cycles 1598
Cycles 1600
Cycles 1602
Cycles 1608
Cycles 1610
Cycles 1612
Cycles 1618
Cycles 1620
Cycles 1622
Cycles 1628
Cycles 1630
Cycles 1632
Cycles 1638
Cycles 1640
Cpu {
    acc: 0,
    x: 6,
    y: 230,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2695,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 230,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2697,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 229,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2699,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 229,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2705,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 229,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2707,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 228,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2709,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 228,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2715,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 228,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2717,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 227,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2719,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 227,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2725,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 227,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2727,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 226,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2729,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 226,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2735,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 226,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2737,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 225,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2739,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 225,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2745,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 225,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2747,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 224,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2749,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 224,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2755,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 224,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2757,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 223,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2759,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 223,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2765,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 223,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2767,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 222,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2769,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 222,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2775,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 222,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2777,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 221,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2779,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 221,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2785,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 221,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2787,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 220,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2789,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 220,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2795,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 220,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2797,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 219,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2799,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 219,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2805,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 219,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2807,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 218,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2809,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 218,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2815,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 218,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2817,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 217,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2819,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 217,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2825,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 217,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2827,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 216,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2829,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 216,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2835,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 216,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2837,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 215,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2839,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 1642
Cycles 1648
Cycles 1650
Cycles 1652
Cycles 1658
Cycles 1660
Cycles 1662
Cycles 1668
Cycles 1670
Cycles 1672
Cycles 1678
Cycles 1680
Cycles 1682
Cycles 1688
Cycles 1690
Cycles 1692
Cycles 1698
Cycles 1700
Cycles 1702
Cycles 1708
Cycles 1710
Cycles 1712
Cycles 1718
Cycles 1720
Cycles 1722
Cycles 1728
Cycles 1730
Cycles 1732
Cycles 1738
Cycles 1740
Cycles 1742
Cycles 1748
Cycles 1750
Cycles 1752
Cycles 1758
Cycles 1760
Cycles 1762
Cycles 1768
Cycles 1770
Cycles 1772
Cycles 1778
Cycles 1780
Cycles 1782
Cycles 1788
Cycles 1790
Cycles 1792
Cycles 1798
Cycles 1800
Cycles 1802
Cycles 1808
Cycles 1810
Cycles 1812
Cycles 1818
Cycles 1820
Cycles 1822
Cycles 1828
Cycles 1830
Cycles 1832
Cycles 1838
Cycles 1840
Cycles 1842
Cycles 1848
Cycles 1850
Cycles 1852
Cycles 1858
Cpu {
    acc: 0,
    x: 6,
    y: 215,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2845,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 215,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2847,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 214,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2849,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 214,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2855,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 214,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2857,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 213,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2859,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 213,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2865,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 213,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2867,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 212,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2869,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 212,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2875,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 212,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2877,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 211,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2879,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 211,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2885,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 211,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2887,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 210,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2889,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 210,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2895,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 210,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2897,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 209,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2899,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 209,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2905,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 209,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2907,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 208,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2909,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 208,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2915,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 208,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2917,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 207,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2919,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 207,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2925,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 207,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2927,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 206,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2929,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 206,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2935,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 206,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2937,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 205,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2939,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 205,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2945,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 205,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2947,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 204,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2949,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 204,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2955,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 204,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2957,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 203,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2959,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 203,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2965,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 203,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2967,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 202,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2969,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 202,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2975,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 202,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2977,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 201,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2979,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 201,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2985,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 201,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2987,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 200,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2989,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 200,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2995,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 200,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2997,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 199,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 2999,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 199,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3005,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 199,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3007,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 198,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3009,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 198,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3015,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 198,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3017,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 197,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3019,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 197,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3025,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 197,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3027,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 196,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3029,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 196,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3035,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 196,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3037,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 195,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3039,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 195,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3045,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 195,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3047,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 194,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3049,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 194,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3055,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 194,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3057,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 193,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3059,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 193,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3065,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 193,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3067,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 192,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3069,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 192,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3075,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 192,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3077,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 191,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3079,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 191,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3085,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 191,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3087,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 190,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3089,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 190,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3095,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 190,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3097,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 189,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3099,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 189,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3105,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 189,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3107,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 188,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3109,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 188,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3115,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 188,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3117,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 187,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3119,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 187,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3125,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 187,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3127,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 186,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3129,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 186,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3135,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 186,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3137,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 185,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3139,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 185,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3145,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 185,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3147,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 184,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3149,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 184,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3155,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 184,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3157,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 183,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3159,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 183,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3165,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 183,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3167,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 182,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3169,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 182,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3175,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 182,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3177,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 181,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3179,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 181,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3185,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 181,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3187,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 180,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3189,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 180,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3195,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 180,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3197,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 179,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3199,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 179,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3205,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 179,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3207,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 178,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3209,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 1860
Cycles 1862
Cycles 1868
Cycles 1870
Cycles 1872
Cycles 1878
Cycles 1880
Cycles 1882
Cycles 1888
Cycles 1890
Cycles 1892
Cycles 1898
Cycles 1900
Cycles 1902
Cycles 1908
Cycles 1910
Cycles 1912
Cycles 1918
Cycles 1920
Cycles 1922
Cycles 1928
Cycles 1930
Cycles 1932
Cycles 1938
Cycles 1940
Cycles 1942
Cycles 1948
Cycles 1950
Cycles 1952
Cpu {
    acc: 0,
    x: 6,
    y: 178,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3215,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 178,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3217,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 177,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3219,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 177,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3225,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 177,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3227,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 176,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3229,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 176,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3235,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 176,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3237,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 175,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3239,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 175,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3245,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 175,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3247,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 174,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3249,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 174,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3255,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 174,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3257,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 173,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3259,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 173,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3265,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 173,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3267,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 172,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3269,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 172,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3275,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 172,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3277,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 171,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3279,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 171,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3285,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 171,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3287,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 170,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3289,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 170,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3295,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 170,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3297,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 169,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3299,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 169,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3305,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 169,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3307,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 168,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3309,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 168,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3315,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 168,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3317,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 167,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3319,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 1958
Cycles 1960
Cycles 1962
Cycles 1968
Cycles 1970
Cycles 1972
Cycles 1978
Cycles 1980
Cycles 1982
Cycles 1988
Cycles 1990
Cycles 1992
Cycles 1998
Cycles 2000
Cycles 2002
Cycles 2008
Cycles 2010
Cycles 2012
Cycles 2018
Cycles 2020
Cycles 2022
Cycles 2028
Cycles 2030
Cycles 2032
Cycles 2038
Cycles 2040
Cycles 2042
Cycles 2048
Cycles 2050
Cycles 2052
Cpu {
    acc: 0,
    x: 6,
    y: 167,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3325,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 167,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3327,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 166,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3329,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 166,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3335,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 166,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3337,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 165,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3339,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 165,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3345,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 165,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3347,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 164,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3349,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 164,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3355,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 164,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3357,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 163,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3359,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 163,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3365,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 163,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3367,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 162,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3369,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 162,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3375,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 162,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3377,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 161,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3379,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 161,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3385,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 161,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3387,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 160,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3389,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 160,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3395,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 160,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3397,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 159,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3399,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 159,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3405,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 159,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3407,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 158,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3409,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 158,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3415,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 158,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3417,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 157,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3419,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 157,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3425,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 157,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3427,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 156,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3429,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 156,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3435,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 156,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3437,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 155,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3439,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 155,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3445,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 155,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3447,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 154,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3449,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 154,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3455,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 154,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3457,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 153,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3459,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 153,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3465,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 153,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3467,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 152,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3469,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 152,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3475,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 152,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3477,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 151,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3479,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 151,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3485,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 151,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3487,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 150,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3489,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 150,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3495,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 150,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3497,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 149,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3499,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 149,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3505,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 149,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3507,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 148,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3509,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 148,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3515,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 148,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3517,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 147,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3519,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 147,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3525,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 147,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3527,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 146,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3529,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 146,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3535,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 146,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3537,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 145,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3539,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 145,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3545,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 145,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3547,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 144,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3549,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 144,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3555,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 144,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3557,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 143,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3559,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 2058
Cycles 2060
Cycles 2062
Cycles 2068
Cycles 2070
Cycles 2072
Cycles 2078
Cycles 2080
Cycles 2082
Cycles 2088
Cycles 2090
Cycles 2092
Cycles 2098
Cycles 2100
Cycles 2102
Cycles 2108
Cycles 2110
Cycles 2112
Cycles 2118
Cycles 2120
Cycles 2122
Cycles 2128
Cycles 2130
Cycles 2132
Cycles 2138
Cycles 2140
Cycles 2142
Cycles 2148
Cycles 2150
Cycles 2152
Cycles 2158
Cycles 2160
Cycles 2162
Cycles 2168
Cycles 2170
Cycles 2172
Cycles 2178
Cycles 2180
Cpu {
    acc: 0,
    x: 6,
    y: 143,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3565,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 143,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3567,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 142,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3569,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 142,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3575,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 142,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3577,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 141,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3579,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 141,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3585,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 141,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3587,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 140,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3589,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 140,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3595,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 140,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3597,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 139,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3599,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 139,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3605,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 139,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3607,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 138,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3609,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 138,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3615,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 138,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3617,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 137,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3619,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 137,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3625,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 137,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3627,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 136,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3629,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 136,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3635,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 136,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3637,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 135,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3639,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 135,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3645,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 135,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3647,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 134,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3649,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 134,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3655,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 134,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3657,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 133,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3659,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 133,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3665,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 133,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3667,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 132,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3669,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 132,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3675,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 132,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3677,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 131,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3679,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 131,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3685,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 131,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3687,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 130,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3689,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 130,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3695,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 130,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3697,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 129,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3699,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 129,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3705,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 129,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3707,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 128,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3709,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 128,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3715,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 128,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 3717,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 127,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3719,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 2182
Cycles 2188
Cycles 2190
Cycles 2192
Cycles 2198
Cycles 2200
Cycles 2202
Cycles 2208
Cycles 2210
Cycles 2212
Cycles 2218
Cycles 2220
Cycles 2222
Cycles 2228
Cycles 2230
Cycles 2232
Cycles 2238
Cycles 2240
Cycles 2242
Cycles 2248
Cycles 2250
Cycles 2252
Cpu {
    acc: 0,
    x: 6,
    y: 127,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3725,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 127,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3727,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 126,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3729,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 126,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3735,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 126,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3737,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 125,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3739,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 125,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3745,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 125,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3747,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 124,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3749,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 124,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3755,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 124,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3757,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 123,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3759,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 123,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3765,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 123,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3767,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 122,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3769,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 122,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3775,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 122,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3777,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 121,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3779,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 121,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3785,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 121,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3787,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 120,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3789,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 120,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3795,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 120,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3797,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 119,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3799,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 119,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3805,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 119,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3807,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 118,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3809,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 118,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3815,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 118,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3817,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 117,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3819,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 117,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3825,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 117,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3827,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 116,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3829,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 116,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3835,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 116,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3837,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 115,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3839,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 115,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3845,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 115,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3847,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 114,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3849,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 114,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3855,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 114,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3857,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 113,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3859,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 113,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3865,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 113,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3867,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 112,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3869,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 112,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3875,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 112,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3877,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 111,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3879,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 111,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3885,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 111,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3887,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 110,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3889,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 110,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3895,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 110,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3897,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 109,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3899,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 109,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3905,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 109,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3907,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 108,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3909,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 108,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3915,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 108,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3917,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 107,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3919,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 107,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3925,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 107,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3927,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 106,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3929,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 106,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3935,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 106,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3937,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 105,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3939,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 105,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3945,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 105,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3947,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 104,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3949,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 104,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3955,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 104,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3957,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 103,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3959,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 103,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3965,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 103,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3967,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 102,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3969,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 102,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3975,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 102,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3977,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 101,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3979,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 101,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3985,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 101,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3987,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 100,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3989,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 100,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3995,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 100,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3997,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 99,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 3999,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 99,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4005,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 99,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4007,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 98,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4009,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 98,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4015,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 98,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4017,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 97,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4019,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 97,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4025,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 97,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4027,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 96,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4029,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 96,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4035,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 96,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4037,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 95,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4039,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 95,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4045,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 95,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4047,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 94,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4049,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 94,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4055,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 94,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4057,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 93,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4059,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 93,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4065,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 93,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4067,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 92,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4069,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 92,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4075,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 92,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4077,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 91,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4079,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 91,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4085,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 91,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4087,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 90,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4089,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 90,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4095,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 90,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4097,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 89,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4099,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 89,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4105,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 89,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4107,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 88,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4109,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 88,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4115,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 88,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4117,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 87,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4119,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 87,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4125,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 87,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4127,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 86,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4129,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 86,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4135,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 86,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4137,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 85,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4139,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 85,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4145,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 85,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4147,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 84,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4149,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 84,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4155,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 84,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4157,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 83,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4159,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 2258
Cycles 2260
Cycles 2262
Cycles 2268
Cycles 2270
Cycles 2272
Cycles 2278
Cycles 2280
Cycles 2282
Cycles 2288
Cycles 2290
Cycles 2292
Cycles 2298
Cycles 2300
Cycles 2302
Cycles 2308
Cycles 2310
Cycles 2312
Cycles 2318
Cycles 2320
Cycles 2322
Cycles 2328
Cycles 2330
Cycles 2332
Cycles 2338
Cycles 2340
Cycles 2342
Cycles 2348
Cycles 2350
Cycles 2352
Cycles 2358
Cycles 2360
Cycles 2362
Cycles 2368
Cycles 2370
Cycles 2372
Cycles 2378
Cycles 2380
Cycles 2382
Cycles 2388
Cycles 2390
Cycles 2392
Cycles 2398
Cycles 2400
Cycles 2402
Cycles 2408
Cycles 2410
Cycles 2412
Cycles 2418
Cycles 2420
Cycles 2422
Cycles 2428
Cycles 2430
Cycles 2432
Cycles 2434
Cycles 2437
Cycles 2439
Cycles 2445
Cycles 2447
Cycles 2449
Cycles 2455
Cycles 2457
Cycles 2459
Cycles 2465
Cycles 2467
Cycles 2469
Cycles 2475
Cycles 2477
Cycles 2479
Cpu {
    acc: 0,
    x: 6,
    y: 83,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4165,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 83,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4167,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 82,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4169,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 82,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4175,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 82,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4177,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 81,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4179,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 81,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4185,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 81,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4187,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 80,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4189,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 80,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4195,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 80,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4197,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 79,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4199,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 79,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4205,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 79,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4207,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 78,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4209,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 78,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4215,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 78,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4217,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 77,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4219,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 77,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4225,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 77,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4227,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 76,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4229,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 76,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4235,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 76,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4237,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 75,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4239,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 75,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4245,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 75,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4247,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 74,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4249,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 74,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4255,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 74,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4257,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 73,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4259,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 73,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4265,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 73,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4267,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 72,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4269,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 72,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4275,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 72,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4277,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 71,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4279,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 71,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4285,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 71,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4287,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 70,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4289,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 70,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4295,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 70,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4297,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 69,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4299,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 69,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4305,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 69,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4307,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 68,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4309,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 68,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4315,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 68,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4317,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 67,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4319,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 67,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4325,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 67,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4327,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 66,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4329,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 66,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4335,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 66,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4337,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 65,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4339,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 65,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4345,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 65,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4347,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 64,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4349,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 64,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4355,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 64,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4357,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 63,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4359,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 63,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4365,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 63,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4367,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 62,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4369,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 62,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4375,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 62,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4377,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 61,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4379,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 61,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4385,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 61,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4387,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 60,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4389,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 60,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4395,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 60,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4397,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 59,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4399,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 59,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4405,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 59,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4407,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 58,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4409,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 58,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4415,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 58,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4417,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 57,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4419,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 57,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4425,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 57,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4427,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 56,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4429,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 56,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4435,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 56,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4437,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 55,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4439,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 55,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4445,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 55,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4447,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 54,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4449,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 54,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4455,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 54,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4457,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 53,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4459,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 53,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4465,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 53,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4467,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 52,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4469,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 52,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4475,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 52,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4477,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 51,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4479,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 51,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4485,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 51,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4487,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 50,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4489,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 50,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4495,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 50,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4497,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 49,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4499,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 49,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4505,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 49,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4507,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 48,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4509,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 48,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4515,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 48,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4517,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 47,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4519,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 47,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4525,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 47,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4527,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 46,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4529,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 46,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4535,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 46,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4537,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 45,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4539,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 45,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4545,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 45,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4547,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 44,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4549,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 44,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4555,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 44,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4557,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 43,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4559,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 43,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4565,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 43,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4567,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 42,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4569,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 42,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4575,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 42,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4577,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 41,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4579,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 41,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4585,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 41,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4587,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 40,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4589,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 40,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4595,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 40,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4597,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 39,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4599,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 39,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4605,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 39,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4607,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 38,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4609,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 38,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4615,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 38,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4617,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 37,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4619,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 37,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4625,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 37,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4627,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 36,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4629,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 36,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4635,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 36,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4637,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 35,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4639,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 35,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4645,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 35,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4647,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 34,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4649,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 34,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4655,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 34,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4657,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 33,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4659,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 33,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4665,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 33,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4667,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 32,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4669,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 32,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4675,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 32,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4677,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 31,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4679,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 31,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4685,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 31,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4687,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 30,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4689,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 30,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4695,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 30,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4697,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 29,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4699,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 29,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4705,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 29,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4707,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 28,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4709,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 28,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4715,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 28,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4717,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 27,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4719,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 27,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4725,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 27,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4727,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 26,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4729,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 26,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4735,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 26,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4737,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 25,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4739,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 25,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4745,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 25,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4747,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 24,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4749,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 24,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4755,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 24,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4757,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 23,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4759,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 23,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4765,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 23,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4767,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 22,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4769,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 22,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4775,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 22,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4777,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 21,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4779,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 21,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4785,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 21,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4787,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 20,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4789,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 2485
Cycles 2487
Cycles 2489
Cycles 2495
Cycles 2497
Cycles 2499
Cycles 2505
Cycles 2507
Cycles 2509
Cycles 2515
Cycles 2517
Cycles 2519
Cycles 2525
Cycles 2527
Cycles 2529
Cycles 2535
Cycles 2537
Cycles 2539
Cycles 2545
Cycles 2547
Cycles 2549
Cycles 2555
Cycles 2557
Cycles 2559
Cycles 2565
Cycles 2567
Cycles 2569
Cycles 2575
Cycles 2577
Cycles 2579
Cycles 2585
Cycles 2587
Cycles 2589
Cycles 2595
Cycles 2597
Cycles 2599
Cycles 2605
Cycles 2607
Cycles 2609
Cycles 2615
Cycles 2617
Cycles 2619
Cycles 2625
Cycles 2627
Cycles 2629
Cycles 2635
Cycles 2637
Cycles 2639
Cycles 2645
Cycles 2647
Cycles 2649
Cycles 2655
Cycles 2657
Cycles 2659
Cycles 2665
Cycles 2667
Cycles 2669
Cycles 2675
Cpu {
    acc: 0,
    x: 6,
    y: 20,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4795,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 20,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4797,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 19,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4799,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 19,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4805,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 19,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4807,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 18,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4809,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 18,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4815,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 18,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4817,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 17,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4819,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 17,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4825,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 17,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4827,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 16,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4829,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 16,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4835,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 16,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4837,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cycles 2677
Cycles 2679
Cycles 2685
Cycles 2687
Cycles 2689
Cycles 2695
Cycles 2697
Cycles 2699
Cycles 2705
Cycles 2707
Cycles 2709
Cycles 2715
Cycles 2717
Cycles 2719
Cycles 2725
Cycles 2727
Cycles 2729
Cycles 2735
Cycles 2737
Cycles 2739
Cycles 2745
Cycles 2747
Cycles 2749
Cycles 2755
Cycles 2757
Cycles 2759
Cycles 2765
Cycles 2767
Cycles 2769
Cycles 2775
Cycles 2777
Cycles 2779
Cycles 2785
Cycles 2787
Cycles 2789
Cycles 2795
Cycles 2797
Cycles 2799
Cycles 2805
Cycles 2807
Cycles 2809
Cycles 2815
Cycles 2817
Cycles 2819
Cycles 2825
Cycles 2827
Cycles 2829
Cycles 2835
Cycles 2837
Cycles 2839
Cycles 2845
Cycles 2847
Cycles 2849
Cycles 2855
Cycles 2857
Cycles 2859
Cycles 2865
Cycles 2867
Cycles 2869
Cycles 2875
Cycles 2877
Cycles 2879
Cycles 2885
Cycles 2887
Cycles 2889
Cycles 2895
Cycles 2897
Cycles 2899
Cycles 2905
Cycles 2907
Cycles 2909
Cycles 2915
Cycles 2917
Cycles 2919
Cycles 2925
Cycles 2927
Cycles 2929
Cycles 2935
Cycles 2937
Cycles 2939
Cycles 2945
Cycles 2947
Cycles 2949
Cycles 2955
Cycles 2957
Cycles 2959
Cycles 2965
Cycles 2967
Cycles 2969
Cycles 2975
Cycles 2977
Cycles 2979
Cycles 2985
Cycles 2987
Cycles 2989
Cycles 2995
Cycles 2997
Cycles 2999
Cycles 3005
Cycles 3007
Cycles 3009
Cycles 3015
Cycles 3017
Cycles 3019
Cycles 3025
Cycles 3027
Cycles 3029
Cycles 3035
Cycles 3037
Cycles 3039
Cycles 3045
Cycles 3047
Cycles 3049
Cycles 3055
Cycles 3057
Cycles 3059
Cycles 3065
Cycles 3067
Cycles 3069
Cycles 3075
Cycles 3077
Cycles 3079
Cpu {
    acc: 0,
    x: 6,
    y: 15,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4839,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 15,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4845,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 15,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4847,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 14,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4849,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 14,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4855,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 14,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4857,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 13,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4859,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 13,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4865,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 13,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4867,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 12,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4869,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 12,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4875,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 12,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4877,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 11,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4879,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 11,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4885,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 11,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4887,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 10,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4889,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 10,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4895,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 10,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4897,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 9,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4899,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 9,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4905,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 9,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4907,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 8,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4909,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 8,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4915,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 8,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4917,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 7,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4919,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 7,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4925,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 7,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4927,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 6,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4929,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 6,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4935,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 6,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4937,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 5,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4939,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 5,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4945,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 5,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4947,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 4,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4949,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 4,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4955,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 4,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4957,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 3,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4959,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 3,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4965,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 3,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4967,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 2,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4969,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 2,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4975,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 2,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4977,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 1,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4979,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 1,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4985,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 1,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4987,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 0,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4989,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 6,
    y: 0,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4995,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 0,
    pc: 58779,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4997,
}
e59b -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 0,
    pc: 58780,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 4999,
}
e59c -> 10
Instruction { opcode: Bpl(Bpl), addr_mode: Relative(-10), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 0,
    pc: 58772,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 5001,
}
e594 -> 86
Instruction { opcode: Stx(Stx), addr_mode: ZeroPage(1), cycles: 3 }
Cpu {
    acc: 0,
    x: 5,
    y: 0,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 5004,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 255,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5006,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 255,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5012,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 255,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5014,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 254,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5016,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 254,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5022,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 254,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5024,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 253,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5026,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 253,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5032,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 253,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5034,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 252,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5036,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 252,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5042,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 252,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5044,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cycles 3085
Cycles 3087
Cycles 3089
Cycles 3095
Cycles 3097
Cycles 3099
Cycles 3105
Cycles 3107
Cycles 3109
Cycles 3115
Cycles 3117
Cycles 3119
Cycles 3125
Cycles 3127
Cycles 3129
Cycles 3135
Cycles 3137
Cycles 3139
Cycles 3145
Cycles 3147
Cycles 3149
Cycles 3155
Cycles 3157
Cycles 3159
Cycles 3165
Cycles 3167
Cycles 3169
Cycles 3175
Cycles 3177
Cycles 3179
Cycles 3185
Cycles 3187
Cycles 3189
Cycles 3195
Cycles 3197
Cycles 3199
Cycles 3205
Cycles 3207
Cycles 3209
Cycles 3215
Cycles 3217
Cycles 3219
Cycles 3225
Cycles 3227
Cycles 3229
Cycles 3235
Cycles 3237
Cycles 3239
Cycles 3245
Cycles 3247
Cycles 3249
Cycles 3255
Cycles 3257
Cycles 3259
Cycles 3265
Cycles 3267
Cycles 3269
Cycles 3275
Cycles 3277
Cycles 3279
Cycles 3285
Cycles 3287
Cycles 3289
Cycles 3295
Cycles 3297
Cycles 3299
Cycles 3305
Cycles 3307
Cycles 3309
Cycles 3315
Cycles 3317
Cycles 3319
Cycles 3325
Cycles 3327
Cycles 3329
Cycles 3335
Cycles 3337
Cycles 3339
Cycles 3345
Cycles 3347
Cycles 3349
Cycles 3355
Cycles 3357
Cycles 3359
Cycles 3365
Cycles 3367
Cycles 3369
Cycles 3375
Cycles 3377
Cycles 3379
Cycles 3385
Cpu {
    acc: 0,
    x: 5,
    y: 251,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5046,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 251,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5052,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 251,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5054,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 250,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5056,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 250,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5062,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 250,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5064,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 249,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5066,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 249,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5072,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 249,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5074,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 248,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5076,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 248,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5082,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 248,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5084,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 247,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5086,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 247,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5092,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 247,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5094,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 246,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5096,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 246,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5102,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 246,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5104,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 245,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5106,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 245,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5112,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 245,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5114,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 244,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5116,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 244,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5122,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 244,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5124,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 243,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5126,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 243,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5132,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 243,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5134,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 242,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5136,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 242,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5142,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 242,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5144,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 241,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5146,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 241,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5152,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 241,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5154,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 240,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5156,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 240,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5162,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 240,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5164,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 239,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5166,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 239,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5172,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 239,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5174,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 238,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5176,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 238,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5182,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 238,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5184,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 237,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5186,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 237,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5192,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 237,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5194,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 236,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5196,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 236,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5202,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 236,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5204,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 235,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5206,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 235,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5212,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 235,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5214,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 234,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5216,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 234,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5222,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 234,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5224,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 233,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5226,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 233,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5232,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 233,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5234,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 232,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5236,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 232,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5242,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 232,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5244,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 231,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5246,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 231,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5252,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 231,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5254,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 230,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5256,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 230,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5262,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 230,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5264,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 229,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5266,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 229,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5272,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 229,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5274,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 228,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5276,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 228,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5282,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 228,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5284,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 227,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5286,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 227,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5292,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 227,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5294,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 226,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5296,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 226,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5302,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 226,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5304,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 225,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5306,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 225,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5312,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 225,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5314,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 224,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5316,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 224,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5322,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 224,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5324,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 223,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5326,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 223,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5332,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 223,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5334,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 222,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5336,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 222,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5342,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 222,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5344,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 221,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5346,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 221,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5352,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 221,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5354,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 220,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5356,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 220,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5362,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 220,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5364,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 219,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5366,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 219,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5372,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 219,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5374,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 218,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5376,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 218,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5382,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 218,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5384,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 217,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5386,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 217,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5392,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 217,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5394,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 216,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5396,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 216,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5402,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 216,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5404,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 215,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5406,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 215,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5412,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 215,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5414,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 214,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5416,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 214,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5422,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 214,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5424,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 213,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5426,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 213,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5432,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 213,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5434,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 212,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5436,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 212,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5442,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 212,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5444,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 211,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5446,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 211,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5452,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 211,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5454,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 210,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5456,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 210,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5462,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 210,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5464,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 209,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5466,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 209,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5472,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 209,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5474,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 208,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5476,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 208,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5482,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 208,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5484,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 207,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5486,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 207,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5492,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 207,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5494,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 206,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5496,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 206,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5502,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 206,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5504,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 205,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5506,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 205,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5512,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 205,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5514,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 204,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5516,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 204,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5522,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 204,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5524,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 203,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5526,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 203,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5532,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 203,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5534,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 202,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5536,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 202,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5542,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 202,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5544,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 201,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5546,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 201,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5552,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 201,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5554,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 200,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5556,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 200,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5562,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 200,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5564,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 199,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5566,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 199,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5572,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 199,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5574,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 198,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5576,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 198,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5582,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 198,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5584,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 197,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5586,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 197,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5592,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 197,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5594,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 196,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5596,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 196,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5602,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 196,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5604,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 195,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5606,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 195,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5612,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 195,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5614,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 194,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5616,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 194,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5622,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 194,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5624,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 193,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5626,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 193,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5632,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 193,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5634,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 192,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5636,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 192,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5642,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 192,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5644,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 191,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5646,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 3387
Cycles 3389
Cycles 3395
Cycles 3397
Cycles 3399
Cycles 3405
Cycles 3407
Cycles 3409
Cycles 3415
Cycles 3417
Cycles 3419
Cycles 3425
Cycles 3427
Cycles 3429
Cycles 3435
Cycles 3437
Cycles 3439
Cycles 3445
Cycles 3447
Cycles 3449
Cycles 3455
Cycles 3457
Cycles 3459
Cycles 3465
Cycles 3467
Cycles 3469
Cycles 3475
Cycles 3477
Cycles 3479
Cycles 3485
Cycles 3487
Cycles 3489
Cycles 3495
Cycles 3497
Cpu {
    acc: 0,
    x: 5,
    y: 191,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5652,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 191,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5654,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 190,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5656,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 190,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5662,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 190,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5664,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 189,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5666,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 189,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5672,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 189,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5674,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 188,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5676,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 188,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5682,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 188,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5684,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 187,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5686,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 187,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5692,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 187,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5694,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 186,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5696,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 186,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5702,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 186,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5704,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 185,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5706,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 3499
Cycles 3505
Cycles 3507
Cycles 3509
Cycles 3515
Cycles 3517
Cycles 3519
Cycles 3525
Cycles 3527
Cycles 3529
Cycles 3535
Cycles 3537
Cycles 3539
Cycles 3545
Cycles 3547
Cycles 3549
Cycles 3555
Cycles 3557
Cycles 3559
Cycles 3565
Cycles 3567
Cycles 3569
Cycles 3575
Cycles 3577
Cycles 3579
Cycles 3585
Cycles 3587
Cycles 3589
Cycles 3595
Cycles 3597
Cycles 3599
Cycles 3605
Cycles 3607
Cycles 3609
Cycles 3615
Cycles 3617
Cycles 3619
Cycles 3625
Cycles 3627
Cycles 3629
Cycles 3635
Cycles 3637
Cycles 3639
Cycles 3645
Cycles 3647
Cycles 3649
Cycles 3655
Cycles 3657
Cycles 3659
Cycles 3665
Cycles 3667
Cycles 3669
Cycles 3675
Cycles 3677
Cycles 3679
Cycles 3685
Cycles 3687
Cycles 3689
Cycles 3695
Cycles 3697
Cycles 3699
Cycles 3705
Cycles 3707
Cycles 3709
Cycles 3715
Cycles 3717
Cycles 3719
Cpu {
    acc: 0,
    x: 5,
    y: 185,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5712,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 185,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5714,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 184,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5716,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 184,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5722,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 184,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5724,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 183,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5726,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 183,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5732,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 183,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5734,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 182,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5736,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 182,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5742,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 182,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5744,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 181,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5746,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 181,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5752,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 181,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5754,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 180,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5756,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 180,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5762,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 180,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5764,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 179,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5766,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 179,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5772,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 179,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5774,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 178,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5776,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 178,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5782,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 178,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5784,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 177,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5786,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 177,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5792,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 177,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5794,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 176,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5796,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 176,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5802,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 176,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5804,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 175,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5806,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 175,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5812,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 175,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5814,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 174,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5816,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 174,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5822,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 174,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5824,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 173,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5826,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 173,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5832,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 173,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5834,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 172,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5836,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 172,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5842,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 172,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5844,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 171,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5846,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 171,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5852,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 171,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5854,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 170,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5856,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 170,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5862,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 170,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5864,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 169,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5866,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 169,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5872,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 169,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5874,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 168,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5876,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 168,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5882,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 168,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5884,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 167,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5886,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 167,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5892,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 167,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5894,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 166,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5896,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 166,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5902,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 166,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5904,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 165,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5906,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 165,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5912,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 165,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5914,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 164,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5916,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 164,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5922,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 164,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5924,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 163,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5926,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 163,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5932,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 163,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5934,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 162,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5936,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 162,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5942,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 162,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5944,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 161,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5946,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 161,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5952,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 161,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5954,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 160,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5956,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 160,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5962,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 160,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5964,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 159,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5966,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 159,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5972,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 159,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5974,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 158,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5976,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 158,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5982,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 158,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5984,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 157,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5986,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 157,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5992,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 157,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5994,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 156,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 5996,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 156,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6002,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 156,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6004,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 155,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6006,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 155,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6012,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 155,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6014,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 154,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6016,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 154,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6022,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 154,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6024,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 153,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6026,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 153,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6032,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 153,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6034,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 152,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6036,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 152,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6042,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 152,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6044,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 151,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6046,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 151,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6052,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 151,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6054,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 150,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6056,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 150,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6062,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 150,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6064,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 149,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6066,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 149,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6072,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 149,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6074,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 148,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6076,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 148,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6082,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 148,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6084,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 147,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6086,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 147,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6092,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 147,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6094,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 146,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6096,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 146,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6102,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 146,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6104,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 145,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6106,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 145,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6112,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 145,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6114,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 144,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6116,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 144,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6122,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 144,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6124,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 143,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6126,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 143,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6132,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 143,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6134,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 142,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6136,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 142,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6142,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 142,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6144,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 141,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6146,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 141,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6152,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 141,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6154,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 140,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6156,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 140,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6162,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 140,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6164,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 139,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6166,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 139,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6172,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 139,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6174,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 138,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6176,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 138,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6182,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 138,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6184,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 137,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6186,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 137,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6192,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 137,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6194,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 136,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6196,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 136,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6202,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 136,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6204,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 135,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6206,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 135,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6212,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 135,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6214,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 134,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6216,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 134,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6222,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 134,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6224,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 133,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6226,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 133,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6232,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 133,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6234,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 132,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6236,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 132,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6242,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 132,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6244,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 131,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6246,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 131,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6252,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 131,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6254,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 130,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6256,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 130,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6262,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 130,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6264,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 129,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6266,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 129,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6272,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 129,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6274,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 128,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6276,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 128,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6282,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 128,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 6284,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 127,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6286,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 127,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6292,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 127,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6294,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 126,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6296,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 126,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6302,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 126,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6304,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 125,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6306,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 125,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6312,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 125,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6314,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 124,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6316,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 124,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6322,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 124,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6324,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 123,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6326,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 123,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6332,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 123,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6334,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 122,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6336,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 122,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6342,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 122,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6344,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 121,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6346,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 121,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6352,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 121,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6354,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 120,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6356,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 120,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6362,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 120,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6364,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 119,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6366,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 119,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6372,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 119,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6374,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 118,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6376,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 118,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6382,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 118,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6384,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 117,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6386,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 117,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6392,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 117,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6394,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 116,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6396,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 116,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6402,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 116,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6404,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 115,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6406,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 115,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6412,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 115,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6414,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 114,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6416,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 114,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6422,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 114,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6424,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 113,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6426,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 113,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6432,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 113,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6434,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 112,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6436,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 112,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6442,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 112,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6444,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 111,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6446,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 111,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6452,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 111,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6454,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 110,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6456,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 110,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6462,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 110,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6464,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 109,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6466,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 109,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6472,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 109,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6474,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 108,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6476,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 108,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6482,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 108,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6484,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 107,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6486,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 107,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6492,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 107,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6494,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 106,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6496,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 106,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6502,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 106,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6504,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 105,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6506,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 105,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6512,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 105,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6514,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 104,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6516,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 104,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6522,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 104,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6524,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 103,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6526,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 103,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6532,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 103,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6534,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 102,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6536,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 102,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6542,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 102,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6544,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 101,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6546,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 101,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6552,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 101,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6554,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 100,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6556,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 100,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6562,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 100,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6564,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 99,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6566,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 99,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6572,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 99,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6574,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 98,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6576,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 98,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6582,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 98,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6584,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 97,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6586,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 97,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6592,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 97,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6594,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 96,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6596,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 96,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6602,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 96,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6604,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 95,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6606,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 95,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6612,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 95,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6614,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 94,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6616,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 94,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6622,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 94,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6624,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 93,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6626,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 93,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6632,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 93,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6634,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 92,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6636,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 92,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6642,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 92,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6644,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 91,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6646,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 91,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6652,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 91,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6654,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 90,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6656,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 90,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6662,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 90,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6664,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 89,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6666,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 89,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6672,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 89,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6674,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 88,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6676,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 88,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6682,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 88,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6684,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 87,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6686,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 87,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6692,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 87,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6694,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 86,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6696,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 86,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6702,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 86,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6704,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 85,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6706,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 85,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6712,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 85,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6714,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 84,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6716,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 84,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6722,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 84,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6724,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 83,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6726,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 83,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6732,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 83,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6734,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 82,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6736,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 82,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6742,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 82,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6744,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 81,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6746,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 81,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6752,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 81,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6754,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 80,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6756,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 80,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6762,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 80,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6764,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 79,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6766,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 79,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6772,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 79,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6774,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 78,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6776,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 78,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6782,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 78,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6784,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 77,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6786,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 77,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6792,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 77,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6794,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 76,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6796,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 76,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6802,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 76,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6804,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 75,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6806,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 75,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6812,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 75,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6814,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 74,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6816,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 74,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6822,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 74,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6824,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 73,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6826,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 73,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6832,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 73,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6834,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 72,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6836,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 72,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6842,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 72,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6844,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 71,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6846,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 71,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6852,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 71,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6854,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 70,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6856,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 70,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6862,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 70,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6864,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 69,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6866,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 69,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6872,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 69,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6874,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 68,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6876,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 68,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6882,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 68,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6884,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 67,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6886,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 67,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6892,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 67,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6894,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 66,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6896,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 66,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6902,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 66,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6904,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 65,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6906,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 65,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6912,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 65,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6914,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 64,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6916,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 64,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6922,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 64,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6924,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 63,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6926,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 63,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6932,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 63,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6934,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 62,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6936,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 62,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6942,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 62,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6944,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 61,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6946,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 61,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6952,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 61,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6954,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 60,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6956,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 60,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6962,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 60,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6964,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 59,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6966,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 59,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6972,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 59,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6974,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 58,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6976,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 58,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6982,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 58,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6984,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 57,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6986,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 57,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6992,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 57,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6994,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 56,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 6996,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 56,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7002,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 56,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7004,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 55,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7006,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 55,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7012,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 55,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7014,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 54,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7016,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 54,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7022,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 54,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7024,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 53,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7026,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 53,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7032,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 53,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7034,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 52,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7036,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 52,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7042,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 52,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7044,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 51,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7046,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 51,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7052,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 51,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7054,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 50,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7056,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 50,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7062,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 50,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7064,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 49,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7066,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 49,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7072,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 49,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7074,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 48,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7076,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 48,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7082,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 48,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7084,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 47,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7086,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 47,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7092,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 47,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7094,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 46,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7096,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 46,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7102,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 46,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7104,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 45,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7106,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 45,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7112,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 45,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7114,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 44,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7116,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 44,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7122,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 44,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7124,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 43,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7126,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 43,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7132,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 43,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7134,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 42,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7136,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 42,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7142,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 42,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7144,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 41,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7146,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 41,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7152,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 41,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7154,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 40,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7156,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 40,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7162,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 40,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7164,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 39,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7166,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 39,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7172,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 39,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7174,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 38,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7176,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 38,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7182,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 38,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7184,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 37,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7186,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 37,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7192,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 37,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7194,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 36,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7196,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 36,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7202,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 36,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7204,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 35,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7206,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 35,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7212,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 35,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7214,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 34,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7216,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 34,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7222,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 34,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7224,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 33,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7226,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 33,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7232,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 33,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7234,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 32,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7236,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 32,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7242,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 32,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7244,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 31,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7246,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 31,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7252,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 31,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7254,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 30,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7256,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 30,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7262,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 30,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7264,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 29,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7266,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 29,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7272,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 29,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7274,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 28,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7276,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 28,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7282,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 28,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7284,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 27,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7286,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 27,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7292,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 27,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7294,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 26,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7296,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 26,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7302,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 26,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7304,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 25,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7306,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 25,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7312,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 25,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7314,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 24,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7316,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 24,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7322,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 24,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7324,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 23,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7326,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 23,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7332,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 23,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7334,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 22,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7336,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 22,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7342,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 22,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7344,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 21,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7346,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 3725
Cycles 3727
Cycles 3729
Cycles 3735
Cycles 3737
Cycles 3739
Cycles 3745
Cycles 3747
Cycles 3749
Cycles 3755
Cycles 3757
Cycles 3759
Cycles 3765
Cycles 3767
Cycles 3769
Cycles 3775
Cycles 3777
Cycles 3779
Cycles 3785
Cycles 3787
Cycles 3789
Cycles 3795
Cycles 3797
Cycles 3799
Cycles 3805
Cycles 3807
Cycles 3809
Cycles 3815
Cycles 3817
Cycles 3819
Cycles 3825
Cycles 3827
Cycles 3829
Cycles 3835
Cycles 3837
Cycles 3839
Cycles 3845
Cycles 3847
Cycles 3849
Cycles 3855
Cycles 3857
Cycles 3859
Cycles 3865
Cycles 3867
Cycles 3869
Cycles 3875
Cycles 3877
Cpu {
    acc: 0,
    x: 5,
    y: 21,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7352,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 21,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7354,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 20,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7356,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 20,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7362,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 20,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7364,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 19,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7366,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 19,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7372,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 19,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7374,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 18,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7376,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 18,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7382,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 18,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7384,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 17,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7386,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 17,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7392,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 17,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7394,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 16,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7396,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 16,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7402,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 16,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7404,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 15,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7406,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 15,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7412,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 15,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7414,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 14,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7416,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 14,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7422,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 14,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7424,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 13,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7426,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 13,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7432,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 13,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7434,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 12,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7436,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 12,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7442,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 12,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7444,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 11,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7446,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 11,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7452,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 11,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7454,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 10,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7456,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 10,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7462,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 10,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7464,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 9,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7466,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 9,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7472,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 9,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7474,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 8,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7476,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 8,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7482,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 8,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7484,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 7,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7486,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 7,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7492,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 7,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7494,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 6,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7496,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 6,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7502,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 6,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7504,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 5,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7506,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 5,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7512,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 5,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7514,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 4,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7516,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 4,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7522,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 4,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7524,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 3,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7526,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 3,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7532,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 3,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7534,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 2,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7536,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 2,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7542,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 2,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7544,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 1,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7546,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 1,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7552,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 1,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7554,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 0,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7556,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 5,
    y: 0,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7562,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 0,
    pc: 58779,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7564,
}
e59b -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 0,
    pc: 58780,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7566,
}
e59c -> 10
Instruction { opcode: Bpl(Bpl), addr_mode: Relative(-10), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 0,
    pc: 58772,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7568,
}
e594 -> 86
Instruction { opcode: Stx(Stx), addr_mode: ZeroPage(1), cycles: 3 }
Cpu {
    acc: 0,
    x: 4,
    y: 0,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 7571,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 255,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7573,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 255,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7579,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 255,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7581,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 254,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7583,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 254,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7589,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 254,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7591,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 253,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7593,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 253,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7599,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 253,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7601,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 252,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7603,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 252,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7609,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 252,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7611,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 251,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7613,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 251,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7619,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 251,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7621,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 250,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7623,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 250,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7629,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 250,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7631,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 249,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7633,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 249,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7639,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 249,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7641,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 248,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7643,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 248,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7649,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 248,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7651,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 247,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7653,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 247,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7659,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 247,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7661,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 246,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7663,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 246,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7669,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 246,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7671,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 245,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7673,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 245,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7679,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 245,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7681,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 244,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7683,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 244,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7689,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 244,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7691,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 243,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7693,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 243,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7699,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 243,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7701,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 242,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7703,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 242,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7709,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 242,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7711,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 241,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7713,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 241,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7719,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 241,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7721,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 240,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7723,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 240,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7729,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 240,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7731,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 239,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7733,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 239,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7739,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 239,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7741,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 238,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7743,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 238,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7749,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 238,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7751,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 237,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7753,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 237,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7759,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 237,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7761,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 236,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7763,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 236,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7769,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 236,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7771,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 235,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7773,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 235,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7779,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 235,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7781,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 234,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7783,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 3879
Cycles 3885
Cycles 3887
Cycles 3889
Cycles 3895
Cycles 3897
Cycles 3899
Cycles 3905
Cycles 3907
Cycles 3909
Cycles 3915
Cycles 3917
Cycles 3919
Cycles 3925
Cycles 3927
Cycles 3929
Cycles 3935
Cycles 3937
Cycles 3939
Cycles 3945
Cycles 3947
Cycles 3949
Cycles 3955
Cycles 3957
Cycles 3959
Cycles 3965
Cycles 3967
Cycles 3969
Cycles 3975
Cycles 3977
Cycles 3979
Cycles 3985
Cycles 3987
Cycles 3989
Cycles 3995
Cycles 3997
Cycles 3999
Cycles 4005
Cycles 4007
Cycles 4009
Cycles 4015
Cpu {
    acc: 0,
    x: 4,
    y: 234,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7789,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 234,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7791,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 233,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7793,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 233,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7799,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 233,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7801,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 232,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7803,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 232,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7809,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 232,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7811,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 231,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7813,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 231,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7819,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 231,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7821,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 230,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7823,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 230,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7829,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 230,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7831,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 229,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7833,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 229,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7839,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 229,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7841,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 228,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7843,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 228,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7849,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 228,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7851,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 227,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7853,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 227,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7859,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 227,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7861,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 226,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7863,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 226,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7869,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 226,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7871,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 225,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7873,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 225,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7879,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 225,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7881,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 224,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7883,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 224,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7889,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 224,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7891,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 223,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7893,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 223,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7899,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 223,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7901,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 222,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7903,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 222,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7909,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 222,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7911,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 221,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7913,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 221,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7919,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 221,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7921,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 220,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7923,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 220,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7929,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 220,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7931,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 219,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7933,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 219,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7939,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 219,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7941,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 218,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7943,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 218,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7949,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 218,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7951,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 217,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7953,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 217,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7959,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 217,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7961,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 216,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7963,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 216,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7969,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 216,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7971,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 215,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7973,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 215,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7979,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 215,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7981,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 214,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7983,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 4017
Cycles 4019
Cycles 4025
Cycles 4027
Cycles 4029
Cycles 4035
Cycles 4037
Cycles 4039
Cycles 4045
Cycles 4047
Cycles 4049
Cycles 4055
Cycles 4057
Cycles 4059
Cycles 4065
Cycles 4067
Cycles 4069
Cycles 4075
Cycles 4077
Cycles 4079
Cycles 4085
Cycles 4087
Cycles 4089
Cycles 4095
Cycles 4097
Cycles 4099
Cycles 4105
Cycles 4107
Cycles 4109
Cycles 4115
Cycles 4117
Cycles 4119
Cycles 4125
Cycles 4127
Cycles 4129
Cycles 4135
Cycles 4137
Cycles 4139
Cycles 4145
Cycles 4147
Cycles 4149
Cycles 4155
Cycles 4157
Cycles 4159
Cycles 4165
Cycles 4167
Cycles 4169
Cycles 4175
Cycles 4177
Cycles 4179
Cycles 4185
Cycles 4187
Cycles 4189
Cycles 4195
Cycles 4197
Cycles 4199
Cycles 4205
Cycles 4207
Cycles 4209
Cycles 4215
Cycles 4217
Cycles 4219
Cpu {
    acc: 0,
    x: 4,
    y: 214,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7989,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 214,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7991,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 213,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7993,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 213,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 7999,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 213,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8001,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 212,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8003,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 212,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8009,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 212,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8011,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 211,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8013,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 211,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8019,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 211,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8021,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 210,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8023,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 210,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8029,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 210,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8031,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 209,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8033,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 209,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8039,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 209,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8041,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 208,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8043,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 208,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8049,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 208,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8051,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 207,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8053,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 207,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8059,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 207,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8061,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 206,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8063,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 206,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8069,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 206,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8071,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 205,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8073,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 205,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8079,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 205,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8081,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 204,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8083,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 204,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8089,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 204,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8091,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 203,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8093,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 203,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8099,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 203,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8101,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 202,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8103,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 202,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8109,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 202,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8111,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 201,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8113,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 201,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8119,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cycles 4225
Cycles 4227
Cycles 4229
Cycles 4235
Cycles 4237
Cycles 4239
Cycles 4245
Cycles 4247
Cycles 4249
Cycles 4255
Cycles 4257
Cycles 4259
Cycles 4265
Cycles 4267
Cycles 4269
Cycles 4275
Cycles 4277
Cycles 4279
Cycles 4285
Cycles 4287
Cycles 4289
Cycles 4295
Cycles 4297
Cycles 4299
Cycles 4305
Cycles 4307
Cycles 4309
Cycles 4315
Cycles 4317
Cycles 4319
Cycles 4325
Cycles 4327
Cycles 4329
Cycles 4335
Cycles 4337
Cycles 4339
Cycles 4345
Cycles 4347
Cycles 4349
Cycles 4355
Cycles 4357
Cycles 4359
Cycles 4365
Cycles 4367
Cycles 4369
Cycles 4375
Cycles 4377
Cycles 4379
Cycles 4385
Cycles 4387
Cycles 4389
Cycles 4395
Cycles 4397
Cycles 4399
Cycles 4405
Cycles 4407
Cycles 4409
Cycles 4415
Cycles 4417
Cycles 4419
Cycles 4425
Cycles 4427
Cycles 4429
Cycles 4435
Cycles 4437
Cycles 4439
Cycles 4445
Cycles 4447
Cycles 4449
Cycles 4455
Cycles 4457
Cycles 4459
Cycles 4465
Cycles 4467
Cycles 4469
Cycles 4475
Cycles 4477
Cycles 4479
Cycles 4485
Cycles 4487
Cycles 4489
Cycles 4495
Cycles 4497
Cycles 4499
Cycles 4505
Cycles 4507
Cycles 4509
Cycles 4515
Cycles 4517
Cycles 4519
Cycles 4525
Cycles 4527
Cycles 4529
Cycles 4535
Cycles 4537
Cycles 4539
Cycles 4545
Cycles 4547
Cycles 4549
Cycles 4555
Cycles 4557
Cycles 4559
Cycles 4565
Cycles 4567
Cycles 4569
Cycles 4575
Cycles 4577
Cycles 4579
Cycles 4585
Cycles 4587
Cycles 4589
Cycles 4595
Cycles 4597
Cycles 4599
Cycles 4605
Cycles 4607
Cycles 4609
Cycles 4615
Cycles 4617
Cycles 4619
Cycles 4625
Cycles 4627
Cycles 4629
Cycles 4635
Cycles 4637
Cycles 4639
Cycles 4645
Cycles 4647
Cycles 4649
Cycles 4655
Cycles 4657
Cycles 4659
Cycles 4665
Cycles 4667
Cycles 4669
Cycles 4675
Cycles 4677
Cycles 4679
Cycles 4685
Cycles 4687
Cycles 4689
Cycles 4695
Cycles 4697
Cycles 4699
Cycles 4705
Cycles 4707
Cycles 4709
Cycles 4715
Cycles 4717
Cycles 4719
Cpu {
    acc: 0,
    x: 4,
    y: 201,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8121,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 200,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8123,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 200,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8129,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 200,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8131,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 199,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8133,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 199,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8139,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 199,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8141,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 198,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8143,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 198,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8149,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 198,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8151,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 197,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8153,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 197,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8159,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 197,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8161,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 196,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8163,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 196,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8169,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 196,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8171,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 195,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8173,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 195,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8179,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 195,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8181,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 194,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8183,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 194,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8189,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 194,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8191,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 193,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8193,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 193,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8199,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 193,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8201,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 192,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8203,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 4725
Cycles 4727
Cycles 4729
Cycles 4735
Cycles 4737
Cycles 4739
Cycles 4745
Cycles 4747
Cycles 4749
Cycles 4755
Cycles 4757
Cycles 4759
Cycles 4765
Cycles 4767
Cycles 4769
Cycles 4775
Cycles 4777
Cycles 4779
Cycles 4785
Cycles 4787
Cycles 4789
Cycles 4795
Cycles 4797
Cycles 4799
Cycles 4805
Cycles 4807
Cycles 4809
Cycles 4815
Cycles 4817
Cycles 4819
Cycles 4825
Cycles 4827
Cycles 4829
Cycles 4835
Cycles 4837
Cycles 4839
Cpu {
    acc: 0,
    x: 4,
    y: 192,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8209,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 192,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8211,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 191,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8213,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 191,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8219,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cycles 4845
Cycles 4847
Cycles 4849
Cycles 4855
Cpu {
    acc: 0,
    x: 4,
    y: 191,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8221,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 190,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8223,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 190,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8229,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 190,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8231,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 189,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8233,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 189,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8239,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 189,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8241,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 188,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8243,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 188,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8249,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 188,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8251,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 187,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8253,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 187,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8259,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 187,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8261,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 186,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8263,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 186,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8269,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 186,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8271,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 185,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8273,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 185,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8279,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 185,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8281,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 184,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8283,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 184,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8289,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 184,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8291,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 183,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8293,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 183,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8299,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 183,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8301,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 182,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8303,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 182,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8309,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 182,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8311,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 181,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8313,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 181,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8319,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 181,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8321,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 180,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8323,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 180,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8329,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 180,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8331,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 179,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8333,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 179,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8339,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 179,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8341,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 178,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8343,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 178,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8349,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 178,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8351,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 177,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8353,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 177,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8359,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 177,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8361,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 176,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8363,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 176,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8369,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 176,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8371,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 175,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8373,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 175,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8379,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 175,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8381,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 174,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8383,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 174,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8389,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 174,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8391,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 173,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8393,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 173,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8399,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 173,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8401,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 172,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8403,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 172,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8409,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 172,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8411,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 171,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8413,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 171,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8419,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 171,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8421,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 170,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8423,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 170,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8429,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 170,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8431,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 169,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8433,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 169,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8439,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 169,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8441,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 168,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8443,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 168,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8449,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 168,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8451,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 167,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8453,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 167,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8459,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 167,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8461,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 166,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8463,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 166,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8469,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 166,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8471,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 165,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8473,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 165,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8479,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 165,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8481,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 164,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8483,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 164,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8489,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 164,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8491,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 163,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8493,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 163,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8499,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 163,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8501,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 162,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8503,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 162,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8509,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 162,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8511,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 161,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8513,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 161,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8519,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 161,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8521,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 160,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8523,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 160,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8529,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 160,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8531,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 159,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8533,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 159,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8539,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 159,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8541,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 158,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8543,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 158,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8549,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 158,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8551,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 157,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8553,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 157,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8559,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 157,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8561,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 156,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8563,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 156,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8569,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 156,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8571,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 155,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8573,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 155,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8579,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 155,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8581,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 154,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8583,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 154,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8589,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 154,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8591,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 153,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8593,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 153,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8599,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 153,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8601,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 152,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8603,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 152,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8609,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 152,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8611,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 151,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8613,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 151,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8619,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 151,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8621,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 150,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8623,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 150,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8629,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 150,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8631,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 149,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8633,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 149,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8639,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 149,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8641,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 148,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8643,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 148,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8649,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 148,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8651,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 147,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8653,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 147,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8659,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 147,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8661,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 146,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8663,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 146,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8669,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 146,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8671,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 145,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8673,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 145,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8679,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 145,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8681,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 144,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8683,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 144,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8689,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 144,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8691,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 143,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8693,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 143,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8699,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 143,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8701,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 142,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8703,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 142,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8709,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 142,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8711,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 141,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8713,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 141,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8719,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 141,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8721,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 140,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8723,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 140,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8729,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 140,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8731,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 139,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8733,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 139,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8739,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 139,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8741,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 138,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8743,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 138,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8749,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 138,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8751,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 137,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8753,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 137,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8759,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 137,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8761,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 136,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8763,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 136,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8769,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 136,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8771,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 135,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8773,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 135,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8779,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 135,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8781,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 134,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8783,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 134,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8789,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 134,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8791,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 133,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8793,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 133,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8799,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 133,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8801,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 132,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8803,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 132,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8809,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 132,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8811,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 131,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8813,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 131,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8819,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 131,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8821,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 130,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8823,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 130,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8829,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 130,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8831,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 129,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8833,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 129,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8839,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 129,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8841,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 128,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8843,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 128,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8849,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 128,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 8851,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 127,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8853,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 127,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8859,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 127,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8861,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 126,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8863,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 126,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8869,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 126,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8871,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 125,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8873,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 125,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8879,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 125,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8881,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 124,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8883,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 124,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8889,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 124,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8891,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 123,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8893,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 123,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8899,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 123,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8901,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 122,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8903,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 122,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8909,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 122,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8911,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 121,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8913,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 121,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8919,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 121,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8921,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 120,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8923,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 120,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8929,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 120,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8931,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 119,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8933,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 119,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8939,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 119,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8941,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 118,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8943,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 118,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8949,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 118,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8951,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 117,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8953,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 117,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8959,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 117,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8961,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 116,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8963,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 116,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8969,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 116,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8971,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 115,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8973,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 115,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8979,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 115,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8981,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 114,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8983,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 114,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8989,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 114,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8991,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 113,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8993,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 113,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 8999,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 113,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9001,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 112,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9003,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 112,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9009,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 112,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9011,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 111,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9013,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 111,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9019,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 111,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9021,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 110,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9023,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 110,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9029,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 110,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9031,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 109,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9033,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 109,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9039,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 109,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9041,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 108,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9043,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 108,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9049,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 108,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9051,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 107,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9053,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 107,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9059,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 107,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9061,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 106,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9063,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 106,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9069,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 106,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9071,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 105,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9073,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 105,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9079,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 105,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9081,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 104,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9083,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 104,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9089,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 104,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9091,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 103,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9093,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 103,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9099,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 103,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9101,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 102,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9103,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 102,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9109,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 102,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9111,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 101,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9113,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 101,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9119,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 101,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9121,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 100,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9123,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 100,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9129,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 100,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9131,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 99,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9133,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 99,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9139,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 99,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9141,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 98,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9143,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 98,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9149,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 98,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9151,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 97,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9153,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 97,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9159,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 97,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9161,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 96,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9163,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 96,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9169,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 96,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9171,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 95,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9173,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 95,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9179,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 95,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9181,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 94,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9183,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 94,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9189,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 94,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9191,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 93,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9193,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 93,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9199,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 93,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9201,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 92,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9203,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 92,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9209,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 92,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9211,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 91,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9213,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 91,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9219,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 91,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9221,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 90,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9223,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 90,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9229,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 90,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9231,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 89,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9233,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 89,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9239,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 89,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9241,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 88,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9243,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 88,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9249,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 88,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9251,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 87,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9253,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 87,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9259,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 87,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9261,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 86,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9263,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 86,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9269,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 86,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9271,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 85,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9273,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 85,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9279,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 85,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9281,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 84,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9283,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 84,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9289,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 84,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9291,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 83,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9293,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 83,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9299,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 83,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9301,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 82,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9303,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 82,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9309,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 82,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9311,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 81,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9313,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 81,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9319,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 81,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9321,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 80,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9323,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 80,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9329,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 80,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9331,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 79,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9333,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 79,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9339,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 79,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9341,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 78,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9343,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 78,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9349,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 78,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9351,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 77,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9353,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 77,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9359,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 77,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9361,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 76,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9363,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 76,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9369,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 76,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9371,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 75,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9373,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 75,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9379,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 75,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9381,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 74,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9383,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 74,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9389,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 74,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9391,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 73,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9393,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 73,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9399,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 73,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9401,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 72,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9403,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 72,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9409,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 72,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9411,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 71,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9413,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 71,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9419,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 71,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9421,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 70,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9423,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 70,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9429,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 70,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9431,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 69,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9433,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 69,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9439,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 69,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9441,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 68,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9443,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 68,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9449,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 68,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9451,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 67,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9453,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 67,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9459,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 67,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9461,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 66,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9463,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 66,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9469,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 66,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9471,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 65,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9473,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 65,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9479,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 65,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9481,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 64,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9483,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 64,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9489,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 64,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9491,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 63,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9493,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 63,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9499,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 63,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9501,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 62,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9503,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 62,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9509,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 62,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9511,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 61,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9513,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 61,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9519,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 61,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9521,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 60,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9523,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 60,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9529,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 60,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9531,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 59,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9533,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 59,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9539,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 59,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9541,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 58,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9543,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 58,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9549,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 58,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9551,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 57,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9553,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 57,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9559,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 57,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9561,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 56,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9563,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 56,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9569,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 56,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9571,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 55,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9573,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 55,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9579,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 55,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9581,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 54,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9583,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 54,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9589,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 54,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9591,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 53,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9593,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 53,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9599,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 53,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9601,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 52,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9603,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 52,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9609,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 52,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9611,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 51,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9613,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 51,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9619,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 51,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9621,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 50,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9623,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 50,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9629,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 50,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9631,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 49,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9633,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 49,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9639,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 49,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9641,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 48,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9643,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 48,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9649,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 48,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9651,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 47,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9653,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 47,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9659,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 47,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9661,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 46,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9663,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 46,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9669,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 46,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9671,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 45,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9673,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 45,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9679,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 45,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9681,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 44,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9683,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 44,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9689,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 44,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9691,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 43,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9693,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 43,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9699,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 43,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9701,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 42,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9703,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 42,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9709,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 42,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9711,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 41,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9713,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 41,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9719,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 41,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9721,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 40,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9723,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 40,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9729,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 40,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9731,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 39,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9733,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 39,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9739,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 39,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9741,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 38,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9743,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 38,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9749,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 38,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9751,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 37,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9753,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 37,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9759,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 37,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9761,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 36,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9763,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 36,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9769,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 36,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9771,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 35,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9773,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 35,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9779,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 35,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9781,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 34,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9783,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 34,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9789,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 34,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9791,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 33,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9793,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 33,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9799,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 33,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9801,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 32,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9803,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 32,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9809,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 32,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9811,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 31,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9813,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 31,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9819,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 31,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9821,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 30,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9823,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 30,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9829,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 30,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9831,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 29,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9833,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 29,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9839,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 29,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9841,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 28,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9843,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 28,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9849,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 28,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9851,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 27,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9853,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 27,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9859,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 27,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9861,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 26,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9863,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 26,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9869,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 26,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9871,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 25,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9873,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 25,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9879,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 25,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9881,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 24,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9883,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 24,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9889,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 24,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9891,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 23,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9893,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 23,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9899,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 23,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9901,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 22,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9903,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 22,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9909,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 22,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9911,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 21,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9913,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 21,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9919,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 21,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9921,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 20,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9923,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 20,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9929,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 20,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9931,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 19,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9933,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 19,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9939,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 19,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9941,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 18,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9943,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 18,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9949,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 18,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9951,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 17,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9953,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 17,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9959,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 17,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9961,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 16,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9963,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 16,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9969,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 16,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9971,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 15,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9973,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 15,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9979,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 15,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9981,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 14,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9983,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 14,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9989,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 14,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9991,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 13,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9993,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 13,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 9999,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 13,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10001,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 12,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10003,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 12,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10009,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 12,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10011,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 11,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10013,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 11,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10019,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 11,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10021,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 10,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10023,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 10,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10029,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 10,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10031,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 9,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10033,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 9,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10039,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 9,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10041,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 8,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10043,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 8,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10049,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 8,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10051,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 7,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10053,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 7,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10059,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 7,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10061,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 6,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10063,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 6,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10069,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 6,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10071,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 5,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10073,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 5,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10079,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 5,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10081,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 4,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10083,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 4,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10089,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 4,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10091,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 3,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10093,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 3,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10099,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 3,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10101,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 2,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10103,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 2,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10109,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 2,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10111,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 1,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10113,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 1,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10119,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 1,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10121,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 0,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10123,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 4,
    y: 0,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10129,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 0,
    pc: 58779,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10131,
}
e59b -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 0,
    pc: 58780,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10133,
}
e59c -> 10
Instruction { opcode: Bpl(Bpl), addr_mode: Relative(-10), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 0,
    pc: 58772,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10135,
}
e594 -> 86
Instruction { opcode: Stx(Stx), addr_mode: ZeroPage(1), cycles: 3 }
Cpu {
    acc: 0,
    x: 3,
    y: 0,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 10138,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 255,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10140,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 255,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10146,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 255,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10148,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 254,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10150,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 254,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10156,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 254,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10158,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 253,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10160,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 253,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10166,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 253,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10168,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 252,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10170,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 252,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10176,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 252,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10178,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 251,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10180,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 251,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10186,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 251,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10188,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 250,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10190,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 250,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10196,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 250,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10198,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 249,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10200,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 249,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10206,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 249,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10208,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 248,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10210,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 248,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10216,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 248,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10218,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 247,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10220,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 247,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10226,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 247,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10228,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 246,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10230,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 246,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10236,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 246,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10238,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 245,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10240,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 245,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10246,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 245,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10248,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 244,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10250,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 244,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10256,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 244,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10258,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 243,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10260,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 243,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10266,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 243,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10268,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 242,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10270,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 242,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10276,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 242,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10278,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 241,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10280,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 241,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10286,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 241,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10288,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 240,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10290,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 240,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10296,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 240,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10298,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 239,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10300,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 239,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10306,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 239,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10308,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 238,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10310,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 238,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10316,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 238,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10318,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 237,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10320,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 237,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10326,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 237,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10328,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 236,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10330,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 236,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10336,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 236,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10338,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 235,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10340,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 235,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10346,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 235,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10348,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 234,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10350,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 234,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10356,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 234,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10358,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 233,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10360,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 233,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10366,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 233,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10368,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 232,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10370,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 232,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10376,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 232,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10378,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 231,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10380,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 231,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10386,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 231,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10388,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 230,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10390,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 230,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10396,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 230,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10398,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 229,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10400,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 229,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10406,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 229,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10408,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 228,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10410,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 228,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10416,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 228,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10418,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 227,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10420,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 227,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10426,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 227,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10428,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 226,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10430,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 226,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10436,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 226,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10438,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 225,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10440,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 225,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10446,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 225,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10448,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 224,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10450,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 224,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10456,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 224,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10458,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 223,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10460,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 223,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10466,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 223,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10468,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 222,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10470,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 222,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10476,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 222,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10478,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 221,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10480,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 221,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10486,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 221,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10488,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 220,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10490,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 220,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10496,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 220,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10498,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 219,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10500,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 219,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10506,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 219,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10508,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 218,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10510,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 218,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10516,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 218,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10518,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 217,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10520,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 217,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10526,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 217,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10528,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 216,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10530,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 216,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10536,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 216,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10538,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 215,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10540,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 215,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10546,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 215,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10548,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 214,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10550,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 214,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10556,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 214,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10558,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 213,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10560,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 213,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10566,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 213,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10568,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 212,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10570,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 212,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10576,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 212,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10578,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 211,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10580,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 211,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10586,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 211,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10588,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 210,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10590,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 210,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10596,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 210,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10598,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 209,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10600,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 209,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10606,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 209,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10608,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 208,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10610,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 208,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10616,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 208,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10618,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 207,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10620,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 207,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10626,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 207,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10628,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 206,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10630,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 206,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10636,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 206,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10638,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 205,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10640,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 205,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10646,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 205,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10648,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 204,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10650,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 204,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10656,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 204,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10658,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 203,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10660,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 203,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10666,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 203,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10668,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 202,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10670,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 202,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10676,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 202,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10678,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 201,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10680,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 201,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10686,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 201,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10688,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 200,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10690,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 200,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10696,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 200,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10698,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 199,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10700,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 199,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10706,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 199,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10708,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 198,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10710,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 198,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10716,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 198,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10718,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 197,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10720,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 197,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10726,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 197,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10728,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 196,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10730,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 196,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10736,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 196,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10738,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 195,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10740,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 195,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10746,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 195,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10748,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 194,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10750,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 194,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10756,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 194,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10758,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 193,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10760,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 193,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10766,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 193,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10768,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 192,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10770,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 192,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10776,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 192,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10778,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 191,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10780,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 191,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10786,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 191,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10788,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 190,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10790,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 190,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10796,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 190,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10798,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 189,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10800,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 189,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10806,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 189,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10808,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 188,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10810,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 188,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10816,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 188,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10818,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 187,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10820,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 187,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10826,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 187,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10828,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 186,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10830,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 186,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10836,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 186,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10838,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 185,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10840,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 185,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10846,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 185,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10848,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 184,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10850,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 184,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10856,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 184,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10858,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 183,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10860,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 183,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10866,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 183,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10868,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 182,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10870,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 182,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10876,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 182,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10878,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 181,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10880,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 181,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10886,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 181,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10888,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 180,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10890,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 180,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10896,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 180,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10898,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 179,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10900,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 179,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10906,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 179,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10908,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 178,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10910,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 178,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10916,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 178,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10918,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 177,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10920,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 177,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10926,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 177,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10928,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 176,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10930,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 176,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10936,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 176,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10938,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 175,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10940,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 175,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10946,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 175,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10948,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 174,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10950,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 174,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10956,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 174,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10958,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cycles 4857
Cycles 4859
Cycles 4865
Cycles 4867
Cycles 4869
Cycles 4875
Cycles 4877
Cycles 4879
Cycles 4885
Cycles 4887
Cycles 4889
Cycles 4895
Cycles 4897
Cycles 4899
Cycles 4905
Cycles 4907
Cycles 4909
Cycles 4915
Cycles 4917
Cycles 4919
Cycles 4925
Cycles 4927
Cycles 4929
Cycles 4935
Cpu {
    acc: 0,
    x: 3,
    y: 173,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10960,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 173,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10966,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 173,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10968,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 172,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10970,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 172,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10976,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 172,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10978,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 171,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10980,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 171,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10986,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 171,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10988,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 170,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10990,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 170,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10996,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 170,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 10998,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 169,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11000,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 169,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11006,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 169,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11008,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 168,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11010,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 168,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11016,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 168,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11018,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 167,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11020,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 167,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11026,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 167,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11028,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 166,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11030,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 166,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11036,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 166,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11038,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 165,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11040,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 165,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11046,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 165,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11048,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 164,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11050,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 164,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11056,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 164,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11058,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 163,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11060,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 163,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11066,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 163,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11068,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 162,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11070,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 162,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11076,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 162,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11078,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 161,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11080,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 161,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11086,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 161,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11088,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 160,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11090,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 160,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11096,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 160,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11098,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 159,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11100,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 159,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11106,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 159,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11108,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 158,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11110,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 158,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11116,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 158,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11118,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 157,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11120,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 157,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11126,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 157,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11128,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 156,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11130,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 156,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11136,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 156,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11138,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 155,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11140,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 155,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11146,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 155,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11148,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 154,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11150,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 154,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11156,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 154,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11158,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 153,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11160,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 153,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11166,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 153,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11168,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 152,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11170,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 152,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11176,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 152,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11178,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 151,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11180,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 151,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11186,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 151,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11188,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 150,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11190,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 150,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11196,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 150,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11198,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 149,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11200,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 149,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11206,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 149,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11208,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 148,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11210,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 148,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11216,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 148,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11218,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 147,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11220,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 147,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11226,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 147,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11228,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 146,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11230,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 146,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11236,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 146,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11238,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 145,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11240,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 145,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11246,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 145,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11248,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 144,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11250,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 144,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11256,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 144,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11258,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 143,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11260,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 143,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11266,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 143,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11268,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 142,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11270,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 142,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11276,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 142,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11278,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 141,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11280,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 141,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11286,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 141,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11288,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 140,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11290,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 140,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11296,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 140,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11298,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 139,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11300,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 139,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11306,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 139,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11308,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 138,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11310,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 138,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11316,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 138,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11318,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 137,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11320,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 137,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11326,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 137,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11328,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 136,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11330,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 136,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11336,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 136,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11338,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 135,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11340,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 135,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11346,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 135,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11348,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 134,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11350,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 134,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11356,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 134,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11358,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 133,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11360,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 133,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11366,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 133,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11368,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 132,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11370,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 132,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11376,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 132,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11378,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 131,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11380,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 131,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11386,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 131,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11388,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 130,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11390,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 130,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11396,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 130,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11398,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 129,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11400,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 129,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11406,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 129,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11408,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 128,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11410,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 128,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11416,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 128,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 11418,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 127,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11420,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 127,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11426,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 127,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11428,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 126,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11430,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 126,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11436,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 126,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11438,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 125,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11440,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 125,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11446,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 125,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11448,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 124,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11450,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 124,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11456,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 124,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11458,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 123,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11460,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 123,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11466,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 123,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11468,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 122,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11470,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 122,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11476,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 122,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11478,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 121,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11480,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 121,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11486,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 121,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11488,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 120,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11490,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 120,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11496,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 120,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11498,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 119,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11500,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 119,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11506,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 119,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11508,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 118,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11510,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 118,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11516,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 118,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11518,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 117,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11520,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 117,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11526,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 117,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11528,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 116,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11530,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 116,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11536,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 116,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11538,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 115,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11540,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 115,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11546,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 115,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11548,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 114,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11550,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 114,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11556,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 114,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11558,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 113,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11560,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 113,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11566,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 113,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11568,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 112,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11570,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 112,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11576,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 112,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11578,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 111,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11580,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 111,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11586,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 111,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11588,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 110,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11590,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 110,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11596,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 110,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11598,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 109,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11600,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 109,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11606,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 109,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11608,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 108,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11610,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 108,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11616,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 108,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11618,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 107,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11620,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 107,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11626,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 107,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11628,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 106,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11630,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 106,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11636,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 106,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11638,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 105,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11640,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 105,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11646,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 105,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11648,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 104,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11650,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 104,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11656,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 104,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11658,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 103,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11660,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 103,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11666,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 103,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11668,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 102,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11670,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 102,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11676,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 102,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11678,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 101,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11680,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 101,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11686,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 101,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11688,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 100,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11690,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 100,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11696,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 100,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11698,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 99,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11700,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 99,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11706,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 99,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11708,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 98,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11710,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 98,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11716,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 98,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11718,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 97,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11720,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 97,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11726,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 97,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11728,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 96,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11730,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 96,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11736,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 96,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11738,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 95,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11740,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 95,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11746,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 95,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11748,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 94,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11750,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 94,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11756,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 94,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11758,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 93,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11760,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 93,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11766,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 93,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11768,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 92,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11770,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 92,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11776,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 92,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11778,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 91,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11780,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 91,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11786,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 91,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11788,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 90,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11790,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 90,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11796,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 90,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11798,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 89,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11800,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 89,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11806,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 89,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11808,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 88,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11810,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 88,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11816,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 88,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11818,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 87,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11820,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 87,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11826,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 87,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11828,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 86,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11830,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 86,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11836,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 86,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11838,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 85,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11840,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 85,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11846,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 85,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11848,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 84,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11850,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 84,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11856,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 84,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11858,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 83,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11860,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 83,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11866,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 83,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11868,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 82,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11870,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 82,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11876,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 82,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11878,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 81,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11880,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 81,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11886,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 81,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11888,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 80,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11890,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 80,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11896,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 80,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11898,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 79,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11900,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 79,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11906,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 79,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11908,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 78,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11910,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 78,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11916,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 78,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11918,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 77,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11920,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 77,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11926,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 77,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11928,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 76,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11930,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 76,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11936,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 76,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11938,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 75,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11940,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 75,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11946,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 75,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11948,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 74,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11950,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 74,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11956,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 74,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11958,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 73,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11960,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 73,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11966,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 73,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11968,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 72,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11970,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 72,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11976,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 72,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11978,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 71,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11980,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 71,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11986,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 71,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11988,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 70,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11990,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 70,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11996,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 70,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 11998,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 69,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12000,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 69,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12006,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 69,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12008,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 68,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12010,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 68,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12016,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 68,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12018,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 67,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12020,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 67,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12026,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 67,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12028,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 66,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12030,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 66,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12036,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 66,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12038,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 65,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12040,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 65,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12046,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 65,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12048,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 64,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12050,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 64,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12056,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 64,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12058,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 63,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12060,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 63,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12066,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 63,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12068,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 62,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12070,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 62,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12076,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 62,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12078,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 61,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12080,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 61,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12086,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 61,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12088,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 60,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12090,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 60,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12096,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 60,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12098,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 59,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12100,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 59,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12106,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 59,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12108,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 58,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12110,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 58,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12116,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 58,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12118,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 57,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12120,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 57,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12126,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 57,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12128,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 56,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12130,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 56,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12136,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 56,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12138,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 55,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12140,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 55,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12146,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 55,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12148,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 54,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12150,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 54,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12156,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 54,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12158,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 53,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12160,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 53,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12166,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 53,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12168,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 52,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12170,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 52,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12176,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 52,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12178,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 51,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12180,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 51,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12186,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 51,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12188,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 50,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12190,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 50,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12196,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 50,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12198,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 49,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12200,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 49,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12206,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 49,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12208,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 48,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12210,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 48,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12216,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 48,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12218,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 47,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12220,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 47,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12226,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 47,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12228,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 46,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12230,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 46,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12236,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 46,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12238,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 45,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12240,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 45,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12246,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 45,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12248,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 44,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12250,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 44,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12256,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 44,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12258,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 43,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12260,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 43,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12266,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 43,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12268,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 42,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12270,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 42,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12276,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 42,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12278,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 41,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12280,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 41,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12286,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 41,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12288,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 40,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12290,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 40,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12296,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 40,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12298,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 39,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12300,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 39,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12306,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 39,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12308,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 38,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12310,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 38,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12316,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 38,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12318,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 37,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12320,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 37,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12326,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 37,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12328,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 36,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12330,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 36,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12336,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 36,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12338,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 35,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12340,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 35,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12346,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 35,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12348,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 34,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12350,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 34,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12356,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 34,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12358,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 33,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12360,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 33,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12366,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 33,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12368,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 32,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12370,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 32,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12376,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 32,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12378,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 31,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12380,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 31,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12386,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 31,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12388,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 30,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12390,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 30,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12396,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 30,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12398,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 29,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12400,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 29,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12406,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 29,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12408,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 28,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12410,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 28,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12416,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 28,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12418,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 27,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12420,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 27,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12426,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 27,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12428,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 26,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12430,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 26,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12436,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 26,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12438,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 25,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12440,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 25,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12446,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 25,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12448,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 24,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12450,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 24,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12456,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 24,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12458,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 23,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12460,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 23,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12466,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 23,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12468,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 22,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12470,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 22,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12476,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 22,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12478,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 21,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12480,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 21,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12486,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 21,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12488,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 20,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12490,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 20,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12496,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 20,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12498,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 19,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12500,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 19,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12506,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 19,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12508,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 18,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12510,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 18,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12516,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 18,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12518,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 17,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12520,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 17,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12526,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 17,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12528,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 16,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12530,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 16,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12536,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 16,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12538,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 15,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12540,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 15,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12546,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 15,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12548,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 14,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12550,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 14,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12556,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 14,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12558,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 13,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12560,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 13,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12566,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 13,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12568,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 12,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12570,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 12,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12576,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 12,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12578,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 11,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12580,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 11,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12586,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 11,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12588,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 10,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12590,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 10,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12596,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 10,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12598,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 9,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12600,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 9,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12606,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 9,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12608,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 8,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12610,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 8,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12616,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 8,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12618,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 7,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12620,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 7,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12626,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 7,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12628,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 6,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12630,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 6,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12636,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 6,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12638,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 5,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12640,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 5,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12646,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 5,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12648,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 4,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12650,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 4,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12656,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 4,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12658,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 3,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12660,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 3,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12666,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 3,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12668,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 2,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12670,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 2,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12676,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 2,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12678,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 1,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12680,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 1,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12686,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 1,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12688,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 0,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12690,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 3,
    y: 0,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12696,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 0,
    pc: 58779,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12698,
}
e59b -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 0,
    pc: 58780,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12700,
}
e59c -> 10
Instruction { opcode: Bpl(Bpl), addr_mode: Relative(-10), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 0,
    pc: 58772,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12702,
}
e594 -> 86
Instruction { opcode: Stx(Stx), addr_mode: ZeroPage(1), cycles: 3 }
Cpu {
    acc: 0,
    x: 2,
    y: 0,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 12705,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 255,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12707,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 255,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12713,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 255,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12715,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 254,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12717,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 254,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12723,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 254,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12725,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 253,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12727,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 253,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12733,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 253,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12735,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 252,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12737,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 252,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12743,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 252,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12745,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 251,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12747,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 251,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12753,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 251,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12755,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 250,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12757,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 250,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12763,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 250,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12765,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 249,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12767,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 249,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12773,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 249,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12775,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 248,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12777,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 248,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12783,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 248,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12785,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 247,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12787,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 247,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12793,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 247,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12795,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 246,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12797,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 246,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12803,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 246,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12805,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 245,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12807,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 245,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12813,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 245,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12815,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 244,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12817,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 244,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12823,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 244,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12825,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 243,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12827,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 243,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12833,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 243,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12835,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 242,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12837,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 242,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12843,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 242,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12845,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 241,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12847,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 241,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12853,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 241,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12855,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 240,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12857,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 240,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12863,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 240,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12865,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 239,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12867,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 239,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12873,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 239,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12875,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 238,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12877,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 238,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12883,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 238,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12885,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 237,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12887,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 237,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12893,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 237,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12895,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 236,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12897,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 236,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12903,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 236,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12905,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 235,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12907,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 235,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12913,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 235,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12915,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 234,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12917,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 234,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12923,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 234,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12925,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 233,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12927,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 233,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12933,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 233,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12935,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 232,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12937,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 232,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12943,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 232,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12945,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 231,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12947,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 231,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12953,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 231,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12955,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 230,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12957,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 230,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12963,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 230,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12965,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 229,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12967,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 229,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12973,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 229,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12975,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 228,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12977,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 228,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12983,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 228,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12985,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 227,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12987,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 227,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12993,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 227,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12995,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 226,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 12997,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 226,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13003,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 226,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13005,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 225,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13007,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 225,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13013,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 225,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13015,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 224,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13017,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 224,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13023,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 224,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13025,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 223,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13027,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 223,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13033,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 223,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13035,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 222,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13037,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 222,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13043,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 222,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13045,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 221,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13047,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 221,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13053,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 221,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13055,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 220,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13057,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 220,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13063,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 220,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13065,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 219,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13067,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 219,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13073,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 219,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13075,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 218,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13077,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 218,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13083,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 218,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13085,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 217,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13087,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 217,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13093,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 217,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13095,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 216,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13097,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 216,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13103,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 216,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13105,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 215,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13107,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 215,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13113,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 215,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13115,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 214,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13117,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 214,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13123,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 214,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13125,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 213,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13127,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 213,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13133,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 213,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13135,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 212,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13137,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 212,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13143,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 212,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13145,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 211,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13147,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 211,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13153,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 211,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13155,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 210,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13157,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 210,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13163,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 210,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13165,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 209,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13167,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 209,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13173,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 209,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13175,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 208,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13177,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 208,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13183,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 208,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13185,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 207,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13187,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 207,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13193,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 207,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13195,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 206,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13197,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 206,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13203,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 206,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13205,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 205,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13207,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 205,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13213,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 205,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13215,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 204,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13217,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 204,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13223,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 204,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13225,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 203,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13227,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 203,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13233,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 203,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13235,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 202,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13237,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 202,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13243,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 202,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13245,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 201,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13247,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 201,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13253,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 201,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13255,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 200,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13257,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 200,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13263,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 200,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13265,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 199,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13267,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 199,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13273,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 199,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13275,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 198,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13277,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 198,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13283,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 198,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13285,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 197,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13287,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 197,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13293,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 197,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13295,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 196,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13297,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 196,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13303,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 196,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13305,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 195,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13307,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 195,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13313,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 195,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13315,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 194,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13317,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 194,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13323,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 194,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13325,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 193,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13327,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 193,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13333,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 193,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13335,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 192,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13337,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 192,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13343,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 192,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13345,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 191,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13347,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 191,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13353,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 191,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13355,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 190,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13357,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 190,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13363,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 190,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13365,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 189,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13367,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 189,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13373,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 189,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13375,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 188,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13377,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 188,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13383,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 188,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13385,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 187,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13387,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 187,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13393,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 187,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13395,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 186,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13397,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 186,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13403,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 186,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13405,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 185,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13407,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 185,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13413,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 185,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13415,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 184,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13417,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 184,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13423,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 184,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13425,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 183,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13427,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 183,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13433,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 183,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13435,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 182,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13437,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 182,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13443,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 182,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13445,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 181,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13447,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 181,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13453,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 181,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13455,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 180,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13457,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 180,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13463,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 180,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13465,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 179,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13467,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 179,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13473,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 179,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13475,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 178,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13477,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 178,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13483,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 178,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13485,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 177,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13487,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 177,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13493,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 177,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13495,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 176,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13497,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 176,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13503,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 176,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13505,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 175,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13507,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 175,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13513,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 175,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13515,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 174,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13517,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 174,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13523,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 174,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13525,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 173,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13527,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 173,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13533,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 173,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13535,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 172,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13537,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 172,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13543,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 172,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13545,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 171,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13547,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 171,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13553,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 171,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13555,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 170,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13557,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 170,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13563,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 170,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13565,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 169,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13567,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 169,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13573,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 169,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13575,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 168,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13577,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 168,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13583,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 168,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13585,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 167,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13587,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 167,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13593,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 167,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13595,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 166,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13597,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 166,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13603,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 166,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13605,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 165,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13607,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 165,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13613,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 165,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13615,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 164,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13617,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 164,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13623,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 164,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13625,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 163,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13627,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 163,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13633,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 163,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13635,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 162,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13637,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 162,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13643,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 162,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13645,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 161,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13647,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 161,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13653,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 161,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13655,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 160,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13657,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 160,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13663,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 160,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13665,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 159,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13667,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 159,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13673,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 159,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13675,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 158,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13677,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 158,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13683,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 158,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13685,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 157,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13687,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 157,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13693,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 157,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13695,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 156,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13697,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 156,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13703,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 156,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13705,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 155,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13707,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 155,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13713,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 155,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13715,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 154,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13717,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 154,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13723,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 154,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13725,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 153,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13727,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 153,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13733,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 153,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13735,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 152,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13737,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 152,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13743,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 152,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13745,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 151,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13747,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 151,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13753,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 151,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13755,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 150,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13757,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 150,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13763,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 150,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13765,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 149,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13767,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 149,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13773,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 149,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13775,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 148,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13777,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 148,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13783,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 148,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13785,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 147,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13787,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 147,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13793,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 147,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13795,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 146,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13797,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 146,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13803,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 146,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13805,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 145,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13807,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 145,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13813,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 145,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13815,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 144,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13817,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 144,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13823,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 144,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13825,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 143,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13827,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 143,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13833,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 143,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13835,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 142,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13837,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 142,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13843,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 142,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13845,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 141,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13847,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 141,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13853,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 141,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13855,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 140,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13857,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 140,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13863,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 140,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13865,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 139,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13867,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 139,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13873,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 139,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13875,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 138,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13877,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 138,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13883,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 138,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13885,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 137,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13887,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 137,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13893,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 137,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13895,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 136,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13897,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 136,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13903,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 136,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13905,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 135,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13907,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 135,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13913,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 135,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13915,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 134,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13917,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 134,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13923,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 134,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13925,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 133,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13927,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 133,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13933,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 133,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13935,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 132,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13937,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 132,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13943,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 132,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13945,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 131,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13947,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 131,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13953,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 131,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13955,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 130,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13957,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 130,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13963,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 130,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13965,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 129,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13967,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 129,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13973,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 129,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13975,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 128,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13977,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 128,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13983,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 128,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 13985,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 127,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 13987,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 127,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 13993,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 127,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 13995,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 126,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 13997,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 126,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14003,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 126,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14005,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 125,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14007,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 125,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14013,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 125,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14015,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 124,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14017,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 124,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14023,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 124,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14025,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 123,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14027,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 123,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14033,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 123,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14035,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 122,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14037,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 122,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14043,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 122,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14045,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 121,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14047,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 121,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14053,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 121,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14055,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 120,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14057,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 120,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14063,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 120,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14065,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 119,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14067,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 119,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14073,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 119,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14075,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 118,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14077,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 118,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14083,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 118,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14085,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 117,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14087,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 117,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14093,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 117,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14095,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 116,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14097,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 116,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14103,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 116,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14105,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 115,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14107,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 115,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14113,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 115,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14115,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 114,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14117,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 114,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14123,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 114,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14125,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 113,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14127,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 113,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14133,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 113,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14135,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 112,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14137,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 112,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14143,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 112,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14145,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 111,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14147,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 111,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14153,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 111,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14155,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 110,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14157,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 110,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14163,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 110,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14165,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 109,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14167,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 109,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14173,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 109,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14175,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 108,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14177,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 108,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14183,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 108,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14185,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 107,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14187,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 107,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14193,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 107,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14195,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 106,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14197,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 106,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14203,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 106,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14205,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 105,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14207,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 105,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14213,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 105,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14215,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 104,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14217,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 104,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14223,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 104,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14225,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 103,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14227,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 103,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14233,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 103,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14235,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 102,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14237,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 102,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14243,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 102,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14245,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 101,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14247,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 101,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14253,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 101,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14255,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 100,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14257,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 100,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14263,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 100,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14265,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 99,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14267,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 99,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14273,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 99,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14275,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 98,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14277,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 98,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14283,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 98,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14285,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 97,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14287,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 97,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14293,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 97,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14295,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 96,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14297,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 96,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14303,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 96,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14305,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 95,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14307,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 95,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14313,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 95,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14315,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 94,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14317,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 94,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14323,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 94,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14325,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 93,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14327,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 93,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14333,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 93,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14335,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 92,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14337,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 92,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14343,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 92,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14345,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 91,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14347,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 91,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14353,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 91,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14355,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 90,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14357,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 90,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14363,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 90,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14365,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 89,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14367,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 89,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14373,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 89,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14375,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 88,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14377,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 88,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14383,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 88,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14385,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 87,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14387,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 87,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14393,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 87,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14395,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 86,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14397,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 86,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14403,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 86,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14405,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 85,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14407,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 85,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14413,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 85,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14415,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 84,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14417,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 84,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14423,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 84,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14425,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 83,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14427,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 83,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14433,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 83,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14435,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 82,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14437,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 82,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14443,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 82,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14445,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 81,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14447,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 81,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14453,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 81,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14455,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 80,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14457,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 80,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14463,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 80,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14465,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 79,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14467,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 79,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14473,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 79,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14475,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 78,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14477,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 78,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14483,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 78,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14485,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 77,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14487,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 77,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14493,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 77,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14495,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 76,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14497,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 4937
Cycles 4939
Cycles 4945
Cycles 4947
Cycles 4949
Cycles 4955
Cycles 4957
Cycles 4959
Cycles 4965
Cycles 4967
Cycles 4969
Cycles 4975
Cycles 4977
Cycles 4979
Cycles 4985
Cycles 4987
Cycles 4989
Cycles 4995
Cycles 4997
Cycles 4999
Cycles 5001
Cycles 5004
Cycles 5006
Cycles 5012
Cycles 5014
Cycles 5016
Cycles 5022
Cycles 5024
Cycles 5026
Cycles 5032
Cycles 5034
Cycles 5036
Cycles 5042
Cycles 5044
Cycles 5046
Cycles 5052
Cycles 5054
Cycles 5056
Cycles 5062
Cycles 5064
Cycles 5066
Cycles 5072
Cycles 5074
Cycles 5076
Cycles 5082
Cycles 5084
Cycles 5086
Cycles 5092
Cycles 5094
Cycles 5096
Cycles 5102
Cycles 5104
Cycles 5106
Cycles 5112
Cycles 5114
Cycles 5116
Cycles 5122
Cycles 5124
Cycles 5126
Cycles 5132
Cycles 5134
Cycles 5136
Cycles 5142
Cycles 5144
Cycles 5146
Cpu {
    acc: 0,
    x: 2,
    y: 76,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14503,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 76,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14505,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 75,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14507,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 75,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14513,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 75,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14515,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 74,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14517,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 74,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14523,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 74,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14525,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 73,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14527,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 73,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14533,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 73,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14535,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 72,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14537,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 72,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14543,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 72,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14545,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 71,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14547,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 71,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14553,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 71,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14555,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 70,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14557,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 70,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14563,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 70,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14565,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 69,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14567,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 69,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14573,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 69,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14575,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 68,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14577,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 68,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14583,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 68,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14585,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 67,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14587,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 67,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14593,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 67,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14595,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 66,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14597,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 66,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14603,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 66,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14605,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 65,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14607,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 65,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14613,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 65,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14615,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 64,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14617,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 64,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14623,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 64,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14625,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 63,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14627,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 63,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14633,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 63,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14635,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 62,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14637,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 62,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14643,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 62,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14645,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 61,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14647,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 61,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14653,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 61,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14655,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 60,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14657,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 60,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14663,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 60,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14665,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 59,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14667,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 59,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14673,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 59,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14675,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 58,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14677,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 58,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14683,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 58,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14685,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 57,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14687,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 57,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14693,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 57,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14695,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 56,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14697,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 56,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14703,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 56,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14705,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 55,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14707,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 55,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14713,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 55,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14715,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 54,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14717,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 54,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14723,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 54,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14725,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 53,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14727,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 53,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14733,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 53,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14735,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 52,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14737,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 52,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14743,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 52,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14745,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 51,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14747,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 51,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14753,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 51,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14755,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 50,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14757,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 50,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14763,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 50,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14765,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 49,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14767,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 49,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14773,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 49,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14775,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 48,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14777,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 48,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14783,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 48,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14785,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 47,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14787,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 47,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14793,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 47,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14795,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 46,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14797,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 46,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14803,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 46,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14805,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 45,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14807,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 45,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14813,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 45,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14815,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 44,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14817,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 44,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14823,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 44,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14825,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 43,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14827,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 43,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14833,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 43,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14835,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 42,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14837,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 42,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14843,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 42,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14845,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 41,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14847,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 41,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14853,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 41,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14855,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 40,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14857,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 40,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14863,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 40,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14865,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 39,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14867,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 39,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14873,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 39,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14875,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 38,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14877,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 38,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14883,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 38,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14885,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 37,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14887,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 37,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14893,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 37,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14895,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 36,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14897,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 36,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14903,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 36,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14905,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 35,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14907,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 35,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14913,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 35,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14915,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 34,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14917,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 34,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14923,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 34,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14925,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 33,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14927,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 33,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14933,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 33,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14935,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 32,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14937,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 32,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14943,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 32,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14945,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 31,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14947,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 31,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14953,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 31,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14955,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 30,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14957,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 30,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14963,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 30,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14965,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 29,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14967,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 29,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14973,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 29,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14975,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 28,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14977,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 28,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14983,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 28,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14985,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 27,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14987,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 27,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14993,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 27,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14995,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 26,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 14997,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 26,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15003,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 26,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15005,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 25,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15007,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 25,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15013,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 25,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15015,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 24,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15017,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 24,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15023,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 24,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15025,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 23,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15027,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 23,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15033,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 23,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15035,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 22,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15037,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 22,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15043,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 22,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15045,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 21,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15047,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 21,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15053,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 21,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15055,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 20,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15057,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 20,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15063,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 20,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15065,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 19,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15067,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 19,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15073,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 19,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15075,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 18,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15077,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 18,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15083,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 18,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15085,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 17,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15087,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 17,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15093,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 17,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15095,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 16,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15097,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 16,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15103,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 16,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15105,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 15,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15107,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 15,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15113,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 15,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15115,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 14,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15117,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 14,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15123,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 14,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15125,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 13,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15127,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 13,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15133,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 13,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15135,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 12,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15137,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 12,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15143,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 12,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15145,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 11,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15147,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 11,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15153,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 11,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15155,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 10,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15157,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 10,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15163,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 10,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15165,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 9,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15167,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 9,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15173,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 9,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15175,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 8,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15177,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 8,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15183,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 8,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15185,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 7,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15187,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 7,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15193,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 7,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15195,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 6,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15197,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 6,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15203,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 6,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15205,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 5,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15207,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 5,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15213,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 5,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15215,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 4,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15217,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 4,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15223,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 4,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15225,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 3,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15227,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 3,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15233,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 3,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15235,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 2,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15237,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 2,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15243,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 2,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15245,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 1,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15247,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 1,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15253,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 1,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15255,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 0,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15257,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 2,
    y: 0,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15263,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 0,
    pc: 58779,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15265,
}
e59b -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 0,
    pc: 58780,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15267,
}
e59c -> 10
Instruction { opcode: Bpl(Bpl), addr_mode: Relative(-10), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 0,
    pc: 58772,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15269,
}
e594 -> 86
Instruction { opcode: Stx(Stx), addr_mode: ZeroPage(1), cycles: 3 }
Cpu {
    acc: 0,
    x: 1,
    y: 0,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 15272,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 255,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15274,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 255,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15280,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 255,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15282,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 254,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15284,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 254,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15290,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 254,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15292,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 253,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15294,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 253,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15300,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 253,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15302,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 252,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15304,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 252,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15310,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 252,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15312,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 251,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15314,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 251,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15320,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 251,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15322,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 250,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15324,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 250,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15330,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 250,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15332,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 249,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15334,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 249,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15340,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 249,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15342,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 248,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15344,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 248,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15350,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 248,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15352,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 247,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15354,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 247,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15360,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 247,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15362,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 246,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15364,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 246,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15370,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 246,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15372,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 245,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15374,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 245,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15380,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 245,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15382,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 244,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15384,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 244,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15390,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 244,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15392,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 243,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15394,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 243,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15400,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 243,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15402,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 242,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15404,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 242,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15410,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 242,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15412,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 241,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15414,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 241,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15420,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 241,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15422,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 240,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15424,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 240,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15430,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 240,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15432,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 239,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15434,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 239,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15440,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 239,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15442,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 238,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15444,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 238,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15450,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 238,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15452,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 237,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15454,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 237,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15460,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 237,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15462,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 236,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15464,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 236,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15470,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 236,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15472,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 235,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15474,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 235,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15480,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 235,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15482,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 234,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15484,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 234,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15490,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 234,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15492,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 233,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15494,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 233,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15500,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 233,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15502,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 232,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15504,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 232,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15510,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 232,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15512,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 231,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15514,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 231,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15520,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 231,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15522,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 230,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15524,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 230,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15530,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 230,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15532,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 229,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15534,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 229,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15540,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 229,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15542,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 228,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15544,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 228,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15550,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 228,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15552,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 227,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15554,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 227,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15560,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 227,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15562,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 226,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15564,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 226,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15570,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 226,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15572,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 225,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15574,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 225,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15580,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 225,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15582,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 224,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15584,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 224,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15590,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 224,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15592,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 223,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15594,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 223,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15600,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 223,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15602,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 222,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15604,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 222,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15610,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 222,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15612,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 221,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15614,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 221,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15620,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 221,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15622,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 220,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15624,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 220,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15630,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 220,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15632,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 219,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15634,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 219,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15640,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 219,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15642,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 218,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15644,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 218,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15650,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 218,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15652,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cycles 5152
Cycles 5154
Cycles 5156
Cycles 5162
Cycles 5164
Cycles 5166
Cycles 5172
Cycles 5174
Cycles 5176
Cycles 5182
Cycles 5184
Cycles 5186
Cycles 5192
Cycles 5194
Cycles 5196
Cycles 5202
Cycles 5204
Cycles 5206
Cycles 5212
Cycles 5214
Cycles 5216
Cycles 5222
Cycles 5224
Cycles 5226
Cycles 5232
Cycles 5234
Cycles 5236
Cycles 5242
Cycles 5244
Cycles 5246
Cycles 5252
Cycles 5254
Cycles 5256
Cycles 5262
Cycles 5264
Cycles 5266
Cycles 5272
Cycles 5274
Cycles 5276
Cycles 5282
Cycles 5284
Cycles 5286
Cycles 5292
Cycles 5294
Cycles 5296
Cycles 5302
Cycles 5304
Cycles 5306
Cycles 5312
Cycles 5314
Cycles 5316
Cycles 5322
Cycles 5324
Cycles 5326
Cycles 5332
Cycles 5334
Cycles 5336
Cycles 5342
Cycles 5344
Cycles 5346
Cycles 5352
Cycles 5354
Cpu {
    acc: 0,
    x: 1,
    y: 217,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15654,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 5356
Cycles 5362
Cycles 5364
Cycles 5366
Cycles 5372
Cycles 5374
Cycles 5376
Cycles 5382
Cycles 5384
Cycles 5386
Cycles 5392
Cycles 5394
Cycles 5396
Cycles 5402
Cycles 5404
Cycles 5406
Cycles 5412
Cycles 5414
Cycles 5416
Cycles 5422
Cycles 5424
Cycles 5426
Cycles 5432
Cycles 5434
Cycles 5436
Cycles 5442
Cycles 5444
Cycles 5446
Cycles 5452
Cycles 5454
Cycles 5456
Cycles 5462
Cycles 5464
Cycles 5466
Cycles 5472
Cycles 5474
Cycles 5476
Cycles 5482
Cycles 5484
Cycles 5486
Cycles 5492
Cycles 5494
Cycles 5496
Cycles 5502
Cycles 5504
Cycles 5506
Cycles 5512
Cycles 5514
Cycles 5516
Cycles 5522
Cycles 5524
Cycles 5526
Cycles 5532
Cycles 5534
Cycles 5536
Cycles 5542
Cycles 5544
Cycles 5546
Cycles 5552
Cycles 5554
Cycles 5556
Cycles 5562
Cycles 5564
Cycles 5566
Cycles 5572
Cycles 5574
Cycles 5576
Cycles 5582
Cycles 5584
Cycles 5586
Cycles 5592
Cycles 5594
Cycles 5596
Cycles 5602
Cycles 5604
Cycles 5606
Cycles 5612
Cycles 5614
Cycles 5616
Cycles 5622
Cycles 5624
Cycles 5626
Cycles 5632
Cycles 5634
Cycles 5636
Cycles 5642
Cycles 5644
Cycles 5646
Cycles 5652
Cycles 5654
Cycles 5656
Cycles 5662
Cycles 5664
Cycles 5666
Cycles 5672
Cycles 5674
Cycles 5676
Cycles 5682
Cycles 5684
Cycles 5686
Cycles 5692
Cycles 5694
Cycles 5696
Cycles 5702
Cycles 5704
Cycles 5706
Cycles 5712
Cycles 5714
Cycles 5716
Cycles 5722
Cycles 5724
Cycles 5726
Cycles 5732
Cycles 5734
Cycles 5736
Cycles 5742
Cycles 5744
Cycles 5746
Cycles 5752
Cycles 5754
Cycles 5756
Cycles 5762
Cycles 5764
Cycles 5766
Cycles 5772
Cycles 5774
Cycles 5776
Cycles 5782
Cycles 5784
Cycles 5786
Cycles 5792
Cycles 5794
Cycles 5796
Cycles 5802
Cycles 5804
Cycles 5806
Cycles 5812
Cycles 5814
Cycles 5816
Cycles 5822
Cycles 5824
Cycles 5826
Cycles 5832
Cycles 5834
Cycles 5836
Cycles 5842
Cycles 5844
Cycles 5846
Cycles 5852
Cycles 5854
Cycles 5856
Cycles 5862
Cycles 5864
Cycles 5866
Cycles 5872
Cycles 5874
Cycles 5876
Cycles 5882
Cycles 5884
Cycles 5886
Cycles 5892
Cycles 5894
Cycles 5896
Cycles 5902
Cycles 5904
Cycles 5906
Cycles 5912
Cycles 5914
Cycles 5916
Cycles 5922
Cycles 5924
Cycles 5926
Cycles 5932
Cycles 5934
Cycles 5936
Cycles 5942
Cycles 5944
Cycles 5946
Cycles 5952
Cycles 5954
Cycles 5956
Cycles 5962
Cycles 5964
Cycles 5966
Cycles 5972
Cycles 5974
Cycles 5976
Cycles 5982
Cycles 5984
Cycles 5986
Cycles 5992
Cycles 5994
Cycles 5996
Cycles 6002
Cycles 6004
Cycles 6006
Cycles 6012
Cycles 6014
Cycles 6016
Cycles 6022
Cycles 6024
Cycles 6026
Cycles 6032
Cycles 6034
Cycles 6036
Cycles 6042
Cycles 6044
Cycles 6046
Cycles 6052
Cycles 6054
Cycles 6056
Cycles 6062
Cycles 6064
Cycles 6066
Cycles 6072
Cycles 6074
Cycles 6076
Cycles 6082
Cycles 6084
Cycles 6086
Cycles 6092
Cycles 6094
Cycles 6096
Cycles 6102
Cycles 6104
Cycles 6106
Cycles 6112
Cycles 6114
Cycles 6116
Cycles 6122
Cycles 6124
Cycles 6126
Cycles 6132
Cycles 6134
Cycles 6136
Cycles 6142
Cycles 6144
Cycles 6146
Cycles 6152
Cycles 6154
Cycles 6156
Cycles 6162
Cycles 6164
Cycles 6166
Cycles 6172
Cycles 6174
Cycles 6176
Cycles 6182
Cycles 6184
Cycles 6186
Cycles 6192
Cycles 6194
Cycles 6196
Cycles 6202
Cycles 6204
Cycles 6206
Cycles 6212
Cycles 6214
Cycles 6216
Cycles 6222
Cycles 6224
Cycles 6226
Cycles 6232
Cycles 6234
Cycles 6236
Cycles 6242
Cycles 6244
Cycles 6246
Cycles 6252
Cycles 6254
Cycles 6256
Cycles 6262
Cycles 6264
Cycles 6266
Cycles 6272
Cycles 6274
Cycles 6276
Cycles 6282
Cycles 6284
Cycles 6286
Cycles 6292
Cycles 6294
Cycles 6296
Cycles 6302
Cycles 6304
Cycles 6306
Cycles 6312
Cycles 6314
Cycles 6316
Cycles 6322
Cycles 6324
Cycles 6326
Cycles 6332
Cycles 6334
Cycles 6336
Cycles 6342
Cycles 6344
Cycles 6346
Cycles 6352
Cycles 6354
Cycles 6356
Cycles 6362
Cycles 6364
Cycles 6366
Cycles 6372
Cycles 6374
Cycles 6376
Cycles 6382
Cycles 6384
Cycles 6386
Cpu {
    acc: 0,
    x: 1,
    y: 217,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15660,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 217,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15662,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 216,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15664,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 216,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15670,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 216,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15672,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 215,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15674,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 215,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15680,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 215,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15682,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 214,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15684,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 214,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15690,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 214,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15692,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 213,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15694,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 213,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15700,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 213,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15702,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 212,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15704,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 212,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15710,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 212,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15712,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 211,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15714,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 211,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15720,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 211,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15722,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 210,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15724,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 210,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15730,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 210,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15732,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 209,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15734,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 209,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15740,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 209,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15742,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 208,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15744,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 208,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15750,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 208,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15752,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 207,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15754,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 207,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15760,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 207,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15762,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 206,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15764,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 206,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15770,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 206,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15772,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 205,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15774,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 205,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15780,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 205,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15782,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 204,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15784,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 204,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15790,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 204,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15792,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 203,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15794,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 203,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15800,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 203,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15802,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 202,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15804,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 202,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15810,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 202,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15812,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 201,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15814,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 201,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15820,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 201,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15822,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 200,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15824,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 200,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15830,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 200,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15832,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 199,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15834,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 199,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15840,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 199,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15842,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 198,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15844,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 198,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15850,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 198,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15852,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 197,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15854,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 197,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15860,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 197,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15862,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 196,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15864,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 196,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15870,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 196,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15872,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 195,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15874,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 195,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15880,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 195,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15882,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 194,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15884,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 194,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15890,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 194,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15892,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 193,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15894,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 193,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15900,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 193,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15902,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 192,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15904,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 192,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15910,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 192,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15912,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 191,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15914,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 191,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15920,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 191,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15922,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 190,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15924,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 190,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15930,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 190,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15932,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 189,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15934,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 189,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15940,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 189,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15942,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 188,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15944,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 188,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15950,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 188,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15952,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 187,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15954,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 187,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15960,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 187,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15962,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 186,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15964,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 186,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15970,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 186,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15972,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 185,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15974,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 185,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15980,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 185,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15982,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 184,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15984,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 184,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15990,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 184,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15992,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 183,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 15994,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 183,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16000,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 183,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16002,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 182,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16004,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 182,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16010,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 182,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16012,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 181,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16014,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 181,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16020,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 181,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16022,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 180,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16024,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 180,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16030,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 180,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16032,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 179,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16034,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 179,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16040,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 179,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16042,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 178,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16044,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 178,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16050,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 178,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16052,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 177,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16054,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 177,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16060,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 177,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16062,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 176,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16064,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 176,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16070,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 176,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16072,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 175,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16074,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 175,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16080,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 175,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16082,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 174,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16084,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 174,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16090,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 174,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16092,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 173,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16094,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 173,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16100,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 173,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16102,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 172,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16104,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 172,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16110,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 172,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16112,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 171,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16114,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 171,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16120,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 171,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16122,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 170,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16124,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 170,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16130,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 170,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16132,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 169,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16134,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 169,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16140,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 169,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16142,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 168,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16144,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 168,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16150,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 168,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16152,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 167,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16154,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 167,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16160,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 167,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16162,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 166,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16164,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 166,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16170,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 166,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16172,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 165,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16174,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 165,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16180,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 165,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16182,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 164,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16184,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 164,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16190,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 164,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16192,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 163,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16194,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 163,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16200,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 163,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16202,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 162,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16204,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 162,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16210,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 162,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16212,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 161,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16214,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 161,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16220,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 161,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16222,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 160,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16224,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 160,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16230,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 160,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16232,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 159,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16234,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 159,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16240,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 159,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16242,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 158,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16244,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 158,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16250,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 158,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16252,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 157,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16254,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 157,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16260,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 157,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16262,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 156,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16264,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 156,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16270,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 156,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16272,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 155,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16274,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 155,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16280,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 155,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16282,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 154,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16284,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 154,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16290,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 154,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16292,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 153,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16294,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 153,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16300,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 153,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16302,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 152,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16304,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 152,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16310,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 152,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16312,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 151,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16314,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 151,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16320,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 151,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16322,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 150,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16324,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 150,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16330,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 150,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16332,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 149,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16334,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 149,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16340,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 149,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16342,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 148,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16344,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 148,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16350,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 148,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16352,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 147,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16354,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 147,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16360,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 147,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16362,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 146,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16364,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 146,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16370,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 146,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16372,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 145,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16374,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 145,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16380,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 145,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16382,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 144,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16384,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 144,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16390,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 144,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16392,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 143,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16394,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 143,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16400,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 143,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16402,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 142,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16404,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 142,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16410,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 142,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16412,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 141,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16414,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 141,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16420,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 141,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16422,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 140,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16424,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 140,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16430,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 140,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16432,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 139,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16434,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 139,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16440,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 139,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16442,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 138,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16444,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 138,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16450,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 138,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16452,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 137,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16454,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 137,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16460,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 137,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16462,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 136,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16464,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 136,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16470,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 136,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16472,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 135,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16474,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 135,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16480,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 135,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16482,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 134,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16484,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 134,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16490,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 134,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16492,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 133,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16494,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 133,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16500,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 133,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16502,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 132,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16504,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 132,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16510,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 132,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16512,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 131,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16514,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 131,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16520,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 131,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16522,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 130,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16524,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 130,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16530,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 130,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16532,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 129,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16534,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 129,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16540,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 129,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16542,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 128,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16544,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 128,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16550,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 128,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 16552,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 127,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16554,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 127,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16560,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 127,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16562,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 126,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16564,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 126,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16570,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 126,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16572,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 125,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16574,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 125,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16580,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 125,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16582,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 124,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16584,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 124,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16590,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 124,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16592,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 123,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16594,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 123,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16600,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 123,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16602,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 122,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16604,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 122,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16610,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 122,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16612,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 121,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16614,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 121,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16620,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 121,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16622,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 120,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16624,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 120,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16630,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 120,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16632,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 119,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16634,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 119,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16640,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 119,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16642,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 118,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16644,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 118,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16650,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 118,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16652,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 117,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16654,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 117,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16660,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 117,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16662,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 116,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16664,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 116,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16670,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 116,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16672,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 115,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16674,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 115,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16680,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 115,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16682,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 114,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16684,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 114,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16690,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 114,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16692,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 113,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16694,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 113,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16700,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 113,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16702,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 112,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16704,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 112,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16710,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 112,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16712,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 111,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16714,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 111,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16720,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 111,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16722,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 110,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16724,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 110,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16730,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 110,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16732,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 109,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16734,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 109,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16740,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 109,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16742,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 108,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16744,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 108,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16750,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 108,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16752,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 107,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16754,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 107,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16760,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 107,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16762,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 106,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16764,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 106,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16770,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 106,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16772,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 105,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16774,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 105,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16780,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 105,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16782,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 104,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16784,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 104,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16790,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 104,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16792,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 103,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16794,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 103,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16800,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 103,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16802,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 102,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16804,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 102,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16810,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 102,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16812,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 101,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16814,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 101,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16820,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 101,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16822,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 100,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16824,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 100,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16830,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 100,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16832,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 99,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16834,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 99,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16840,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 99,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16842,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 98,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16844,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 98,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16850,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 98,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16852,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 97,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16854,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 97,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16860,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 97,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16862,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 96,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16864,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 96,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16870,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 96,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16872,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 95,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16874,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 95,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16880,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 95,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16882,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 94,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16884,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 94,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16890,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 94,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16892,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 93,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16894,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 93,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16900,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 93,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16902,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 92,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16904,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 92,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16910,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 92,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16912,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 91,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16914,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 91,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16920,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 91,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16922,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 90,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16924,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 90,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16930,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 90,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16932,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 89,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16934,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 89,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16940,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 89,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16942,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 88,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16944,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 88,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16950,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 88,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16952,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 87,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16954,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 87,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16960,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 87,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16962,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 86,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16964,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 86,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16970,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 86,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16972,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 85,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16974,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 85,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16980,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 85,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16982,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 84,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16984,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 84,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16990,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 84,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16992,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 83,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 16994,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 83,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17000,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 83,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17002,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 82,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17004,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 82,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17010,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 82,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17012,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 81,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17014,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 81,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17020,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 81,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17022,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 80,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17024,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 80,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17030,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 80,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17032,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 79,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17034,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 79,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17040,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 79,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17042,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 78,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17044,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 78,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17050,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 78,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17052,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 77,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17054,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 77,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17060,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 77,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17062,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 76,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17064,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 76,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17070,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 76,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17072,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 75,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17074,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 75,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17080,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 75,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17082,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 74,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17084,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 74,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17090,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 74,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17092,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 73,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17094,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 73,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17100,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 73,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17102,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 72,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17104,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 72,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17110,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 72,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17112,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 71,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17114,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 71,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17120,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 71,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17122,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 70,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17124,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 70,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17130,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 70,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17132,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 69,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17134,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 69,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17140,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 69,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17142,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 68,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17144,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 68,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17150,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 68,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17152,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 67,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17154,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 67,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17160,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 67,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17162,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 66,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17164,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 66,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17170,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 66,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17172,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 65,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17174,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 65,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17180,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 65,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17182,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 64,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17184,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 64,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17190,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 64,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17192,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 63,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17194,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 63,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17200,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 63,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17202,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 62,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17204,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 62,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17210,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 62,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17212,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 61,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17214,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 61,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17220,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 61,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17222,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 60,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17224,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 60,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17230,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 60,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17232,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 59,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17234,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 59,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17240,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 59,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17242,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 58,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17244,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 58,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17250,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 58,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17252,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 57,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17254,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 57,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17260,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 57,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17262,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 56,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17264,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 56,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17270,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 56,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17272,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 55,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17274,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 55,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17280,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 55,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17282,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 54,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17284,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 54,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17290,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 54,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17292,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 53,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17294,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 53,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17300,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 53,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17302,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 52,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17304,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 52,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17310,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 52,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17312,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 51,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17314,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 51,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17320,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 51,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17322,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 50,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17324,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 50,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17330,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 50,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17332,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 49,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17334,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 49,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17340,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 49,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17342,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 48,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17344,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 48,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17350,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 48,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17352,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 47,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17354,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 47,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17360,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 47,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17362,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 46,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17364,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 46,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17370,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 46,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17372,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 45,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17374,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 45,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17380,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 45,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17382,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 44,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17384,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 44,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17390,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 44,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17392,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 43,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17394,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 43,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17400,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 43,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17402,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 42,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17404,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 42,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17410,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 42,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17412,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 41,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17414,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 41,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17420,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 41,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17422,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 40,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17424,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 40,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17430,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 40,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17432,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 39,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17434,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 39,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17440,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 39,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17442,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 38,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17444,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 38,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17450,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 38,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17452,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 37,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17454,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 37,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17460,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 37,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17462,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 36,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17464,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 36,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17470,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 36,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17472,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 35,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17474,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 35,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17480,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 35,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17482,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 34,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17484,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 34,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17490,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 34,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17492,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 33,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17494,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 33,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17500,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 33,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17502,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 32,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17504,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 32,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17510,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 32,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17512,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 31,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17514,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 31,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17520,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 31,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17522,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 30,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17524,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 30,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17530,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 30,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17532,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 29,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17534,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 29,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17540,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 29,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17542,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 28,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17544,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 28,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17550,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 28,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17552,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 27,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17554,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 27,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17560,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 27,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17562,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 26,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17564,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 26,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17570,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 26,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17572,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 25,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17574,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 25,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17580,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 25,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17582,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 24,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17584,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 24,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17590,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 24,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17592,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 23,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17594,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 23,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17600,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 23,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17602,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 22,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17604,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 22,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17610,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 22,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17612,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 21,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17614,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 21,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17620,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 21,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17622,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 20,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17624,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 20,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17630,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 20,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17632,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 19,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17634,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 19,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17640,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 19,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17642,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 18,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17644,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 18,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17650,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 18,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17652,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 17,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17654,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 17,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17660,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 17,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17662,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 16,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17664,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 16,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17670,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 16,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17672,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 15,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17674,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 15,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17680,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 15,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17682,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 14,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17684,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 14,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17690,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 14,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17692,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 13,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17694,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 13,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17700,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 13,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17702,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 12,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17704,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 12,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17710,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 12,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17712,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 11,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17714,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 11,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17720,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 11,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17722,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 10,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17724,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 10,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17730,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 10,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17732,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 9,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17734,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 9,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17740,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 9,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17742,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 8,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17744,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 8,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17750,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 8,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17752,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 7,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17754,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 7,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17760,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 7,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17762,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 6,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17764,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 6,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17770,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 6,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17772,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 5,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17774,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 5,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17780,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 5,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17782,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 4,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17784,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 4,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17790,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 4,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17792,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 3,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17794,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 3,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17800,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 3,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17802,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 2,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17804,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 2,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17810,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 2,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17812,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 1,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17814,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 1,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17820,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 1,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17822,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 0,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17824,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 1,
    y: 0,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17830,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 0,
    pc: 58779,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17832,
}
e59b -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 0,
    pc: 58780,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17834,
}
e59c -> 10
Instruction { opcode: Bpl(Bpl), addr_mode: Relative(-10), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 0,
    pc: 58772,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17836,
}
e594 -> 86
Instruction { opcode: Stx(Stx), addr_mode: ZeroPage(1), cycles: 3 }
Cpu {
    acc: 0,
    x: 0,
    y: 0,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 17839,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 255,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17841,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 255,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17847,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 255,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17849,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 254,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17851,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 254,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17857,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 254,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17859,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 253,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17861,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 253,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17867,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 253,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17869,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 252,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17871,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 252,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17877,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 252,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17879,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 251,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17881,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 251,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17887,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 251,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17889,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 250,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17891,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 250,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17897,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 250,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17899,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 249,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17901,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 249,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17907,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 249,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17909,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 248,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17911,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 248,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17917,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 248,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17919,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 247,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17921,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 247,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17927,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 247,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17929,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 246,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17931,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 246,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17937,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 246,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17939,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 245,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17941,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 245,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17947,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 245,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17949,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 244,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17951,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 244,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17957,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 244,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17959,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 243,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17961,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 243,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17967,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 243,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17969,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 242,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17971,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 242,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17977,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 242,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17979,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 241,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17981,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 241,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17987,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 241,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17989,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 240,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17991,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 240,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17997,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 240,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 17999,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 239,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18001,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 239,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18007,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 239,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18009,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 238,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18011,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 238,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18017,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 238,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18019,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 237,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18021,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 237,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18027,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 237,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18029,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 236,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18031,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 236,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18037,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 236,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18039,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 235,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18041,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 235,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18047,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 235,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18049,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 234,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18051,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 234,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18057,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 234,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18059,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 233,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18061,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 233,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18067,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 233,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18069,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 232,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18071,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 232,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18077,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 232,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18079,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 231,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18081,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 231,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18087,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 231,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18089,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 230,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18091,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 230,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18097,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 230,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18099,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 229,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18101,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 229,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18107,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 229,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18109,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 228,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18111,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 228,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18117,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 228,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18119,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 227,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18121,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 227,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18127,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 227,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18129,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 226,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18131,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 226,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18137,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 226,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18139,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 225,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18141,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 225,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18147,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 225,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18149,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 224,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18151,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 224,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18157,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 224,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18159,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 223,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18161,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 223,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18167,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 223,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18169,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 222,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18171,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 222,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18177,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 222,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18179,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 221,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18181,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 221,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18187,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 221,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18189,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 220,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18191,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 220,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18197,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 220,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18199,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 219,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18201,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 219,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18207,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 219,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18209,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 218,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18211,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 218,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18217,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 218,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18219,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 217,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18221,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 217,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18227,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 217,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18229,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 216,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18231,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 216,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18237,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 216,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18239,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 215,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18241,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 215,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18247,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 215,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18249,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 214,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18251,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 214,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18257,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 214,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18259,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 213,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18261,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 213,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18267,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 213,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18269,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 212,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18271,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 212,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18277,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 212,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18279,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 211,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18281,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 211,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18287,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 211,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18289,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 210,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18291,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 210,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18297,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 210,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18299,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 209,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18301,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 209,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18307,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 209,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18309,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 208,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18311,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 208,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18317,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 208,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18319,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 207,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18321,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 207,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18327,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 207,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18329,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 206,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18331,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 206,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18337,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 206,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18339,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 205,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18341,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 205,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18347,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 205,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18349,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 204,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18351,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 204,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18357,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 204,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18359,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 203,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18361,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 203,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18367,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 203,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18369,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 202,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18371,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 202,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18377,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 202,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18379,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 201,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18381,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 201,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18387,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 201,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18389,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 200,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18391,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 200,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18397,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 200,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18399,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 199,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18401,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 199,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18407,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 199,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18409,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 198,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18411,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 198,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18417,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 198,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18419,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 197,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18421,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 197,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18427,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 197,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18429,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 196,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18431,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 196,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18437,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 196,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18439,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 195,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18441,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 195,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18447,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 195,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18449,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 194,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18451,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 194,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18457,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 194,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18459,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 193,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18461,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 193,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18467,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 193,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18469,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 192,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18471,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 192,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18477,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 192,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18479,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 191,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18481,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 191,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18487,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 191,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18489,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 190,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18491,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 190,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18497,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 190,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18499,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 189,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18501,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 189,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18507,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 189,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18509,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 188,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18511,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 188,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18517,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 188,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18519,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 187,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18521,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 187,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18527,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 187,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18529,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 186,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18531,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 186,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18537,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 186,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18539,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 185,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18541,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 185,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18547,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 185,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18549,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 184,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18551,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 184,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18557,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 184,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18559,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 183,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18561,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 183,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18567,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 183,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18569,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 182,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18571,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 182,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18577,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 182,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18579,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 181,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18581,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 181,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18587,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 181,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18589,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 180,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18591,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 180,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18597,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 180,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18599,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 179,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18601,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 179,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18607,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 179,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18609,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 178,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18611,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 178,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18617,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 178,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18619,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 177,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18621,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 177,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18627,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 177,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18629,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 176,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18631,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 176,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18637,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 176,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18639,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 175,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18641,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 175,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18647,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 175,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18649,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 174,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18651,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 174,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18657,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 174,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18659,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 173,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18661,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 173,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18667,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 173,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18669,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 172,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18671,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 172,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18677,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 172,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18679,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 171,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18681,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 171,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18687,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 171,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18689,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 170,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18691,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 170,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18697,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 170,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18699,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 169,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18701,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 169,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18707,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 169,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18709,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 168,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18711,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 168,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18717,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 168,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18719,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 167,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18721,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 167,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18727,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 167,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18729,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 166,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18731,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 166,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18737,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 166,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18739,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 165,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18741,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 165,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18747,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 165,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18749,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 164,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18751,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 164,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18757,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 164,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18759,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 163,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18761,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 163,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18767,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 163,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18769,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 162,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18771,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 162,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18777,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 162,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18779,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 161,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18781,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 161,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18787,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 161,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18789,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 160,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18791,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 160,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18797,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 160,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18799,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 159,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18801,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 159,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18807,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 159,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18809,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 158,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18811,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 158,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18817,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 158,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18819,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 157,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18821,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 157,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18827,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 157,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18829,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 156,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18831,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 156,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18837,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 156,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18839,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 155,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18841,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 155,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18847,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 155,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18849,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 154,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18851,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 154,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18857,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 154,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18859,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 153,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18861,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 153,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18867,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 153,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18869,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 152,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18871,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 152,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18877,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 152,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18879,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 151,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18881,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 151,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18887,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 151,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18889,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 150,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18891,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 150,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18897,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 150,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18899,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 149,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18901,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 149,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18907,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 149,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18909,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 148,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18911,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 148,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18917,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 148,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18919,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 147,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18921,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 147,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18927,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 147,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18929,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 146,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18931,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 146,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18937,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 146,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18939,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 145,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18941,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 145,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18947,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 145,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18949,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 144,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18951,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 144,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18957,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 144,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18959,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 143,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18961,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 143,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18967,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 143,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18969,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 142,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18971,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 142,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18977,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 142,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18979,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 141,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18981,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 141,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18987,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 141,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18989,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 140,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18991,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 140,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18997,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 140,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 18999,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 139,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19001,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 139,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19007,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 139,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19009,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 138,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19011,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 138,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19017,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 138,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19019,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 137,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19021,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 137,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19027,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 137,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19029,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 136,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19031,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 136,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19037,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 136,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19039,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 135,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19041,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 135,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19047,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 135,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19049,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 134,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19051,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 134,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19057,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 134,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19059,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 133,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19061,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 133,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19067,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 133,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19069,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 132,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19071,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 132,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19077,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 132,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19079,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 131,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19081,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 131,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19087,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 131,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19089,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 130,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19091,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 130,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19097,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 130,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19099,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 129,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19101,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 129,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19107,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 129,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19109,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 128,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19111,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 128,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19117,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 128,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 19119,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 127,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19121,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 127,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19127,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 127,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19129,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 126,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19131,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 126,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19137,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 126,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19139,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 125,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19141,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 125,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19147,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 125,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19149,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 124,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19151,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 124,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19157,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 124,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19159,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 123,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19161,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 123,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19167,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 123,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19169,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 122,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19171,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 122,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19177,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 122,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19179,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 121,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19181,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 121,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19187,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 121,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19189,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 120,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19191,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 120,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19197,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 120,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19199,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 119,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19201,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 119,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19207,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 119,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19209,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 118,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19211,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 118,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19217,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 118,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19219,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 117,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19221,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 117,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19227,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 117,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19229,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 116,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19231,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 116,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19237,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 116,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19239,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 115,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19241,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 115,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19247,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 115,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19249,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 114,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19251,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 114,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19257,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 114,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19259,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 113,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19261,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 113,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19267,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 113,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19269,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 112,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19271,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cycles 6392
Cycles 6394
Cycles 6396
Cycles 6402
Cycles 6404
Cycles 6406
Cycles 6412
Cycles 6414
Cycles 6416
Cycles 6422
Cycles 6424
Cycles 6426
Cycles 6432
Cycles 6434
Cycles 6436
Cycles 6442
Cycles 6444
Cycles 6446
Cycles 6452
Cycles 6454
Cycles 6456
Cycles 6462
Cycles 6464
Cycles 6466
Cycles 6472
Cycles 6474
Cycles 6476
Cycles 6482
Cycles 6484
Cycles 6486
Cycles 6492
Cycles 6494
Cycles 6496
Cycles 6502
Cycles 6504
Cycles 6506
Cycles 6512
Cycles 6514
Cycles 6516
Cycles 6522
Cycles 6524
Cycles 6526
Cycles 6532
Cycles 6534
Cycles 6536
Cycles 6542
Cycles 6544
Cycles 6546
Cycles 6552
Cycles 6554
Cycles 6556
Cycles 6562
Cycles 6564
Cycles 6566
Cycles 6572
Cycles 6574
Cycles 6576
Cycles 6582
Cycles 6584
Cycles 6586
Cycles 6592
Cycles 6594
Cycles 6596
Cycles 6602
Cycles 6604
Cycles 6606
Cycles 6612
Cycles 6614
Cycles 6616
Cycles 6622
Cycles 6624
Cycles 6626
Cycles 6632
Cycles 6634
Cycles 6636
Cycles 6642
Cycles 6644
Cycles 6646
Cycles 6652
Cycles 6654
Cycles 6656
Cycles 6662
Cycles 6664
Cycles 6666
Cycles 6672
Cycles 6674
Cycles 6676
Cycles 6682
Cycles 6684
Cycles 6686
Cycles 6692
Cycles 6694
Cycles 6696
Cycles 6702
Cycles 6704
Cycles 6706
Cycles 6712
Cycles 6714
Cycles 6716
Cycles 6722
Cycles 6724
Cycles 6726
Cycles 6732
Cycles 6734
Cycles 6736
Cycles 6742
Cycles 6744
Cycles 6746
Cycles 6752
Cycles 6754
Cycles 6756
Cycles 6762
Cycles 6764
Cycles 6766
Cycles 6772
Cycles 6774
Cycles 6776
Cycles 6782
Cycles 6784
Cycles 6786
Cycles 6792
Cycles 6794
Cycles 6796
Cycles 6802
Cycles 6804
Cycles 6806
Cycles 6812
Cycles 6814
Cycles 6816
Cycles 6822
Cycles 6824
Cycles 6826
Cycles 6832
Cycles 6834
Cycles 6836
Cycles 6842
Cycles 6844
Cycles 6846
Cycles 6852
Cycles 6854
Cycles 6856
Cycles 6862
Cycles 6864
Cycles 6866
Cycles 6872
Cycles 6874
Cycles 6876
Cycles 6882
Cycles 6884
Cycles 6886
Cycles 6892
Cycles 6894
Cycles 6896
Cycles 6902
Cycles 6904
Cycles 6906
Cycles 6912
Cycles 6914
Cycles 6916
Cycles 6922
Cycles 6924
Cycles 6926
Cycles 6932
Cycles 6934
Cycles 6936
Cycles 6942
Cycles 6944
Cycles 6946
Cycles 6952
Cycles 6954
Cycles 6956
Cycles 6962
Cycles 6964
Cycles 6966
Cycles 6972
Cycles 6974
Cycles 6976
Cycles 6982
Cycles 6984
Cycles 6986
Cycles 6992
Cycles 6994
Cycles 6996
Cycles 7002
Cycles 7004
Cycles 7006
Cycles 7012
Cycles 7014
Cycles 7016
Cycles 7022
Cycles 7024
Cycles 7026
Cycles 7032
Cycles 7034
Cycles 7036
Cycles 7042
Cycles 7044
Cycles 7046
Cycles 7052
Cycles 7054
Cycles 7056
Cycles 7062
Cycles 7064
Cycles 7066
Cycles 7072
Cycles 7074
Cycles 7076
Cycles 7082
Cycles 7084
Cycles 7086
Cycles 7092
Cycles 7094
Cycles 7096
Cycles 7102
Cycles 7104
Cycles 7106
Cycles 7112
Cycles 7114
Cycles 7116
Cycles 7122
Cycles 7124
Cycles 7126
Cycles 7132
Cycles 7134
Cycles 7136
Cycles 7142
Cycles 7144
Cycles 7146
Cycles 7152
Cycles 7154
Cycles 7156
Cycles 7162
Cycles 7164
Cycles 7166
Cycles 7172
Cycles 7174
Cycles 7176
Cycles 7182
Cycles 7184
Cycles 7186
Cycles 7192
Cycles 7194
Cycles 7196
Cycles 7202
Cycles 7204
Cycles 7206
Cycles 7212
Cycles 7214
Cycles 7216
Cycles 7222
Cycles 7224
Cycles 7226
Cycles 7232
Cycles 7234
Cycles 7236
Cycles 7242
Cycles 7244
Cycles 7246
Cycles 7252
Cycles 7254
Cycles 7256
Cycles 7262
Cycles 7264
Cycles 7266
Cycles 7272
Cycles 7274
Cycles 7276
Cycles 7282
Cycles 7284
Cycles 7286
Cycles 7292
Cycles 7294
Cycles 7296
Cycles 7302
Cycles 7304
Cycles 7306
Cycles 7312
Cycles 7314
Cycles 7316
Cycles 7322
Cycles 7324
Cycles 7326
Cycles 7332
Cycles 7334
Cycles 7336
Cycles 7342
Cycles 7344
Cycles 7346
Cycles 7352
Cycles 7354
Cycles 7356
Cycles 7362
Cycles 7364
Cycles 7366
Cycles 7372
Cycles 7374
Cycles 7376
Cycles 7382
Cycles 7384
Cycles 7386
Cycles 7392
Cycles 7394
Cycles 7396
Cycles 7402
Cycles 7404
Cycles 7406
Cycles 7412
Cycles 7414
Cycles 7416
Cycles 7422
Cycles 7424
Cycles 7426
Cycles 7432
Cycles 7434
Cycles 7436
Cycles 7442
Cycles 7444
Cycles 7446
Cycles 7452
Cycles 7454
Cycles 7456
Cycles 7462
Cycles 7464
Cycles 7466
Cycles 7472
Cycles 7474
Cycles 7476
Cycles 7482
Cycles 7484
Cycles 7486
Cycles 7492
Cycles 7494
Cycles 7496
Cycles 7502
Cycles 7504
Cycles 7506
Cycles 7512
Cycles 7514
Cycles 7516
Cycles 7522
Cycles 7524
Cycles 7526
Cycles 7532
Cycles 7534
Cycles 7536
Cycles 7542
Cycles 7544
Cycles 7546
Cycles 7552
Cycles 7554
Cycles 7556
Cycles 7562
Cycles 7564
Cycles 7566
Cycles 7568
Cycles 7571
Cycles 7573
Cycles 7579
Cycles 7581
Cycles 7583
Cycles 7589
Cycles 7591
Cycles 7593
Cycles 7599
Cycles 7601
Cycles 7603
Cycles 7609
Cycles 7611
Cycles 7613
Cycles 7619
Cycles 7621
Cycles 7623
Cycles 7629
Cycles 7631
Cycles 7633
Cycles 7639
Cycles 7641
Cycles 7643
Cycles 7649
Cycles 7651
Cycles 7653
Cycles 7659
Cycles 7661
Cycles 7663
Cycles 7669
Cycles 7671
Cycles 7673
Cycles 7679
Cycles 7681
Cycles 7683
Cycles 7689
Cycles 7691
Cycles 7693
Cycles 7699
Cycles 7701
Cycles 7703
Cycles 7709
Cycles 7711
Cycles 7713
Cycles 7719
Cycles 7721
Cycles 7723
Cycles 7729
Cycles 7731
Cycles 7733
Cycles 7739
Cycles 7741
Cycles 7743
Cycles 7749
Cycles 7751
Cycles 7753
Cycles 7759
Cycles 7761
Cycles 7763
Cycles 7769
Cycles 7771
Cycles 7773
Cycles 7779
Cycles 7781
Cycles 7783
Cycles 7789
Cycles 7791
Cycles 7793
Cycles 7799
Cycles 7801
Cycles 7803
Cycles 7809
Cycles 7811
Cycles 7813
Cycles 7819
Cycles 7821
Cycles 7823
Cycles 7829
Cycles 7831
Cycles 7833
Cycles 7839
Cycles 7841
Cycles 7843
Cycles 7849
Cycles 7851
Cycles 7853
Cycles 7859
Cycles 7861
Cycles 7863
Cycles 7869
Cycles 7871
Cycles 7873
Cycles 7879
Cycles 7881
Cycles 7883
Cycles 7889
Cycles 7891
Cycles 7893
Cycles 7899
Cycles 7901
Cycles 7903
Cycles 7909
Cycles 7911
Cycles 7913
Cycles 7919
Cycles 7921
Cycles 7923
Cycles 7929
Cycles 7931
Cycles 7933
Cycles 7939
Cycles 7941
Cycles 7943
Cycles 7949
Cycles 7951
Cycles 7953
Cycles 7959
Cycles 7961
Cycles 7963
Cycles 7969
Cycles 7971
Cycles 7973
Cycles 7979
Cycles 7981
Cycles 7983
Cycles 7989
Cycles 7991
Cycles 7993
Cycles 7999
Cycles 8001
Cycles 8003
Cycles 8009
Cycles 8011
Cycles 8013
Cycles 8019
Cycles 8021
Cycles 8023
Cycles 8029
Cycles 8031
Cycles 8033
Cycles 8039
Cycles 8041
Cycles 8043
Cycles 8049
Cycles 8051
Cycles 8053
Cycles 8059
Cycles 8061
Cycles 8063
Cycles 8069
Cycles 8071
Cycles 8073
Cycles 8079
Cycles 8081
Cycles 8083
Cycles 8089
Cycles 8091
Cycles 8093
Cycles 8099
Cycles 8101
Cycles 8103
Cycles 8109
Cycles 8111
Cycles 8113
Cycles 8119
Cycles 8121
Cycles 8123
Cycles 8129
Cycles 8131
Cycles 8133
Cycles 8139
Cycles 8141
Cycles 8143
Cycles 8149
Cycles 8151
Cycles 8153
Cycles 8159
Cycles 8161
Cycles 8163
Cycles 8169
Cycles 8171
Cycles 8173
Cycles 8179
Cycles 8181
Cycles 8183
Cycles 8189
Cycles 8191
Cycles 8193
Cycles 8199
Cycles 8201
Cycles 8203
Cycles 8209
Cycles 8211
Cycles 8213
Cycles 8219
Cycles 8221
Cycles 8223
Cycles 8229
Cycles 8231
Cycles 8233
Cycles 8239
Cycles 8241
Cycles 8243
Cycles 8249
Cycles 8251
Cycles 8253
Cycles 8259
Cycles 8261
Cycles 8263
Cycles 8269
Cycles 8271
Cycles 8273
Cycles 8279
Cycles 8281
Cycles 8283
Cycles 8289
Cycles 8291
Cycles 8293
Cycles 8299
Cycles 8301
Cycles 8303
Cycles 8309
Cycles 8311
Cycles 8313
Cycles 8319
Cycles 8321
Cycles 8323
Cycles 8329
Cycles 8331
Cycles 8333
Cycles 8339
Cycles 8341
Cycles 8343
Cycles 8349
Cycles 8351
Cycles 8353
Cycles 8359
Cycles 8361
Cycles 8363
Cycles 8369
Cycles 8371
Cycles 8373
Cycles 8379
Cycles 8381
Cycles 8383
Cycles 8389
Cycles 8391
Cycles 8393
Cycles 8399
Cycles 8401
Cycles 8403
Cycles 8409
Cycles 8411
Cycles 8413
Cycles 8419
Cycles 8421
Cycles 8423
Cycles 8429
Cycles 8431
Cycles 8433
Cycles 8439
Cycles 8441
Cycles 8443
Cycles 8449
Cycles 8451
Cycles 8453
Cycles 8459
Cycles 8461
Cycles 8463
Cycles 8469
Cycles 8471
Cycles 8473
Cycles 8479
Cycles 8481
Cycles 8483
Cycles 8489
Cycles 8491
Cycles 8493
Cycles 8499
Cycles 8501
Cycles 8503
Cycles 8509
Cycles 8511
Cycles 8513
Cycles 8519
Cycles 8521
Cycles 8523
Cycles 8529
Cycles 8531
Cycles 8533
Cycles 8539
Cycles 8541
Cycles 8543
Cycles 8549
Cycles 8551
Cycles 8553
Cycles 8559
Cycles 8561
Cycles 8563
Cycles 8569
Cycles 8571
Cycles 8573
Cycles 8579
Cycles 8581
Cycles 8583
Cycles 8589
Cycles 8591
Cycles 8593
Cycles 8599
Cycles 8601
Cycles 8603
Cycles 8609
Cycles 8611
Cycles 8613
Cycles 8619
Cycles 8621
Cycles 8623
Cycles 8629
Cycles 8631
Cycles 8633
Cycles 8639
Cycles 8641
Cycles 8643
Cycles 8649
Cycles 8651
Cycles 8653
Cycles 8659
Cycles 8661
Cycles 8663
Cycles 8669
Cycles 8671
Cycles 8673
Cycles 8679
Cycles 8681
Cycles 8683
Cycles 8689
Cycles 8691
Cycles 8693
Cycles 8699
Cycles 8701
Cycles 8703
Cycles 8709
Cycles 8711
Cycles 8713
Cycles 8719
Cycles 8721
Cycles 8723
Cycles 8729
Cycles 8731
Cycles 8733
Cycles 8739
Cycles 8741
Cycles 8743
Cycles 8749
Cycles 8751
Cycles 8753
Cycles 8759
Cycles 8761
Cycles 8763
Cycles 8769
Cycles 8771
Cycles 8773
Cycles 8779
Cycles 8781
Cycles 8783
Cycles 8789
Cycles 8791
Cycles 8793
Cycles 8799
Cycles 8801
Cycles 8803
Cycles 8809
Cycles 8811
Cycles 8813
Cycles 8819
Cycles 8821
Cycles 8823
Cycles 8829
Cycles 8831
Cycles 8833
Cycles 8839
Cycles 8841
Cycles 8843
Cycles 8849
Cycles 8851
Cycles 8853
Cycles 8859
Cycles 8861
Cycles 8863
Cpu {
    acc: 0,
    x: 0,
    y: 112,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19277,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 112,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19279,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 111,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19281,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 111,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19287,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 111,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19289,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 110,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19291,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 110,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19297,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 110,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19299,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 109,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19301,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 109,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19307,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 109,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19309,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 108,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19311,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 108,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19317,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 108,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19319,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 107,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19321,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 107,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19327,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 107,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19329,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 106,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19331,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 106,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19337,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 106,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19339,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 105,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19341,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 105,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19347,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 105,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19349,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 104,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19351,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 104,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19357,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 104,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19359,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 103,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19361,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 103,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19367,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 103,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19369,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 102,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19371,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 102,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19377,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 102,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19379,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 101,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19381,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 101,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19387,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 101,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19389,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 100,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19391,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 100,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19397,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 100,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19399,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 99,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19401,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 99,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19407,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 99,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19409,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 98,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19411,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 98,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19417,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 98,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19419,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 97,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19421,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 97,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19427,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 97,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19429,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 96,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19431,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 96,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19437,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 96,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19439,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 95,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19441,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 95,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19447,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 95,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19449,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 94,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19451,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 94,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19457,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 94,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19459,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 93,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19461,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 93,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19467,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 93,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19469,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 92,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19471,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 92,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19477,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 92,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19479,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 91,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19481,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 91,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19487,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 91,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19489,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 90,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19491,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 90,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19497,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 90,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19499,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 89,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19501,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 89,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19507,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 89,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19509,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 88,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19511,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 88,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19517,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 88,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19519,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 87,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19521,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 87,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19527,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 87,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19529,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 86,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19531,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 86,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19537,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 86,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19539,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 85,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19541,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 85,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19547,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 85,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19549,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 84,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19551,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 84,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19557,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 84,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19559,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 83,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19561,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 83,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19567,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 83,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19569,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 82,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19571,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 82,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19577,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 82,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19579,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 81,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19581,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 81,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19587,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 81,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19589,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 80,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19591,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 80,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19597,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 80,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19599,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 79,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19601,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 79,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19607,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 79,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19609,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 78,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19611,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 78,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19617,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 78,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19619,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 77,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19621,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 77,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19627,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 77,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19629,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 76,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19631,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 76,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19637,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 76,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19639,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 75,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19641,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 75,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19647,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 75,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19649,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 74,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19651,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 74,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19657,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 74,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19659,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 73,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19661,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 73,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19667,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 73,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19669,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 72,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19671,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 72,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19677,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 72,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19679,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 71,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19681,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 71,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19687,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 71,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19689,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 70,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19691,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 70,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19697,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 70,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19699,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 69,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19701,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 69,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19707,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 69,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19709,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 68,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19711,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 68,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19717,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 68,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19719,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 67,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19721,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 67,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19727,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 67,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19729,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 66,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19731,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 66,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19737,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 66,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19739,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 65,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19741,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 65,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19747,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 65,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19749,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 64,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19751,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 64,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19757,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 64,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19759,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 63,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19761,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 63,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19767,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 63,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19769,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 62,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19771,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 62,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19777,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 62,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19779,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 61,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19781,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 61,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19787,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 61,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19789,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 60,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19791,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 60,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19797,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 60,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19799,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 59,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19801,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 59,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19807,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 59,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19809,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 58,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19811,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 58,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19817,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 58,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19819,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 57,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19821,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 57,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19827,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 57,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19829,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 56,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19831,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 56,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19837,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 56,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19839,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 55,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19841,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 55,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19847,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 55,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19849,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 54,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19851,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 54,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19857,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 54,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19859,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 53,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19861,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 53,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19867,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 53,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19869,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 52,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19871,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 52,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19877,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 52,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19879,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 51,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19881,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 51,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19887,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 51,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19889,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 50,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19891,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 50,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19897,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 50,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19899,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 49,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19901,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 49,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19907,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 49,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19909,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 48,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19911,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 48,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19917,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 48,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19919,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 47,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19921,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 47,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19927,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 47,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19929,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 46,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19931,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 46,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19937,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 46,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19939,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 45,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19941,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 45,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19947,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 45,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19949,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 44,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19951,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 44,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19957,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 44,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19959,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 43,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19961,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 43,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19967,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 43,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19969,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 42,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19971,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 42,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19977,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 42,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19979,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 41,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19981,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 41,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19987,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 41,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19989,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 40,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19991,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 40,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19997,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 40,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 19999,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 39,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20001,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 39,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20007,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 39,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20009,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 38,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20011,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 38,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20017,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 38,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20019,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 37,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20021,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 37,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20027,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 37,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20029,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 36,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20031,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 36,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20037,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 36,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20039,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 35,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20041,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 35,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20047,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 35,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20049,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 34,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20051,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 34,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20057,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 34,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20059,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 33,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20061,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 33,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20067,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 33,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20069,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 32,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20071,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 32,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20077,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 32,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20079,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 31,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20081,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 31,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20087,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 31,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20089,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 30,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20091,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 30,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20097,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 30,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20099,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 29,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20101,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 29,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20107,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 29,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20109,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 28,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20111,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 28,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20117,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 28,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20119,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 27,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20121,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 27,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20127,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 27,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20129,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 26,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20131,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 26,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20137,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 26,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20139,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 25,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20141,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 25,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20147,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 25,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20149,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 24,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20151,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 24,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20157,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 24,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20159,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 23,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20161,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 23,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20167,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 23,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20169,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 22,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20171,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 22,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20177,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 22,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20179,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 21,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20181,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 21,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20187,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 21,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20189,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 20,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20191,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 20,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20197,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 20,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20199,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 19,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20201,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 19,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20207,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 19,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20209,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 18,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20211,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 18,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20217,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 18,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20219,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 17,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20221,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 17,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20227,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 17,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20229,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 16,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20231,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 16,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20237,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 16,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20239,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 15,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20241,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 15,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20247,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 15,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20249,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 14,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20251,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 14,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20257,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 14,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20259,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 13,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20261,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 13,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20267,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 13,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20269,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 12,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20271,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 12,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20277,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 12,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20279,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 11,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20281,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 11,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20287,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 11,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20289,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 10,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20291,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 10,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20297,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 10,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20299,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 9,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20301,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 9,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20307,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 9,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20309,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 8,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20311,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 8,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20317,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 8,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20319,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 7,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20321,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 7,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20327,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 7,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20329,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 6,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20331,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 6,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20337,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 6,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20339,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 5,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20341,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 5,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20347,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 5,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20349,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 4,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20351,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 4,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20357,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 4,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20359,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 3,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20361,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 3,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20367,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 3,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20369,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 2,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20371,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 2,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20377,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 2,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20379,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 1,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20381,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 1,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20387,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 1,
    pc: 58774,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20389,
}
e596 -> 88
Instruction { opcode: Dey(Dey), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 0,
    pc: 58775,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20391,
}
e597 -> 91
Instruction { opcode: Sta(Sta), addr_mode: IndirectIndexedY(0), cycles: 6 }
Cpu {
    acc: 0,
    x: 0,
    y: 0,
    pc: 58777,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20397,
}
e599 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 0,
    pc: 58779,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20399,
}
e59b -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58780,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20401,
}
e59c -> 10
Instruction { opcode: Bpl(Bpl), addr_mode: Relative(-10), cycles: 2 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58782,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20403,
}
e59e -> 2c
Instruction { opcode: Bit(Bit), addr_mode: Absolute(8194), cycles: 4 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58785,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20407,
}
e5a1 -> 10
Instruction { opcode: Bpl(Bpl), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58787,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20409,
}
e5a3 -> 2c
Instruction { opcode: Bit(Bit), addr_mode: Absolute(8194), cycles: 4 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58790,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20413,
}
e5a6 -> 10
Instruction { opcode: Bpl(Bpl), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58792,
    s: 255,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20415,
}
e5a8 -> 20
Instruction { opcode: Jsr(Jsr), addr_mode: Absolute(58512), cycles: 4 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58512,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20419,
}
e490 -> 20
Instruction { opcode: Jsr(Jsr), addr_mode: Absolute(58605), cycles: 4 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58605,
    s: 251,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20423,
}
e4ed -> 20
Instruction { opcode: Jsr(Jsr), addr_mode: Absolute(58503), cycles: 4 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58503,
    s: 249,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20427,
}
e487 -> 2c
Instruction { opcode: Bit(Bit), addr_mode: Absolute(8194), cycles: 4 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58506,
    s: 249,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20431,
}
e48a -> 2c
Instruction { opcode: Bit(Bit), addr_mode: Absolute(8194), cycles: 4 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58509,
    s: 249,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20435,
}
e48d -> 10
Instruction { opcode: Bpl(Bpl), addr_mode: Relative(-5), cycles: 2 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58511,
    s: 249,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20437,
}
e48f -> 60
Instruction { opcode: Rts(Rts), addr_mode: Implied, cycles: 6 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58608,
    s: 251,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20443,
}
e4f0 -> a9
Instruction { opcode: Lda(Lda), addr_mode: Immediate(0), cycles: 2 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58610,
    s: 251,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20445,
}
e4f2 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8193), cycles: 4 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58613,
    s: 251,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20449,
}
e4f5 -> 60
Instruction { opcode: Rts(Rts), addr_mode: Implied, cycles: 6 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58515,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20455,
}
e493 -> a9
Instruction { opcode: Lda(Lda), addr_mode: Immediate(0), cycles: 2 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58517,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20457,
}
e495 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8192), cycles: 4 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58520,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20461,
}
e498 -> a9
Instruction { opcode: Lda(Lda), addr_mode: Immediate(63), cycles: 2 }
Cpu {
    acc: 63,
    x: 255,
    y: 0,
    pc: 58522,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20463,
}
e49a -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8198), cycles: 4 }
Cpu {
    acc: 63,
    x: 255,
    y: 0,
    pc: 58525,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20467,
}
e49d -> a9
Instruction { opcode: Lda(Lda), addr_mode: Immediate(0), cycles: 2 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58527,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20469,
}
e49f -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8198), cycles: 4 }
Cpu {
    acc: 0,
    x: 255,
    y: 0,
    pc: 58530,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20473,
}
e4a2 -> a9
Instruction { opcode: Lda(Lda), addr_mode: Immediate(15), cycles: 2 }
Cpu {
    acc: 15,
    x: 255,
    y: 0,
    pc: 58532,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20475,
}
e4a4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 15,
    x: 255,
    y: 0,
    pc: 58535,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20479,
}
e4a7 -> a9
Instruction { opcode: Lda(Lda), addr_mode: Immediate(48), cycles: 2 }
Cpu {
    acc: 48,
    x: 255,
    y: 0,
    pc: 58537,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20481,
}
e4a9 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 48,
    x: 255,
    y: 0,
    pc: 58540,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20485,
}
e4ac -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 48,
    x: 255,
    y: 0,
    pc: 58543,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20489,
}
e4af -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 48,
    x: 255,
    y: 0,
    pc: 58546,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20493,
}
e4b2 -> a9
Instruction { opcode: Lda(Lda), addr_mode: Immediate(32), cycles: 2 }
Cpu {
    acc: 32,
    x: 255,
    y: 0,
    pc: 58548,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20495,
}
e4b4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8198), cycles: 4 }
Cpu {
    acc: 32,
    x: 255,
    y: 0,
    pc: 58551,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20499,
}
e4b7 -> a2
Instruction { opcode: Ldx(Ldx), addr_mode: Immediate(0), cycles: 2 }
Cpu {
    acc: 32,
    x: 0,
    y: 0,
    pc: 58553,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20501,
}
e4b9 -> 8e
Instruction { opcode: Stx(Stx), addr_mode: Absolute(8198), cycles: 4 }
Cpu {
    acc: 32,
    x: 0,
    y: 0,
    pc: 58556,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 20505,
}
e4bc -> a2
Instruction { opcode: Ldx(Ldx), addr_mode: Immediate(240), cycles: 2 }
Cpu {
    acc: 32,
    x: 240,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20507,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 240,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20511,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 240,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20515,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 240,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20519,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 240,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20523,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 239,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20525,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 239,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20527,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 239,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20531,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 239,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20535,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 239,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20539,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 239,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20543,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 238,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20545,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 238,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20547,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 238,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20551,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 238,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20555,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 238,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20559,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 238,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20563,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 237,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20565,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 237,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20567,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 237,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20571,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 237,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20575,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 237,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20579,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 237,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20583,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 236,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20585,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 236,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20587,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 236,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20591,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 236,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20595,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 236,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20599,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 236,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20603,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 235,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20605,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 235,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20607,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 235,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20611,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 235,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20615,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 235,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20619,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 235,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20623,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 234,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20625,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 234,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20627,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 234,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20631,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 234,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20635,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 234,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20639,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 234,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20643,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 233,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20645,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 233,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20647,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 233,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20651,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 233,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20655,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 233,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20659,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 233,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20663,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 232,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20665,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 232,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20667,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 232,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20671,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 232,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20675,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 232,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20679,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 232,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20683,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 231,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20685,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 231,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20687,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 231,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20691,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 231,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20695,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 231,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20699,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 231,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20703,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 230,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20705,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 230,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20707,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 230,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20711,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 230,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20715,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 230,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20719,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 230,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20723,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 229,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20725,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 229,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20727,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 229,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20731,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 229,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20735,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 229,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20739,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 229,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20743,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 228,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20745,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 228,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20747,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 228,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20751,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 228,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20755,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 228,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20759,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 228,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20763,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 227,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20765,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 227,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20767,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 227,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20771,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 227,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20775,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 227,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20779,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 227,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20783,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 226,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20785,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 226,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20787,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 226,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20791,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 226,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20795,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 226,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20799,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 226,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20803,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 225,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20805,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 225,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20807,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 225,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20811,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 225,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20815,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 225,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20819,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 225,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20823,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 224,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20825,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 224,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20827,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 224,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20831,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 224,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20835,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 224,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20839,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 224,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20843,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 223,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20845,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 223,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20847,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 223,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20851,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 223,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20855,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 223,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20859,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 223,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20863,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 222,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20865,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 222,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20867,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 222,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20871,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 222,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20875,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 222,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20879,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 222,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20883,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 221,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20885,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 221,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20887,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 221,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20891,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 221,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20895,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 221,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20899,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 221,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20903,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 220,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20905,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 220,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20907,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 220,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20911,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 220,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20915,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 220,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20919,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 220,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20923,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 219,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20925,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 219,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20927,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 219,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20931,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 219,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20935,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 219,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20939,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 219,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20943,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 218,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20945,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 218,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20947,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 218,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20951,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 218,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20955,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 218,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20959,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 218,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20963,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 217,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20965,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 217,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20967,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 217,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20971,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 217,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20975,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 217,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20979,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 217,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20983,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 216,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20985,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 216,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20987,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 216,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20991,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 216,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20995,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 216,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 20999,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 216,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21003,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 215,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21005,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 215,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21007,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 215,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21011,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 215,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21015,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 215,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21019,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 215,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21023,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 214,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21025,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 214,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21027,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 214,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21031,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 214,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21035,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 214,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21039,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 214,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21043,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 213,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21045,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 213,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21047,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 213,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21051,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 213,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21055,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 213,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21059,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 213,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21063,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 212,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21065,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 212,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21067,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 212,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21071,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 212,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21075,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 212,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21079,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 212,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21083,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 211,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21085,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 211,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21087,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 211,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21091,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 211,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21095,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 211,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21099,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 211,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21103,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 210,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21105,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 210,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21107,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 210,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21111,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 210,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21115,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 210,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21119,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 210,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21123,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 209,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21125,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 209,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21127,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 209,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21131,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 209,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21135,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 209,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21139,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 209,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21143,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 208,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21145,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 208,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21147,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 208,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21151,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 208,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21155,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 208,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21159,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 208,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21163,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 207,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21165,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 207,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21167,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 207,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21171,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 207,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21175,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 207,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21179,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 207,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21183,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 206,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21185,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 206,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21187,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 206,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21191,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 206,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21195,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 206,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21199,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 206,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21203,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 205,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21205,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 205,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21207,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 205,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21211,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 205,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21215,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 205,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21219,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 205,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21223,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 204,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21225,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 204,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21227,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 204,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21231,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 204,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21235,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 204,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21239,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 204,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21243,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 203,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21245,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 203,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21247,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 203,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21251,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 203,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21255,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 203,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21259,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 203,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21263,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 202,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21265,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 202,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21267,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 202,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21271,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 202,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21275,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 202,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21279,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 202,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21283,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 201,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21285,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 201,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21287,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 201,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21291,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 201,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21295,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 201,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21299,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 201,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21303,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 200,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21305,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 200,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21307,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 200,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21311,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 200,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21315,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 200,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21319,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 200,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21323,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 199,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21325,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 199,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21327,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 199,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21331,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 199,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21335,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 199,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21339,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 199,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21343,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 198,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21345,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 198,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21347,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 198,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21351,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 198,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21355,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 198,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21359,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 198,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21363,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 197,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21365,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 197,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21367,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 197,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21371,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 197,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21375,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 197,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21379,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 197,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21383,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 196,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21385,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 196,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21387,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 196,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21391,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 196,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21395,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 196,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21399,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 196,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21403,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 195,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21405,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 195,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21407,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 195,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21411,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 195,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21415,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 195,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21419,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 195,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21423,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 194,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21425,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 194,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21427,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 194,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21431,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 194,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21435,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 194,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21439,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 194,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21443,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 193,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21445,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 193,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21447,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 193,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21451,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 193,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21455,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 193,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21459,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 193,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21463,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 192,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21465,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 192,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21467,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 192,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21471,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 192,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21475,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 192,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21479,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 192,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21483,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 191,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21485,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 191,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21487,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 191,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21491,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 191,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21495,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 191,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21499,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 191,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21503,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 190,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21505,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 190,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21507,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 190,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21511,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 190,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21515,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 190,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21519,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 190,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21523,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 189,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21525,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 189,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21527,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 189,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21531,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 189,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21535,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 189,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21539,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 189,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21543,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 188,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21545,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 188,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21547,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 188,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21551,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 188,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21555,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 188,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21559,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 188,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21563,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 187,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21565,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 187,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21567,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 187,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21571,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 187,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21575,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 187,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21579,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 187,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21583,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 186,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21585,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 186,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21587,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 186,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21591,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 186,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21595,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 186,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21599,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 186,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21603,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 185,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21605,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 185,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21607,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 185,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21611,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 185,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21615,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 185,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21619,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 185,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21623,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 184,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21625,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 184,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21627,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 184,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21631,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 184,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21635,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 184,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21639,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 184,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21643,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 183,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21645,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 183,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21647,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 183,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21651,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 183,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21655,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 183,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21659,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 183,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21663,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 182,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21665,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 182,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21667,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 182,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21671,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 182,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21675,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 182,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21679,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 182,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21683,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 181,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21685,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 181,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21687,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 181,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21691,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 181,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21695,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 181,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21699,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 181,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21703,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 180,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21705,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 180,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21707,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 180,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21711,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 180,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21715,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 180,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21719,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 180,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21723,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 179,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21725,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 179,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21727,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 179,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21731,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 179,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21735,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 179,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21739,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 179,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21743,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 178,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21745,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 178,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21747,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 178,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21751,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 178,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21755,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 178,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21759,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 178,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21763,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 177,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21765,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 177,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21767,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 177,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21771,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 177,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21775,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 177,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21779,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 177,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21783,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 176,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21785,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 176,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21787,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 176,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21791,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 176,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21795,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 176,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21799,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 176,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21803,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 175,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21805,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 175,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21807,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 175,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21811,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 175,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21815,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 175,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21819,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 175,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21823,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 174,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21825,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 174,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21827,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 174,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21831,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 174,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21835,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 174,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21839,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 174,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21843,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 173,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21845,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 173,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21847,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 173,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21851,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 173,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21855,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 173,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21859,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 173,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21863,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 172,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21865,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 172,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21867,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 172,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21871,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 172,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21875,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 172,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21879,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 172,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21883,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 171,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21885,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 171,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21887,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 171,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21891,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 171,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21895,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 171,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21899,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 171,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21903,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 170,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21905,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 170,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21907,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 170,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21911,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 170,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21915,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 170,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21919,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 170,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21923,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 169,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21925,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 169,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21927,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 169,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21931,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 169,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21935,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 169,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21939,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 169,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21943,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 168,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21945,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 168,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21947,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 168,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21951,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 168,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21955,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 168,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21959,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 168,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21963,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 167,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21965,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 167,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21967,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 167,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21971,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 167,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21975,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 167,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21979,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 167,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21983,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 166,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21985,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 166,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21987,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 166,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21991,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 166,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21995,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 166,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 21999,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 166,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22003,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 165,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22005,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 165,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22007,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 165,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22011,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 165,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22015,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 165,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22019,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 165,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22023,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 164,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22025,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 164,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22027,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 164,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22031,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 164,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22035,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 164,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22039,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 164,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22043,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 163,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22045,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 163,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22047,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 163,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22051,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 163,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22055,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 163,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22059,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 163,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22063,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 162,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22065,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 162,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22067,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 162,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22071,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 162,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22075,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 162,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22079,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 162,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22083,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 161,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22085,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 161,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22087,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 161,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22091,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 161,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22095,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 161,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22099,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 161,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22103,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 160,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22105,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 160,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22107,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 160,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22111,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 160,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22115,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 160,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22119,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 160,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22123,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 159,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22125,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 159,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22127,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 159,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22131,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 159,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22135,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 159,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22139,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 159,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22143,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 158,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22145,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 158,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22147,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 158,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22151,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 158,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22155,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 158,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22159,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 158,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22163,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 157,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22165,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 157,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22167,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 157,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22171,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 157,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22175,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 157,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22179,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 157,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22183,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 156,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22185,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 156,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22187,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 156,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22191,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 156,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22195,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 156,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22199,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 156,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22203,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 155,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22205,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 155,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22207,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 155,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22211,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 155,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22215,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 155,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22219,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 155,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22223,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 154,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22225,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 154,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22227,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 154,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22231,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 154,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22235,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 154,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22239,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 154,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22243,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 153,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22245,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 153,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22247,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 153,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22251,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 153,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22255,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 153,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22259,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 153,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22263,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 152,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22265,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 152,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22267,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 152,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22271,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 152,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22275,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 152,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22279,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 152,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22283,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 151,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22285,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 151,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22287,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 151,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22291,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 151,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22295,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 151,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22299,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 151,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22303,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 150,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22305,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 150,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22307,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 150,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22311,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 150,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22315,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 150,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22319,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 150,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22323,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 149,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22325,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 149,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22327,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 149,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22331,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 149,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22335,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 149,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22339,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 149,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22343,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 148,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22345,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 148,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22347,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 148,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22351,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 148,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22355,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 148,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22359,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 148,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22363,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 147,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22365,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 147,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22367,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 147,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22371,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 147,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22375,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 147,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22379,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 147,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22383,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 146,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22385,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 146,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22387,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 146,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22391,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 146,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22395,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 146,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22399,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 146,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22403,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 145,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22405,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 145,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22407,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 145,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22411,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 145,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22415,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 145,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22419,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 145,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22423,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 144,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22425,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 144,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22427,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 144,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22431,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 144,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22435,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 144,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22439,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 144,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22443,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 143,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22445,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 143,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22447,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 143,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22451,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 143,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22455,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 143,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22459,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 143,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22463,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 142,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22465,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 142,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22467,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 142,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22471,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 142,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22475,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 142,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22479,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 142,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22483,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 141,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22485,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 141,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22487,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 141,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22491,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 141,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22495,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 141,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22499,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 141,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22503,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 140,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22505,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 140,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22507,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 140,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22511,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 140,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22515,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 140,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22519,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 140,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22523,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 139,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22525,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 139,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22527,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 139,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22531,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 139,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22535,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 139,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22539,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 139,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22543,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 138,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22545,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 138,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22547,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 138,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22551,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 138,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22555,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 138,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22559,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 138,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22563,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 137,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22565,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 137,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22567,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 137,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22571,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 137,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22575,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 137,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22579,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 137,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22583,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 136,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22585,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 136,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22587,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 136,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22591,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 136,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22595,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 136,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22599,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 136,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22603,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 135,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22605,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 135,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22607,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 135,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22611,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 135,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22615,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 135,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22619,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 135,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22623,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 134,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22625,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 134,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22627,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 134,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22631,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 134,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22635,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 134,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22639,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 134,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22643,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 133,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22645,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 133,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22647,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 133,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22651,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 133,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22655,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 133,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22659,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 133,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22663,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 132,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22665,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 132,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22667,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 132,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22671,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 132,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22675,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 132,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22679,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 132,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22683,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 131,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22685,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 131,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22687,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 131,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22691,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 131,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22695,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 131,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22699,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 131,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22703,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 130,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22705,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 130,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22707,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 130,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22711,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 130,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22715,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 130,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22719,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 130,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22723,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 129,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22725,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 129,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22727,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 129,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22731,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 129,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22735,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 129,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22739,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 129,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22743,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 128,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22745,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 128,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22747,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 128,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22751,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 128,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22755,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 128,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22759,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 128,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: true,
    },
    cycles: 22763,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 127,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22765,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 127,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22767,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 127,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22771,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 127,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22775,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 127,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22779,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 127,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22783,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 126,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22785,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 126,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22787,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 126,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22791,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 126,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22795,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 126,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22799,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 126,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22803,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 125,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22805,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 125,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22807,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 125,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22811,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 125,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22815,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 125,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22819,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 125,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22823,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 124,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22825,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 124,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22827,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 124,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22831,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 124,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22835,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 124,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22839,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 124,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22843,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 123,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22845,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 123,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22847,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 123,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22851,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 123,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22855,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 123,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22859,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 123,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22863,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 122,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22865,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 122,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22867,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 122,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22871,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 122,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22875,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 122,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22879,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 122,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22883,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 121,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22885,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 121,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22887,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 121,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22891,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 121,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22895,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 121,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22899,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 121,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22903,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 120,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22905,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 120,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22907,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 120,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22911,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 120,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22915,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 120,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22919,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 120,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22923,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 119,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22925,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 119,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22927,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 119,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22931,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 119,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22935,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 119,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22939,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 119,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22943,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 118,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22945,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 118,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22947,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 118,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22951,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 118,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22955,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 118,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22959,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 118,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22963,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 117,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22965,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 117,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22967,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 117,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22971,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 117,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22975,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 117,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22979,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 117,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22983,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 116,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22985,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 116,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22987,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 116,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22991,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 116,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22995,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 116,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 22999,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 116,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23003,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 115,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23005,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 115,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23007,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 115,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23011,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 115,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23015,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 115,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23019,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 115,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23023,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 114,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23025,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 114,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23027,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 114,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23031,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 114,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23035,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 114,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23039,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 114,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23043,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 113,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23045,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 113,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23047,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 113,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23051,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 113,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23055,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 113,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23059,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 113,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23063,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 112,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23065,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 112,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23067,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 112,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23071,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 112,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23075,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 112,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23079,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 112,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23083,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 111,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23085,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 111,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23087,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 111,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23091,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 111,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23095,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 111,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23099,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 111,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23103,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 110,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23105,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 110,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23107,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 110,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23111,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 110,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23115,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 110,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23119,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 110,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23123,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 109,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23125,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 109,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23127,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 109,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23131,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 109,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23135,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 109,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23139,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 109,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23143,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 108,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23145,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 108,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23147,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 108,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23151,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 108,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23155,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 108,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23159,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 108,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23163,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 107,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23165,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 107,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23167,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 107,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23171,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 107,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23175,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 107,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23179,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 107,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23183,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 106,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23185,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 106,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23187,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 106,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23191,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 106,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23195,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 106,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23199,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 106,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23203,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 105,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23205,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 105,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23207,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 105,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23211,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 105,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23215,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 105,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23219,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 105,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23223,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 104,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23225,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 104,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23227,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 104,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23231,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 104,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23235,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 104,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23239,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 104,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23243,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 103,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23245,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 103,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23247,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 103,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23251,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 103,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23255,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 103,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23259,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 103,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23263,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 102,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23265,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 102,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23267,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 102,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23271,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 102,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23275,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 102,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23279,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 102,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23283,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 101,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23285,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 101,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23287,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 101,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23291,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 101,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23295,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 101,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23299,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 101,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23303,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 100,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23305,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 100,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23307,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 100,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23311,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 100,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23315,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 100,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23319,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 100,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23323,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 99,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23325,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 99,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23327,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 99,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23331,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 99,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23335,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 99,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23339,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 99,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23343,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 98,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23345,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 98,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23347,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 98,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23351,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 98,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23355,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 98,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23359,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 98,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23363,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 97,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23365,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 97,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23367,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 97,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23371,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 97,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23375,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 97,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23379,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 97,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23383,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 96,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23385,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 96,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23387,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 96,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23391,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 96,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23395,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 96,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23399,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 96,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23403,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 95,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23405,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 95,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23407,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 95,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23411,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 95,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23415,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 95,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23419,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 95,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23423,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 94,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23425,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 94,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23427,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 94,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23431,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 94,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23435,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 94,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23439,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 94,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23443,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 93,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23445,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 93,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23447,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 93,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23451,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 93,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23455,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 93,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23459,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 93,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23463,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 92,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23465,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 92,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23467,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 92,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23471,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 92,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23475,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 92,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23479,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 92,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23483,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 91,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23485,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 91,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23487,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 91,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23491,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 91,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23495,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 91,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23499,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 91,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23503,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 90,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23505,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 90,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23507,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 90,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23511,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 90,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23515,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 90,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23519,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 90,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23523,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 89,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23525,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 89,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23527,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 89,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23531,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 89,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23535,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 89,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23539,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 89,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23543,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 88,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23545,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 88,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23547,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 88,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23551,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 88,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23555,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 88,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23559,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 88,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23563,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 87,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23565,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 87,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23567,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 87,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23571,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 87,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23575,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 87,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23579,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 87,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23583,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 86,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23585,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 86,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23587,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 86,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23591,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 86,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23595,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 86,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23599,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 86,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23603,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 85,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23605,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 85,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23607,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 85,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23611,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 85,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23615,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 85,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23619,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 85,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23623,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 84,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23625,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 84,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23627,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 84,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23631,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 84,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23635,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 84,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23639,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 84,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23643,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 83,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23645,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 83,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23647,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 83,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23651,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 83,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23655,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 83,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23659,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 83,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23663,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 82,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23665,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 82,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23667,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 82,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23671,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 82,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23675,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 82,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23679,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 82,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23683,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 81,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23685,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 81,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23687,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 81,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23691,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 81,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23695,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 81,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23699,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 81,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23703,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 80,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23705,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 80,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23707,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 80,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23711,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 80,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23715,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 80,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23719,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 80,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23723,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 79,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23725,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 79,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23727,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 79,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23731,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 79,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23735,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 79,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23739,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 79,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23743,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 78,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23745,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 78,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23747,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 78,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23751,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 78,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23755,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 78,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23759,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 78,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23763,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 77,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23765,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 77,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23767,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 77,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23771,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 77,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23775,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 77,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23779,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 77,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23783,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 76,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23785,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 76,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23787,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 76,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23791,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 76,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23795,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 76,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23799,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 76,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23803,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 75,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23805,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 75,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23807,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 75,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23811,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 75,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23815,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 75,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23819,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 75,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23823,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 74,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23825,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 74,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23827,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 74,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23831,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 74,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23835,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 74,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23839,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 74,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23843,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 73,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23845,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 73,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23847,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 73,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23851,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 73,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23855,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 73,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23859,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 73,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23863,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 72,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23865,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 72,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23867,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 72,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23871,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 72,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23875,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 72,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23879,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 72,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23883,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 71,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23885,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 71,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23887,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 71,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23891,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 71,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23895,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 71,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23899,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 71,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23903,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 70,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23905,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 70,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23907,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 70,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23911,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 70,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23915,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 70,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23919,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 70,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23923,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 69,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23925,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 69,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23927,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 69,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23931,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 69,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23935,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 69,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23939,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 69,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23943,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 68,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23945,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 68,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23947,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 68,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23951,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 68,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23955,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 68,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23959,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 68,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23963,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 67,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23965,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 67,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23967,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 67,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23971,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 67,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23975,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 67,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23979,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 67,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23983,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 66,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23985,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 66,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23987,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 66,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23991,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 66,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23995,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 66,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 23999,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 66,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24003,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 65,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24005,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 65,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24007,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 65,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24011,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 65,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24015,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 65,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24019,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 65,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24023,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 64,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24025,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 64,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24027,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 64,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24031,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 64,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24035,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 64,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24039,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 64,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24043,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 63,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24045,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 63,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24047,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 63,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24051,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 63,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24055,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 63,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24059,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 63,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24063,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 62,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24065,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 62,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24067,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 62,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24071,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 62,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24075,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 62,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24079,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 62,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24083,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 61,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24085,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 61,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24087,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 61,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24091,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 61,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24095,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 61,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24099,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 61,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24103,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 60,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24105,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 60,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24107,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 60,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24111,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 60,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24115,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 60,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24119,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 60,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24123,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 59,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24125,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 59,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24127,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 59,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24131,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 59,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24135,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 59,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24139,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 59,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24143,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 58,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24145,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 58,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24147,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 58,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24151,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 58,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24155,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 58,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24159,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 58,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24163,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 57,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24165,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 57,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24167,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 57,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24171,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 57,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24175,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 57,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24179,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 57,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24183,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 56,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24185,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 56,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24187,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 56,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24191,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 56,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24195,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 56,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24199,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 56,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24203,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 55,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24205,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 55,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24207,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 55,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24211,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 55,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24215,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 55,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24219,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 55,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24223,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 54,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24225,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 54,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24227,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 54,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24231,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 54,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24235,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 54,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24239,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 54,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24243,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 53,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24245,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 53,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24247,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 53,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24251,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 53,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24255,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 53,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24259,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 53,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24263,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 52,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24265,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 52,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24267,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 52,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24271,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 52,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24275,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 52,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24279,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 52,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24283,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 51,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24285,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 51,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24287,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 51,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24291,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 51,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24295,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 51,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24299,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 51,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24303,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 50,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24305,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 50,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24307,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 50,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24311,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 50,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24315,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 50,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24319,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 50,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24323,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 49,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24325,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 49,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24327,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 49,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24331,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 49,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24335,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 49,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24339,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 49,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24343,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 48,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24345,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 48,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24347,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 48,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24351,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 48,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24355,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 48,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24359,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 48,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24363,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 47,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24365,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 47,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24367,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 47,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24371,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 47,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24375,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 47,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24379,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 47,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24383,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 46,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24385,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 46,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24387,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 46,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24391,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 46,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24395,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 46,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24399,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 46,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24403,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 45,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24405,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 45,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24407,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 45,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24411,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 45,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24415,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 45,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24419,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 45,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24423,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 44,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24425,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 44,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24427,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 44,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24431,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 44,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24435,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 44,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24439,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 44,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24443,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 43,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24445,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 43,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24447,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 43,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24451,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 43,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24455,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 43,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24459,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 43,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24463,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 42,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24465,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 42,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24467,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 42,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24471,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 42,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24475,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 42,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24479,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 42,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24483,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 41,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24485,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 41,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24487,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 41,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24491,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 41,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24495,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 41,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24499,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 41,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24503,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 40,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24505,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 40,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24507,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 40,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24511,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 40,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24515,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 40,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24519,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 40,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24523,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 39,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24525,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 39,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24527,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 39,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24531,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 39,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24535,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 39,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24539,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 39,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24543,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 38,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24545,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 38,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24547,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 38,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24551,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 38,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24555,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 38,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24559,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 38,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24563,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 37,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24565,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 37,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24567,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 37,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24571,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 37,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24575,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 37,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24579,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 37,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24583,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 36,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24585,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 36,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24587,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 36,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24591,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 36,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24595,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 36,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24599,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 36,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24603,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 35,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24605,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 35,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24607,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 35,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24611,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 35,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24615,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 35,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24619,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 35,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24623,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 34,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24625,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 34,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24627,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 34,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24631,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 34,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24635,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 34,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24639,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 34,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24643,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 33,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24645,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 33,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24647,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 33,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24651,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 33,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24655,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 33,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24659,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 33,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24663,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 32,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24665,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 32,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24667,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 32,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24671,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 32,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24675,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 32,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24679,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 32,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24683,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 31,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24685,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 31,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24687,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 31,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24691,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 31,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24695,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 31,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24699,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 31,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24703,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 30,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24705,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 30,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24707,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 30,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24711,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 30,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24715,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 30,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24719,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 30,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24723,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 29,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24725,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 29,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24727,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 29,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24731,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 29,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24735,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 29,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24739,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 29,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24743,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 28,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24745,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 28,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24747,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 28,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24751,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 28,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24755,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 28,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24759,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 28,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24763,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 27,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24765,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 27,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24767,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 27,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24771,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 27,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24775,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 27,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24779,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 27,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24783,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 26,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24785,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 26,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24787,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 26,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24791,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 26,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24795,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 26,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24799,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 26,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24803,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 25,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24805,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 25,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24807,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 25,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24811,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 25,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24815,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 25,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24819,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 25,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24823,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 24,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24825,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 24,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24827,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 24,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24831,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 24,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24835,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 24,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24839,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 24,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24843,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 23,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24845,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 23,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24847,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 23,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24851,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 23,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24855,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 23,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24859,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 23,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24863,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 22,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24865,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 22,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24867,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 22,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24871,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 22,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24875,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 22,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24879,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 22,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24883,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 21,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24885,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 21,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24887,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 21,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24891,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 21,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24895,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 21,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24899,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 21,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24903,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 20,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24905,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 20,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24907,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 20,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24911,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 20,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24915,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 20,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24919,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 20,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24923,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 19,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24925,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 19,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24927,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 19,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24931,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 19,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24935,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 19,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24939,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 19,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24943,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 18,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24945,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 18,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24947,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 18,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24951,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 18,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24955,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 18,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24959,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 18,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24963,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 17,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24965,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 17,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24967,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 17,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24971,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 17,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24975,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 17,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24979,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 17,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24983,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 16,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24985,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 16,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24987,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 16,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24991,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 16,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24995,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 16,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 24999,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 16,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25003,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 15,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25005,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 15,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25007,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 15,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25011,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 15,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25015,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 15,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25019,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 15,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25023,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 14,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25025,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 14,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25027,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 14,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25031,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 14,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25035,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 14,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25039,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 14,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25043,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 13,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25045,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 13,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25047,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 13,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25051,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 13,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25055,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 13,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25059,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 13,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25063,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 12,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25065,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 12,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25067,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 12,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25071,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 12,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25075,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 12,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25079,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 12,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25083,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 11,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25085,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 11,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25087,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 11,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25091,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 11,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25095,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 11,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25099,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 11,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25103,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 10,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25105,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 10,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25107,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 10,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25111,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 10,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25115,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 10,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25119,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 10,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25123,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 9,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25125,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 9,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25127,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 9,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25131,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 9,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25135,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 9,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25139,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 9,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25143,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 8,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25145,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 8,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25147,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 8,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25151,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 8,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25155,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 8,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25159,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 8,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25163,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 7,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25165,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 7,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25167,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 7,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25171,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 7,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25175,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 7,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25179,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 7,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25183,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 6,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25185,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 6,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25187,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 6,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25191,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 6,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25195,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 6,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25199,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 6,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25203,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 5,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25205,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 5,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25207,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 5,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25211,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 5,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25215,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 5,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25219,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 5,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25223,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 4,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25225,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 4,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25227,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 4,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25231,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 4,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25235,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 4,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25239,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 4,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25243,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 3,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25245,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 3,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25247,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 3,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25251,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 3,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25255,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 3,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25259,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 3,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25263,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 2,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25265,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 2,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25267,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 2,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25271,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 2,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25275,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 2,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25279,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 2,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25283,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 1,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25285,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 1,
    y: 0,
    pc: 58558,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25287,
}
e4be -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 1,
    y: 0,
    pc: 58561,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25291,
}
e4c1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 1,
    y: 0,
    pc: 58564,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25295,
}
e4c4 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 1,
    y: 0,
    pc: 58567,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25299,
}
e4c7 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 32,
    x: 1,
    y: 0,
    pc: 58570,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25303,
}
e4ca -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 32,
    x: 0,
    y: 0,
    pc: 58571,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25305,
}
e4cb -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-15), cycles: 2 }
Cpu {
    acc: 32,
    x: 0,
    y: 0,
    pc: 58573,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25307,
}
e4cd -> a9
Instruction { opcode: Lda(Lda), addr_mode: Immediate(0), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 0,
    pc: 58575,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25309,
}
e4cf -> a2
Instruction { opcode: Ldx(Ldx), addr_mode: Immediate(64), cycles: 2 }
Cpu {
    acc: 0,
    x: 64,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25311,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 64,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25315,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 63,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25317,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 63,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25319,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 63,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25323,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 62,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25325,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 62,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25327,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 62,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25331,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 61,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25333,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 61,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25335,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 61,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25339,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 60,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25341,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 60,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25343,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 60,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25347,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 59,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25349,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 59,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25351,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 59,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25355,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 58,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25357,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 58,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25359,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 58,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25363,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 57,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25365,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 57,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25367,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 57,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25371,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 56,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25373,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 56,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25375,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 56,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25379,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 55,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25381,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 55,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25383,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 55,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25387,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 54,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25389,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 54,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25391,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 54,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25395,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 53,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25397,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 53,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25399,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 53,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25403,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 52,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25405,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 52,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25407,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 52,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25411,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 51,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25413,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 51,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25415,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 51,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25419,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 50,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25421,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 50,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25423,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 50,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25427,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 49,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25429,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 49,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25431,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 49,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25435,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 48,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25437,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 48,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25439,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 48,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25443,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 47,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25445,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 47,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25447,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 47,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25451,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 46,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25453,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 46,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25455,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 46,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25459,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 45,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25461,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 45,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25463,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 45,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25467,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 44,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25469,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 44,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25471,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 44,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25475,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 43,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25477,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 43,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25479,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 43,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25483,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 42,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25485,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 42,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25487,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 42,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25491,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 41,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25493,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 41,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25495,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 41,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25499,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 40,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25501,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 40,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25503,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 40,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25507,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 39,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25509,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 39,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25511,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 39,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25515,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 38,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25517,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 38,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25519,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 38,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25523,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 37,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25525,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 37,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25527,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 37,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25531,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 36,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25533,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 36,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25535,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 36,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25539,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 35,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25541,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 35,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25543,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 35,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25547,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 34,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25549,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 34,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25551,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 34,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25555,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 33,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25557,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 33,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25559,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 33,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25563,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 32,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25565,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 32,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25567,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 32,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25571,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 31,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25573,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 31,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25575,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 31,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25579,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 30,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25581,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 30,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25583,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 30,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25587,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 29,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25589,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 29,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25591,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 29,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25595,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 28,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25597,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 28,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25599,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 28,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25603,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 27,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25605,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 27,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25607,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 27,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25611,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 26,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25613,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 26,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25615,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 26,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25619,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 25,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25621,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 25,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25623,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 25,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25627,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 24,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25629,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 24,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25631,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 24,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25635,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 23,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25637,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 23,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25639,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 23,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25643,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 22,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25645,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 22,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25647,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 22,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25651,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 21,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25653,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 21,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25655,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 21,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25659,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 20,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25661,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 20,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25663,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 20,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25667,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 19,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25669,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 19,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25671,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 19,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25675,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 18,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25677,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 18,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25679,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 18,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25683,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 17,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25685,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 17,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25687,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 17,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25691,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 16,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25693,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 16,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25695,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 16,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25699,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 15,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25701,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 15,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25703,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 15,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25707,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 14,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25709,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 14,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25711,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 14,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25715,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 13,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25717,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 13,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25719,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 13,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25723,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 12,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25725,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 12,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25727,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 12,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25731,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 11,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25733,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 11,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25735,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 11,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25739,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 10,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25741,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 10,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25743,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 10,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25747,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 9,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25749,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 9,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25751,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 9,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25755,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 8,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25757,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 8,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25759,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 8,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25763,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25765,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 7,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25767,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 7,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25771,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25773,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 6,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25775,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 6,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25779,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25781,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 5,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25783,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 5,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25787,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25789,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 4,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25791,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 4,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25795,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25797,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 3,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25799,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 3,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25803,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25805,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 2,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25807,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 2,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25811,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25813,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 1,
    y: 0,
    pc: 58577,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25815,
}
e4d1 -> 8d
Instruction { opcode: Sta(Sta), addr_mode: Absolute(8199), cycles: 4 }
Cpu {
    acc: 0,
    x: 1,
    y: 0,
    pc: 58580,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25819,
}
e4d4 -> ca
Instruction { opcode: Dex(Dex), addr_mode: Implied, cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 0,
    pc: 58581,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25821,
}
e4d5 -> d0
Instruction { opcode: Bne(Bne), addr_mode: Relative(-6), cycles: 2 }
Cpu {
    acc: 0,
    x: 0,
    y: 0,
    pc: 58583,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: true,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25823,
}
e4d7 -> a9
Instruction { opcode: Lda(Lda), addr_mode: Immediate(8), cycles: 2 }
Cpu {
    acc: 8,
    x: 0,
    y: 0,
    pc: 58585,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25825,
}
e4d9 -> 85
Instruction { opcode: Sta(Sta), addr_mode: ZeroPage(26), cycles: 3 }
Cpu {
    acc: 8,
    x: 0,
    y: 0,
    pc: 58587,
    s: 253,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25828,
}
e4db -> 20
Instruction { opcode: Jsr(Jsr), addr_mode: Absolute(58659), cycles: 4 }
Cpu {
    acc: 8,
    x: 0,
    y: 0,
    pc: 58659,
    s: 251,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25832,
}
e523 -> 20
Instruction { opcode: Jsr(Jsr), addr_mode: Absolute(58648), cycles: 4 }
Cpu {
    acc: 8,
    x: 0,
    y: 0,
    pc: 58648,
    s: 249,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25836,
}
e518 -> a5
Instruction { opcode: Lda(Lda), addr_mode: ZeroPage(26), cycles: 3 }
Cpu {
    acc: 8,
    x: 0,
    y: 0,
    pc: 58650,
    s: 249,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25839,
}
e51a -> c9
Instruction { opcode: Cmp(Cmp), addr_mode: Immediate(232), cycles: 2 }
8
232
32
Cpu {
    acc: 8,
    x: 0,
    y: 0,
    pc: 58652,
    s: 249,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25841,
}
e51c -> 90
Instruction { opcode: Bcc(Bcc), addr_mode: Relative(2), cycles: 2 }
Cpu {
    acc: 8,
    x: 0,
    y: 0,
    pc: 58656,
    s: 249,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25843,
}
e520 -> 69
Instruction { opcode: Adc(Adc), addr_mode: Immediate(8), cycles: 2 }
Cpu {
    acc: 16,
    x: 0,
    y: 0,
    pc: 58658,
    s: 249,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25845,
}
e522 -> 60
Instruction { opcode: Rts(Rts), addr_mode: Implied, cycles: 6 }
Cpu {
    acc: 16,
    x: 0,
    y: 0,
    pc: 58662,
    s: 251,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25851,
}
e526 -> 85
Instruction { opcode: Sta(Sta), addr_mode: ZeroPage(26), cycles: 3 }
Cpu {
    acc: 16,
    x: 0,
    y: 0,
    pc: 58664,
    s: 251,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25854,
}
e528 -> 86
Instruction { opcode: Stx(Stx), addr_mode: ZeroPage(27), cycles: 3 }
Cpu {
    acc: 16,
    x: 0,
    y: 0,
    pc: 58666,
    s: 251,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25857,
}
e52a -> a9
Instruction { opcode: Lda(Lda), addr_mode: Immediate(32), cycles: 2 }
Cpu {
    acc: 32,
    x: 0,
    y: 0,
    pc: 58668,
    s: 251,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25859,
}
e52c -> a2
Instruction { opcode: Ldx(Ldx), addr_mode: Immediate(31), cycles: 2 }
Cpu {
    acc: 32,
    x: 31,
    y: 0,
    pc: 58670,
    s: 251,
    p: StatusRegister {
        carry: false,
        zero: false,
        int_disable: true,
        decimal: false,
        b_flag: true,
        always_1: true,
        overflow: false,
        negative: false,
    },
    cycles: 25861,
}
e52e -> 9d
Cycles 8869
Cycles 8871
Cycles 8873
Cycles 8879
Cycles 8881
Cycles 8883
Cycles 8889
Cycles 8891
Cycles 8893
Cycles 8899
Cycles 8901
Cycles 8903
Cycles 8909
Cycles 8911
Cycles 8913
Cycles 8919
Cycles 8921
Cycles 8923
Cycles 8929
Cycles 8931
Cycles 8933
Cycles 8939
Cycles 8941
Cycles 8943
Cycles 8949
Cycles 8951
Cycles 8953
Cycles 8959
Cycles 8961
Cycles 8963
Cycles 8969
Cycles 8971
Cycles 8973
Cycles 8979
Cycles 8981
Cycles 8983
Cycles 8989
Cycles 8991
Cycles 8993
Cycles 8999
Cycles 9001
Cycles 9003
Cycles 9009
Cycles 9011
Cycles 9013
Cycles 9019
Cycles 9021
Cycles 9023
Cycles 9029
Cycles 9031
Cycles 9033
Cycles 9039
Cycles 9041
Cycles 9043
Cycles 9049
Cycles 9051
Cycles 9053
Cycles 9059
Cycles 9061
Cycles 9063
Cycles 9069
Cycles 9071
Cycles 9073
Cycles 9079
Cycles 9081
Cycles 9083
Cycles 9089
Cycles 9091
Cycles 9093
Cycles 9099
Cycles 9101
Cycles 9103
Cycles 9109
Cycles 9111
Cycles 9113
Cycles 9119
Cycles 9121
Cycles 9123
Cycles 9129
Cycles 9131
Cycles 9133
Cycles 9139
Cycles 9141
Cycles 9143
Cycles 9149
Cycles 9151
Cycles 9153
Cycles 9159
Cycles 9161
Cycles 9163
Cycles 9169
Cycles 9171
Cycles 9173
Cycles 9179
Cycles 9181
Cycles 9183
Cycles 9189
Cycles 9191
Cycles 9193
Cycles 9199
Cycles 9201
Cycles 9203
Cycles 9209
Cycles 9211
Cycles 9213
Cycles 9219
Cycles 9221
Cycles 9223
Cycles 9229
Cycles 9231
Cycles 9233
Cycles 9239
Cycles 9241
Cycles 9243
Cycles 9249
Cycles 9251
Cycles 9253
Cycles 9259
Cycles 9261
Cycles 9263
Cycles 9269
Cycles 9271
Cycles 9273
Cycles 9279
Cycles 9281
Cycles 9283
Cycles 9289
Cycles 9291
Cycles 9293
Cycles 9299
Cycles 9301
Cycles 9303
Cycles 9309
Cycles 9311
Cycles 9313
Cycles 9319
Cycles 9321
Cycles 9323
Cycles 9329
Cycles 9331
Cycles 9333
Cycles 9339
Cycles 9341
Cycles 9343
Cycles 9349
Cycles 9351
Cycles 9353
Cycles 9359
Cycles 9361
Cycles 9363
Cycles 9369
Cycles 9371
Cycles 9373
Cycles 9379
Cycles 9381
Cycles 9383
Cycles 9389
Cycles 9391
Cycles 9393
Cycles 9399
Cycles 9401
Cycles 9403
Cycles 9409
Cycles 9411
Cycles 9413
Cycles 9419
Cycles 9421
Cycles 9423
Cycles 9429
Cycles 9431
Cycles 9433
Cycles 9439
Cycles 9441
Cycles 9443
Cycles 9449
Cycles 9451
Cycles 9453
Cycles 9459
Cycles 9461
Cycles 9463
Cycles 9469
Cycles 9471
Cycles 9473
Cycles 9479
Cycles 9481
Cycles 9483
Cycles 9489
Cycles 9491
Cycles 9493
Cycles 9499
Cycles 9501
Cycles 9503
Cycles 9509
Cycles 9511
Cycles 9513
Cycles 9519
Cycles 9521
Cycles 9523
Cycles 9529
Cycles 9531
Cycles 9533
Cycles 9539
Cycles 9541
Cycles 9543
Cycles 9549
Cycles 9551
Cycles 9553
Cycles 9559
Cycles 9561
Cycles 9563
Cycles 9569
Cycles 9571
Cycles 9573
Cycles 9579
Cycles 9581
Cycles 9583
Cycles 9589
Cycles 9591
Cycles 9593
Cycles 9599
Cycles 9601
Cycles 9603
Cycles 9609
Cycles 9611
Cycles 9613
Cycles 9619
Cycles 9621
Cycles 9623
Cycles 9629
Cycles 9631
Cycles 9633
Cycles 9639
Cycles 9641
Cycles 9643
Cycles 9649
Cycles 9651
Cycles 9653
Cycles 9659
Cycles 9661
Cycles 9663
Cycles 9669
Cycles 9671
Cycles 9673
Cycles 9679
Cycles 9681
Cycles 9683
Cycles 9689
Cycles 9691
Cycles 9693
Cycles 9699
Cycles 9701
Cycles 9703
Cycles 9709
Cycles 9711
Cycles 9713
Cycles 9719
Cycles 9721
Cycles 9723
Cycles 9729
Cycles 9731
Cycles 9733
Cycles 9739
Cycles 9741
Cycles 9743
Cycles 9749
Cycles 9751
Cycles 9753
Cycles 9759
Cycles 9761
Cycles 9763
Cycles 9769
Cycles 9771
Cycles 9773
Cycles 9779
Cycles 9781
Cycles 9783
Cycles 9789
Cycles 9791
Cycles 9793
Cycles 9799
Cycles 9801
Cycles 9803
Cycles 9809
Cycles 9811
Cycles 9813
Cycles 9819
Cycles 9821
Cycles 9823
Cycles 9829
Cycles 9831
Cycles 9833
Cycles 9839
Cycles 9841
Cycles 9843
Cycles 9849
Cycles 9851
Cycles 9853
Cycles 9859
Cycles 9861
Cycles 9863
Cycles 9869
Cycles 9871
Cycles 9873
Cycles 9879
Cycles 9881
Cycles 9883
Cycles 9889
Cycles 9891
Cycles 9893
Cycles 9899
Cycles 9901
Cycles 9903
Cycles 9909
Cycles 9911
Cycles 9913
Cycles 9919
Cycles 9921
Cycles 9923
Cycles 9929
Cycles 9931
Cycles 9933
Cycles 9939
Cycles 9941
Cycles 9943
Cycles 9949
Cycles 9951
Cycles 9953
Cycles 9959
Cycles 9961
Cycles 9963
Cycles 9969
Cycles 9971
Cycles 9973
Cycles 9979
Cycles 9981
Cycles 9983
Cycles 9989
Cycles 9991
Cycles 9993
Cycles 9999
Cycles 10001
Cycles 10003
Cycles 10009
Cycles 10011
Cycles 10013
Cycles 10019
Cycles 10021
Cycles 10023
Cycles 10029
Cycles 10031
Cycles 10033
Cycles 10039
Cycles 10041
Cycles 10043
Cycles 10049
Cycles 10051
Cycles 10053
Cycles 10059
Cycles 10061
Cycles 10063
Cycles 10069
Cycles 10071
Cycles 10073
Cycles 10079
Cycles 10081
Cycles 10083
Cycles 10089
Cycles 10091
Cycles 10093
Cycles 10099
Cycles 10101
Cycles 10103
Cycles 10109
Cycles 10111
Cycles 10113
Cycles 10119
Cycles 10121
Cycles 10123
Cycles 10129
Cycles 10131
Cycles 10133
Cycles 10135
Cycles 10138
Cycles 10140
Cycles 10146
Cycles 10148
Cycles 10150
Cycles 10156
Cycles 10158
Cycles 10160
Cycles 10166
Cycles 10168
Cycles 10170
Cycles 10176
Cycles 10178
Cycles 10180
Cycles 10186
Cycles 10188
Cycles 10190
Cycles 10196
Cycles 10198
Cycles 10200
Cycles 10206
Cycles 10208
Cycles 10210
Cycles 10216
Cycles 10218
Cycles 10220
Cycles 10226
Cycles 10228
Cycles 10230
Cycles 10236
Cycles 10238
Cycles 10240
Cycles 10246
Cycles 10248
Cycles 10250
Cycles 10256
Cycles 10258
Cycles 10260
Cycles 10266
Cycles 10268
Cycles 10270
Cycles 10276
Cycles 10278
Cycles 10280
Cycles 10286
Cycles 10288
Cycles 10290
Cycles 10296
Cycles 10298
Cycles 10300
Cycles 10306
Cycles 10308
Cycles 10310
Cycles 10316
Cycles 10318
Cycles 10320
Cycles 10326
Cycles 10328
Cycles 10330
Cycles 10336
Cycles 10338
Cycles 10340
Cycles 10346
Cycles 10348
Cycles 10350
Cycles 10356
Cycles 10358
Cycles 10360
Cycles 10366
Cycles 10368
Cycles 10370
Cycles 10376
Cycles 10378
Cycles 10380
Cycles 10386
Cycles 10388
Cycles 10390
Cycles 10396
Cycles 10398
Cycles 10400
Cycles 10406
Cycles 10408
Cycles 10410
Cycles 10416
Cycles 10418
Cycles 10420
Cycles 10426
Cycles 10428
Cycles 10430
Cycles 10436
Cycles 10438
Cycles 10440
Cycles 10446
Cycles 10448
Cycles 10450
Cycles 10456
Cycles 10458
Cycles 10460
Cycles 10466
Cycles 10468
Cycles 10470
Cycles 10476
Cycles 10478
Cycles 10480
Cycles 10486
Cycles 10488
Cycles 10490
Cycles 10496
Cycles 10498
Cycles 10500
Cycles 10506
Cycles 10508
Cycles 10510
Cycles 10516
Cycles 10518
Cycles 10520
Cycles 10526
Cycles 10528
Cycles 10530
Cycles 10536
Cycles 10538
Cycles 10540
Cycles 10546
Cycles 10548
Cycles 10550
Cycles 10556
Cycles 10558
Cycles 10560
Cycles 10566
Cycles 10568
Cycles 10570
Cycles 10576
Cycles 10578
Cycles 10580
Cycles 10586
Cycles 10588
Cycles 10590
Cycles 10596
Cycles 10598
Cycles 10600
Cycles 10606
Cycles 10608
Cycles 10610
Cycles 10616
Cycles 10618
Cycles 10620
Cycles 10626
Cycles 10628
Cycles 10630
Cycles 10636
Cycles 10638
Cycles 10640
Cycles 10646
Cycles 10648
Cycles 10650
Cycles 10656
Cycles 10658
Cycles 10660
Cycles 10666
Cycles 10668
Cycles 10670
Cycles 10676
Cycles 10678
Cycles 10680
Cycles 10686
Cycles 10688
Cycles 10690
Cycles 10696
Cycles 10698
Cycles 10700
Cycles 10706
Cycles 10708
Cycles 10710
Cycles 10716
Cycles 10718
Cycles 10720
Cycles 10726
Cycles 10728
Cycles 10730
Cycles 10736
Cycles 10738
Cycles 10740
Cycles 10746
Cycles 10748
Cycles 10750
Cycles 10756
Cycles 10758
Cycles 10760
Cycles 10766
Cycles 10768
Cycles 10770
Cycles 10776
Cycles 10778
Cycles 10780
Cycles 10786
Cycles 10788
Cycles 10790
Cycles 10796
Cycles 10798
Cycles 10800
Cycles 10806
Cycles 10808
Cycles 10810
Cycles 10816
Cycles 10818
Cycles 10820
Cycles 10826
Cycles 10828
Cycles 10830
Cycles 10836
Cycles 10838
Cycles 10840
Cycles 10846
Cycles 10848
Cycles 10850
Cycles 10856
Cycles 10858
Cycles 10860
Cycles 10866
Cycles 10868
Cycles 10870
Cycles 10876
Cycles 10878
Cycles 10880
Cycles 10886
Cycles 10888
Cycles 10890
Cycles 10896
Cycles 10898
Cycles 10900
Cycles 10906
Cycles 10908
Cycles 10910
Cycles 10916
Cycles 10918
Cycles 10920
Cycles 10926
Cycles 10928
Cycles 10930
Cycles 10936
Cycles 10938
Cycles 10940
Cycles 10946
Cycles 10948
Cycles 10950
Cycles 10956
Cycles 10958
Cycles 10960
Cycles 10966
Cycles 10968
Cycles 10970
Cycles 10976
Cycles 10978
Cycles 10980
Cycles 10986
Cycles 10988
Cycles 10990
Cycles 10996
Cycles 10998
Cycles 11000
Cycles 11006
Cycles 11008
Cycles 11010
Cycles 11016
Cycles 11018
Cycles 11020
Cycles 11026
Cycles 11028
Cycles 11030
Cycles 11036
Cycles 11038
Cycles 11040
Cycles 11046
Cycles 11048
Cycles 11050
Cycles 11056
Cycles 11058
Cycles 11060
Cycles 11066
Cycles 11068
Cycles 11070
Cycles 11076
Cycles 11078
Cycles 11080
Cycles 11086
Cycles 11088
Cycles 11090
Cycles 11096
Cycles 11098
Cycles 11100
Cycles 11106
Cycles 11108
Cycles 11110
Cycles 11116
Cycles 11118
Cycles 11120
Cycles 11126
Cycles 11128
Cycles 11130
Cycles 11136
Cycles 11138
Cycles 11140
Cycles 11146
Cycles 11148
Cycles 11150
Cycles 11156
Cycles 11158
Cycles 11160
Cycles 11166
Cycles 11168
Cycles 11170
Cycles 11176
Cycles 11178
Cycles 11180
Cycles 11186
Cycles 11188
Cycles 11190
Cycles 11196
Cycles 11198
Cycles 11200
Cycles 11206
Cycles 11208
Cycles 11210
Cycles 11216
Cycles 11218
Cycles 11220
Cycles 11226
Cycles 11228
Cycles 11230
Cycles 11236
Cycles 11238
Cycles 11240
Cycles 11246
Cycles 11248
Cycles 11250
Cycles 11256
Cycles 11258
Cycles 11260
Cycles 11266
Cycles 11268
Cycles 11270
Cycles 11276
Cycles 11278
Cycles 11280
Cycles 11286
Cycles 11288
Cycles 11290
Cycles 11296
Cycles 11298
Cycles 11300
Cycles 11306
Cycles 11308
Cycles 11310
Cycles 11316
Cycles 11318
Cycles 11320
Cycles 11326
Cycles 11328
Cycles 11330
Cycles 11336
Cycles 11338
Cycles 11340
Cycles 11346
Cycles 11348
Cycles 11350
Cycles 11356
Cycles 11358
Cycles 11360
Cycles 11366
Cycles 11368
Cycles 11370
Cycles 11376
Cycles 11378
Cycles 11380
Cycles 11386
Cycles 11388
Cycles 11390
Cycles 11396
Cycles 11398
Cycles 11400
Cycles 11406
Cycles 11408
Cycles 11410
Cycles 11416
Cycles 11418
Cycles 11420
Cycles 11426
Cycles 11428
Cycles 11430
Cycles 11436
Cycles 11438
Cycles 11440
Cycles 11446
Cycles 11448
Cycles 11450
Cycles 11456
Cycles 11458
Cycles 11460
Cycles 11466
Cycles 11468
Cycles 11470
Cycles 11476
Cycles 11478
Cycles 11480
Cycles 11486
Cycles 11488
Cycles 11490
Cycles 11496
Cycles 11498
Cycles 11500
Cycles 11506
Cycles 11508
Cycles 11510
Cycles 11516
Cycles 11518
Cycles 11520
Cycles 11526
Cycles 11528
Cycles 11530
Cycles 11536
Cycles 11538
Cycles 11540
Cycles 11546
Cycles 11548
Cycles 11550
Cycles 11556
Cycles 11558
Cycles 11560
Cycles 11566
Cycles 11568
Cycles 11570
Cycles 11576
Cycles 11578
Cycles 11580
Cycles 11586
Cycles 11588
Cycles 11590
Cycles 11596
Cycles 11598
Cycles 11600
Cycles 11606
Cycles 11608
Cycles 11610
Cycles 11616
Cycles 11618
Cycles 11620
Cycles 11626
Cycles 11628
Cycles 11630
Cycles 11636
Cycles 11638
Cycles 11640
Cycles 11646
Cycles 11648
Cycles 11650
Cycles 11656
Cycles 11658
Cycles 11660
Cycles 11666
Cycles 11668
Cycles 11670
Cycles 11676
Cycles 11678
Cycles 11680
Cycles 11686
Cycles 11688
Cycles 11690
Cycles 11696
Cycles 11698
Cycles 11700
Cycles 11706
Cycles 11708
Cycles 11710
Cycles 11716
Cycles 11718
Cycles 11720
Cycles 11726
Cycles 11728
Cycles 11730
Cycles 11736
Cycles 11738
Cycles 11740
Cycles 11746
Cycles 11748
Cycles 11750
Cycles 11756
Cycles 11758
Cycles 11760
Cycles 11766
Cycles 11768
Cycles 11770
Cycles 11776
Cycles 11778
Cycles 11780
Cycles 11786
Cycles 11788
Cycles 11790
Cycles 11796
Cycles 11798
Cycles 11800
Cycles 11806
Cycles 11808
Cycles 11810
Cycles 11816
Cycles 11818
Cycles 11820
Cycles 11826
Cycles 11828
Cycles 11830
Cycles 11836
Cycles 11838
Cycles 11840
Cycles 11846
Cycles 11848
Cycles 11850
Cycles 11856
Cycles 11858
Cycles 11860
Cycles 11866
Cycles 11868
Cycles 11870
Cycles 11876
Cycles 11878
Cycles 11880
Cycles 11886
Cycles 11888
Cycles 11890
Cycles 11896
Cycles 11898
Cycles 11900
Cycles 11906
Cycles 11908
Cycles 11910
Cycles 11916
Cycles 11918
Cycles 11920
Cycles 11926
Cycles 11928
Cycles 11930
Cycles 11936
Cycles 11938
Cycles 11940
Cycles 11946
Cycles 11948
Cycles 11950
Cycles 11956
Cycles 11958
Cycles 11960
Cycles 11966
Cycles 11968
Cycles 11970
Cycles 11976
Cycles 11978
Cycles 11980
Cycles 11986
Cycles 11988
Cycles 11990
Cycles 11996
Cycles 11998
Cycles 12000
Cycles 12006
Cycles 12008
Cycles 12010
Cycles 12016
Cycles 12018
Cycles 12020
Cycles 12026
Cycles 12028
Cycles 12030
Cycles 12036
Cycles 12038
Cycles 12040
Cycles 12046
Cycles 12048
Cycles 12050
Cycles 12056
Cycles 12058
Cycles 12060
Cycles 12066
Cycles 12068
Cycles 12070
Cycles 12076
Cycles 12078
Cycles 12080
Cycles 12086
Cycles 12088
Cycles 12090
Cycles 12096
Cycles 12098
Cycles 12100
Cycles 12106
Cycles 12108
Cycles 12110
Cycles 12116
Cycles 12118
Cycles 12120
Cycles 12126
Cycles 12128
Cycles 12130
Cycles 12136
Cycles 12138
Cycles 12140
Cycles 12146
Cycles 12148
Cycles 12150
Cycles 12156
Cycles 12158
Cycles 12160
Cycles 12166
Cycles 12168
Cycles 12170
Cycles 12176
Cycles 12178
Cycles 12180
Cycles 12186
Cycles 12188
Cycles 12190
Cycles 12196
Cycles 12198
Cycles 12200
Cycles 12206
Cycles 12208
Cycles 12210
Cycles 12216
Cycles 12218
Cycles 12220
Cycles 12226
Cycles 12228
Cycles 12230
Cycles 12236
Cycles 12238
Cycles 12240
Cycles 12246
Cycles 12248
Cycles 12250
Cycles 12256
Cycles 12258
Cycles 12260
Cycles 12266
Cycles 12268
Cycles 12270
Cycles 12276
Cycles 12278
Cycles 12280
Cycles 12286
Cycles 12288
Cycles 12290
Cycles 12296
Cycles 12298
Cycles 12300
Cycles 12306
Cycles 12308
Cycles 12310
Cycles 12316
Cycles 12318
Cycles 12320
Cycles 12326
Cycles 12328
Cycles 12330
Cycles 12336
Cycles 12338
Cycles 12340
Cycles 12346
Cycles 12348
Cycles 12350
Cycles 12356
Cycles 12358
Cycles 12360
Cycles 12366
Cycles 12368
Cycles 12370
Cycles 12376
Cycles 12378
Cycles 12380
Cycles 12386
Cycles 12388
Cycles 12390
Cycles 12396
Cycles 12398
Cycles 12400
Cycles 12406
Cycles 12408
Cycles 12410
Cycles 12416
Cycles 12418
Cycles 12420
Cycles 12426
Cycles 12428
Cycles 12430
Cycles 12436
Cycles 12438
Cycles 12440
Cycles 12446
Cycles 12448
Cycles 12450
Cycles 12456
Cycles 12458
Cycles 12460
Cycles 12466
Cycles 12468
Cycles 12470
Cycles 12476
Cycles 12478
Cycles 12480
Cycles 12486
Cycles 12488
Cycles 12490
Cycles 12496
Cycles 12498
Cycles 12500
Cycles 12506
Cycles 12508
Cycles 12510
Cycles 12516
Cycles 12518
Cycles 12520
Cycles 12526
Cycles 12528
Cycles 12530
Cycles 12536
Cycles 12538
Cycles 12540
Cycles 12546
Cycles 12548
Cycles 12550
Cycles 12556
Cycles 12558
Cycles 12560
Cycles 12566
Cycles 12568
Cycles 12570
Cycles 12576
Cycles 12578
Cycles 12580
Cycles 12586
Cycles 12588
Cycles 12590
Cycles 12596
Cycles 12598
Cycles 12600
Cycles 12606
Cycles 12608
Cycles 12610
Cycles 12616
Cycles 12618
Cycles 12620
Cycles 12626
Cycles 12628
Cycles 12630
Cycles 12636
Cycles 12638
Cycles 12640
Cycles 12646
Cycles 12648
Cycles 12650
Cycles 12656
Cycles 12658
Cycles 12660
Cycles 12666
Cycles 12668
Cycles 12670
Cycles 12676
Cycles 12678
Cycles 12680
Cycles 12686
Cycles 12688
Cycles 12690
Cycles 12696
Cycles 12698
Cycles 12700
Cycles 12702
Cycles 12705
Cycles 12707
Cycles 12713
Cycles 12715
Cycles 12717
Cycles 12723
Cycles 12725
Cycles 12727
Cycles 12733
Cycles 12735
Cycles 12737
Cycles 12743
Cycles 12745
Cycles 12747
Cycles 12753
Cycles 12755
Cycles 12757
Cycles 12763
Cycles 12765
Cycles 12767
Cycles 12773
Cycles 12775
Cycles 12777
Cycles 12783
Cycles 12785
Cycles 12787
Cycles 12793
Cycles 12795
Cycles 12797
Cycles 12803
Cycles 12805
Cycles 12807
Cycles 12813
Cycles 12815
Cycles 12817
Cycles 12823
Cycles 12825
Cycles 12827
Cycles 12833
Cycles 12835
Cycles 12837
Cycles 12843
Cycles 12845
Cycles 12847
Cycles 12853
Cycles 12855
Cycles 12857
Cycles 12863
Cycles 12865
Cycles 12867
Cycles 12873
Cycles 12875
Cycles 12877
Cycles 12883
Cycles 12885
Cycles 12887
Cycles 12893
Cycles 12895
Cycles 12897
Cycles 12903
Cycles 12905
Cycles 12907
Cycles 12913
Cycles 12915
Cycles 12917
Cycles 12923
Cycles 12925
Cycles 12927
Cycles 12933
Cycles 12935
Cycles 12937
Cycles 12943
Cycles 12945
Cycles 12947
Cycles 12953
Cycles 12955
Cycles 12957
Cycles 12963
Cycles 12965
Cycles 12967
Cycles 12973
Cycles 12975
Cycles 12977
Cycles 12983
Cycles 12985
Cycles 12987
Cycles 12993
Cycles 12995
Cycles 12997
Cycles 13003
Cycles 13005
Cycles 13007
Cycles 13013
Cycles 13015
Cycles 13017
Cycles 13023
Cycles 13025
Cycles 13027
Cycles 13033
Cycles 13035
Cycles 13037
Cycles 13043
Cycles 13045
Cycles 13047
Cycles 13053
Cycles 13055
Cycles 13057
Cycles 13063
Cycles 13065
Cycles 13067
Cycles 13073
Cycles 13075
Cycles 13077
Cycles 13083
Cycles 13085
Cycles 13087
Cycles 13093
Cycles 13095
Cycles 13097
Cycles 13103
Cycles 13105
Cycles 13107
Cycles 13113
Cycles 13115
Cycles 13117
Cycles 13123
Cycles 13125
Cycles 13127
Cycles 13133
Cycles 13135
Cycles 13137
Cycles 13143
Cycles 13145
Cycles 13147
Cycles 13153
Cycles 13155
Cycles 13157
Cycles 13163
Cycles 13165
Cycles 13167
Cycles 13173
Cycles 13175
Cycles 13177
Cycles 13183
Cycles 13185
Cycles 13187
Cycles 13193
Cycles 13195
Cycles 13197
Cycles 13203
Cycles 13205
Cycles 13207
Cycles 13213
Cycles 13215
Cycles 13217
Cycles 13223
Cycles 13225
Cycles 13227
Cycles 13233
Cycles 13235
Cycles 13237
Cycles 13243
Cycles 13245
Cycles 13247
Cycles 13253
Cycles 13255
Cycles 13257
Cycles 13263
Cycles 13265
Cycles 13267
Cycles 13273
Cycles 13275
Cycles 13277
Cycles 13283
Cycles 13285
Cycles 13287
Cycles 13293
Cycles 13295
Cycles 13297
Cycles 13303
Cycles 13305
Cycles 13307
Cycles 13313
Cycles 13315
Cycles 13317
Cycles 13323
Cycles 13325
Cycles 13327
Cycles 13333
Cycles 13335
Cycles 13337
Cycles 13343
Cycles 13345
Cycles 13347
Cycles 13353
Cycles 13355
Cycles 13357
Cycles 13363
Cycles 13365
Cycles 13367
Cycles 13373
Cycles 13375
Cycles 13377
Cycles 13383
Cycles 13385
Cycles 13387
Cycles 13393
Cycles 13395
Cycles 13397
Cycles 13403
Cycles 13405
Cycles 13407
Cycles 13413
Cycles 13415
Cycles 13417
Cycles 13423
Cycles 13425
Cycles 13427
Cycles 13433
Cycles 13435
Cycles 13437
Cycles 13443
Cycles 13445
Cycles 13447
Cycles 13453
Cycles 13455
Cycles 13457
Cycles 13463
Cycles 13465
Cycles 13467
Cycles 13473
Cycles 13475
Cycles 13477
Cycles 13483
Cycles 13485
Cycles 13487
Cycles 13493
Cycles 13495
Cycles 13497
Cycles 13503
Cycles 13505
Cycles 13507
Cycles 13513
Cycles 13515
Cycles 13517
Cycles 13523
Cycles 13525
Cycles 13527
Cycles 13533
Cycles 13535
Cycles 13537
Cycles 13543
Cycles 13545
Cycles 13547
Cycles 13553
Cycles 13555
Cycles 13557
Cycles 13563
Cycles 13565
Cycles 13567
Cycles 13573
Cycles 13575
Cycles 13577
Cycles 13583
Cycles 13585
Cycles 13587
Cycles 13593
Cycles 13595
Cycles 13597
Cycles 13603
Cycles 13605
Cycles 13607
Cycles 13613
Cycles 13615
Cycles 13617
Cycles 13623
Cycles 13625
Cycles 13627
Cycles 13633
Cycles 13635
Cycles 13637
Cycles 13643
Cycles 13645
Cycles 13647
Cycles 13653
Cycles 13655
Cycles 13657
Cycles 13663
Cycles 13665
Cycles 13667
Cycles 13673
Cycles 13675
Cycles 13677
Cycles 13683
Cycles 13685
Cycles 13687
Cycles 13693
Cycles 13695
Cycles 13697
Cycles 13703
Cycles 13705
Cycles 13707
Cycles 13713
Cycles 13715
Cycles 13717
Cycles 13723
Cycles 13725
Cycles 13727
Cycles 13733
Cycles 13735
Cycles 13737
Cycles 13743
Cycles 13745
Cycles 13747
Cycles 13753
Cycles 13755
Cycles 13757
Cycles 13763
Cycles 13765
Cycles 13767
Cycles 13773
Cycles 13775
Cycles 13777
Cycles 13783
Cycles 13785
Cycles 13787
Cycles 13793
Cycles 13795
Cycles 13797
Cycles 13803
Cycles 13805
Cycles 13807
Cycles 13813
Cycles 13815
Cycles 13817
Cycles 13823
Cycles 13825
Cycles 13827
Cycles 13833
Cycles 13835
Cycles 13837
Cycles 13843
Cycles 13845
Cycles 13847
Cycles 13853
Cycles 13855
Cycles 13857
Cycles 13863
Cycles 13865
Cycles 13867
Cycles 13873
Cycles 13875
Cycles 13877
Cycles 13883
Cycles 13885
Cycles 13887
Cycles 13893
Cycles 13895
Cycles 13897
Cycles 13903
Cycles 13905
Cycles 13907
Cycles 13913
Cycles 13915
Cycles 13917
Cycles 13923
Cycles 13925
Cycles 13927
Cycles 13933
Cycles 13935
Cycles 13937
Cycles 13943
Cycles 13945
Cycles 13947
Cycles 13953
Cycles 13955
Cycles 13957
Cycles 13963
Cycles 13965
Cycles 13967
Cycles 13973
Cycles 13975
Cycles 13977
Cycles 13983
Cycles 13985
Cycles 13987
Cycles 13993
Cycles 13995
Cycles 13997
Cycles 14003
Cycles 14005
Cycles 14007
Cycles 14013
Cycles 14015
Cycles 14017
Cycles 14023
Cycles 14025
Cycles 14027
Cycles 14033
Cycles 14035
Cycles 14037
Cycles 14043
Cycles 14045
Cycles 14047
Cycles 14053
Cycles 14055
Cycles 14057
Cycles 14063
Cycles 14065
Cycles 14067
Cycles 14073
Cycles 14075
Cycles 14077
Cycles 14083
Cycles 14085
Cycles 14087
Cycles 14093
Cycles 14095
Cycles 14097
Cycles 14103
Cycles 14105
Cycles 14107
Cycles 14113
Cycles 14115
Cycles 14117
Cycles 14123
Cycles 14125
Cycles 14127
Cycles 14133
Cycles 14135
Cycles 14137
Cycles 14143
Cycles 14145
Cycles 14147
Cycles 14153
Cycles 14155
Cycles 14157
Cycles 14163
Cycles 14165
Cycles 14167
Cycles 14173
Cycles 14175
Cycles 14177
Cycles 14183
Cycles 14185
Cycles 14187
Cycles 14193
Cycles 14195
Cycles 14197
Cycles 14203
Cycles 14205
Cycles 14207
Cycles 14213
Cycles 14215
Cycles 14217
Cycles 14223
Cycles 14225
Cycles 14227
Cycles 14233
Cycles 14235
Cycles 14237
Cycles 14243
Cycles 14245
Cycles 14247
Cycles 14253
Cycles 14255
Cycles 14257
Cycles 14263
Cycles 14265
Cycles 14267
Cycles 14273
Cycles 14275
Cycles 14277
Cycles 14283
Cycles 14285
Cycles 14287
Cycles 14293
Cycles 14295
Cycles 14297
Cycles 14303
Cycles 14305
Cycles 14307
Cycles 14313
Cycles 14315
Cycles 14317
Cycles 14323
Cycles 14325
Cycles 14327
Cycles 14333
Cycles 14335
Cycles 14337
Cycles 14343
Cycles 14345
Cycles 14347
Cycles 14353
Cycles 14355
Cycles 14357
Cycles 14363
Cycles 14365
Cycles 14367
Cycles 14373
Cycles 14375
Cycles 14377
Cycles 14383
Cycles 14385
Cycles 14387
Cycles 14393
Cycles 14395
Cycles 14397
Cycles 14403
Cycles 14405
Cycles 14407
Cycles 14413
Cycles 14415
Cycles 14417
Cycles 14423
Cycles 14425
Cycles 14427
Cycles 14433
Cycles 14435
Cycles 14437
Cycles 14443
Cycles 14445
Cycles 14447
Cycles 14453
Cycles 14455
Cycles 14457
Cycles 14463
Cycles 14465
Cycles 14467
Cycles 14473
Cycles 14475
Cycles 14477
Cycles 14483
Cycles 14485
Cycles 14487
Cycles 14493
Cycles 14495
Cycles 14497
Cycles 14503
Cycles 14505
Cycles 14507
Cycles 14513
Cycles 14515
Cycles 14517
Cycles 14523
Cycles 14525
Cycles 14527
Cycles 14533
Cycles 14535
Cycles 14537
Cycles 14543
Cycles 14545
Cycles 14547
Cycles 14553
Cycles 14555
Cycles 14557
Cycles 14563
Cycles 14565
Cycles 14567
Cycles 14573
Cycles 14575
Cycles 14577
Cycles 14583
Cycles 14585
Cycles 14587
Cycles 14593
Cycles 14595
Cycles 14597
Cycles 14603
Cycles 14605
Cycles 14607
Cycles 14613
Cycles 14615
Cycles 14617
Cycles 14623
Cycles 14625
Cycles 14627
Cycles 14633
Cycles 14635
Cycles 14637
Cycles 14643
Cycles 14645
Cycles 14647
Cycles 14653
Cycles 14655
Cycles 14657
Cycles 14663
Cycles 14665
Cycles 14667
Cycles 14673
Cycles 14675
Cycles 14677
Cycles 14683
Cycles 14685
Cycles 14687
Cycles 14693
Cycles 14695
Cycles 14697
Cycles 14703
Cycles 14705
Cycles 14707
Cycles 14713
Cycles 14715
Cycles 14717
Cycles 14723
Cycles 14725
Cycles 14727
Cycles 14733
Cycles 14735
Cycles 14737
Cycles 14743
Cycles 14745
Cycles 14747
Cycles 14753
Cycles 14755
Cycles 14757
Cycles 14763
Cycles 14765
Cycles 14767
Cycles 14773
Cycles 14775
Cycles 14777
Cycles 14783
Cycles 14785
Cycles 14787
Cycles 14793
Cycles 14795
Cycles 14797
Cycles 14803
Cycles 14805
Cycles 14807
Cycles 14813
Cycles 14815
Cycles 14817
Cycles 14823
Cycles 14825
Cycles 14827
Cycles 14833
Cycles 14835
Cycles 14837
Cycles 14843
Cycles 14845
Cycles 14847
Cycles 14853
Cycles 14855
Cycles 14857
Cycles 14863
Cycles 14865
Cycles 14867
Cycles 14873
Cycles 14875
Cycles 14877
Cycles 14883
Cycles 14885
Cycles 14887
Cycles 14893
Cycles 14895
Cycles 14897
Cycles 14903
Cycles 14905
Cycles 14907
Cycles 14913
Cycles 14915
Cycles 14917
Cycles 14923
Cycles 14925
Cycles 14927
Cycles 14933
Cycles 14935
Cycles 14937
Cycles 14943
Cycles 14945
Cycles 14947
Cycles 14953
Cycles 14955
Cycles 14957
Cycles 14963
Cycles 14965
Cycles 14967
Cycles 14973
Cycles 14975
Cycles 14977
Cycles 14983
Cycles 14985
Cycles 14987
Cycles 14993
Cycles 14995
Cycles 14997
Cycles 15003
Cycles 15005
Cycles 15007
Cycles 15013
Cycles 15015
Cycles 15017
Cycles 15023
Cycles 15025
Cycles 15027
Cycles 15033
Cycles 15035
Cycles 15037
Cycles 15043
Cycles 15045
Cycles 15047
Cycles 15053
Cycles 15055
Cycles 15057
Cycles 15063
Cycles 15065
Cycles 15067
Cycles 15073
Cycles 15075
Cycles 15077
Cycles 15083
Cycles 15085
Cycles 15087
Cycles 15093
Cycles 15095
Cycles 15097
Cycles 15103
Cycles 15105
Cycles 15107
Cycles 15113
Cycles 15115
Cycles 15117
Cycles 15123
Cycles 15125
Cycles 15127
Cycles 15133
Cycles 15135
Cycles 15137
Cycles 15143
Cycles 15145
Cycles 15147
Cycles 15153
Cycles 15155
Cycles 15157
Cycles 15163
Cycles 15165
Cycles 15167
Cycles 15173
Cycles 15175
Cycles 15177
Cycles 15183
Cycles 15185
Cycles 15187
Cycles 15193
Cycles 15195
Cycles 15197
Cycles 15203
Cycles 15205
Cycles 15207
Cycles 15213
Cycles 15215
Cycles 15217
Cycles 15223
Cycles 15225
Cycles 15227
Cycles 15233
Cycles 15235
Cycles 15237
Cycles 15243
Cycles 15245
Cycles 15247
Cycles 15253
Cycles 15255
Cycles 15257
Cycles 15263
Cycles 15265
Cycles 15267
Cycles 15269
Cycles 15272
Cycles 15274
Cycles 15280
Cycles 15282
Cycles 15284
Cycles 15290
Cycles 15292
Cycles 15294
Cycles 15300
Cycles 15302
Cycles 15304
Cycles 15310
Cycles 15312
Cycles 15314
Cycles 15320
Cycles 15322
Cycles 15324
Cycles 15330
Cycles 15332
Cycles 15334
Cycles 15340
Cycles 15342
Cycles 15344
Cycles 15350
Cycles 15352
Cycles 15354
Cycles 15360
Cycles 15362
Cycles 15364
Cycles 15370
Cycles 15372
Cycles 15374
Cycles 15380
Cycles 15382
Cycles 15384
Cycles 15390
Cycles 15392
Cycles 15394
Cycles 15400
Cycles 15402
Cycles 15404
Cycles 15410
Cycles 15412
Cycles 15414
Cycles 15420
Cycles 15422
Cycles 15424
Cycles 15430
Cycles 15432
Cycles 15434
Cycles 15440
Cycles 15442
Cycles 15444
Cycles 15450
Cycles 15452
Cycles 15454
Cycles 15460
Cycles 15462
Cycles 15464
Cycles 15470
Cycles 15472
Cycles 15474
Cycles 15480
Cycles 15482
Cycles 15484
Cycles 15490
Cycles 15492
Cycles 15494
Cycles 15500
Cycles 15502
Cycles 15504
Cycles 15510
Cycles 15512
Cycles 15514
Cycles 15520
Cycles 15522
Cycles 15524
Cycles 15530
Cycles 15532
Cycles 15534
Cycles 15540
Cycles 15542
Cycles 15544
Cycles 15550
Cycles 15552
Cycles 15554
Cycles 15560
Cycles 15562
Cycles 15564
Cycles 15570
Cycles 15572
Cycles 15574
Cycles 15580
Cycles 15582
Cycles 15584
Cycles 15590
Cycles 15592
Cycles 15594
Cycles 15600
Cycles 15602
Cycles 15604
Cycles 15610
Cycles 15612
Cycles 15614
Cycles 15620
Cycles 15622
Cycles 15624
Cycles 15630
Cycles 15632
Cycles 15634
Cycles 15640
Cycles 15642
Cycles 15644
Cycles 15650
Cycles 15652
Cycles 15654
Cycles 15660
Cycles 15662
Cycles 15664
Cycles 15670
Cycles 15672
Cycles 15674
Cycles 15680
Cycles 15682
Cycles 15684
Cycles 15690
Cycles 15692
Cycles 15694
Cycles 15700
Cycles 15702
Cycles 15704
Cycles 15710
Cycles 15712
Cycles 15714
Cycles 15720
Cycles 15722
Cycles 15724
Cycles 15730
Cycles 15732
Cycles 15734
Cycles 15740
Cycles 15742
Cycles 15744
Cycles 15750
Cycles 15752
Cycles 15754
Cycles 15760
Cycles 15762
Cycles 15764
Cycles 15770
Cycles 15772
Cycles 15774
Cycles 15780
Cycles 15782
Cycles 15784
Cycles 15790
Cycles 15792
Cycles 15794
Cycles 15800
Cycles 15802
Cycles 15804
Cycles 15810
Cycles 15812
Cycles 15814
Cycles 15820
Cycles 15822
Cycles 15824
Cycles 15830
Cycles 15832
Cycles 15834
Cycles 15840
Cycles 15842
Cycles 15844
Cycles 15850
Cycles 15852
Cycles 15854
Cycles 15860
Cycles 15862
Cycles 15864
Cycles 15870
Cycles 15872
Cycles 15874
Cycles 15880
Cycles 15882
Cycles 15884
Cycles 15890
Cycles 15892
Cycles 15894
Cycles 15900
Cycles 15902
Cycles 15904
Cycles 15910
Cycles 15912
Cycles 15914
Cycles 15920
Cycles 15922
Cycles 15924
Cycles 15930
Cycles 15932
Cycles 15934
Cycles 15940
Cycles 15942
Cycles 15944
Cycles 15950
Cycles 15952
Cycles 15954
Cycles 15960
Cycles 15962
Cycles 15964
Cycles 15970
Cycles 15972
Cycles 15974
Cycles 15980
Cycles 15982
Cycles 15984
Cycles 15990
Cycles 15992
Cycles 15994
Cycles 16000
Cycles 16002
Cycles 16004
Cycles 16010
Cycles 16012
Cycles 16014
Cycles 16020
Cycles 16022
Cycles 16024
Cycles 16030
Cycles 16032
Cycles 16034
Cycles 16040
Cycles 16042
Cycles 16044
Cycles 16050
Cycles 16052
Cycles 16054
Cycles 16060
Cycles 16062
Cycles 16064
Cycles 16070
Cycles 16072
Cycles 16074
Cycles 16080
Cycles 16082
Cycles 16084
Cycles 16090
Cycles 16092
Cycles 16094
Cycles 16100
Cycles 16102
Cycles 16104
Cycles 16110
Cycles 16112
Cycles 16114
Cycles 16120
Cycles 16122
Cycles 16124
Cycles 16130
Cycles 16132
Cycles 16134
Cycles 16140
Cycles 16142
Cycles 16144
Cycles 16150
Cycles 16152
Cycles 16154
Cycles 16160
Cycles 16162
Cycles 16164
Cycles 16170
Cycles 16172
Cycles 16174
Cycles 16180
Cycles 16182
Cycles 16184
Cycles 16190
Cycles 16192
Cycles 16194
Cycles 16200
Cycles 16202
Cycles 16204
Cycles 16210
Cycles 16212
Cycles 16214
Cycles 16220
Cycles 16222
Cycles 16224
Cycles 16230
Cycles 16232
Cycles 16234
Cycles 16240
Cycles 16242
Cycles 16244
Cycles 16250
Cycles 16252
Cycles 16254
Cycles 16260
Cycles 16262
Cycles 16264
Cycles 16270
Cycles 16272
Cycles 16274
Cycles 16280
Cycles 16282
Cycles 16284
Cycles 16290
Cycles 16292
Cycles 16294
Cycles 16300
Cycles 16302
Cycles 16304
Cycles 16310
Cycles 16312
Cycles 16314
Cycles 16320
Cycles 16322
Cycles 16324
Cycles 16330
Cycles 16332
Cycles 16334
Cycles 16340
Cycles 16342
Cycles 16344
Cycles 16350
Cycles 16352
Cycles 16354
Cycles 16360
Cycles 16362
Cycles 16364
Cycles 16370
Cycles 16372
Cycles 16374
Cycles 16380
Cycles 16382
Cycles 16384
Cycles 16390
Cycles 16392
Cycles 16394
Cycles 16400
Cycles 16402
Cycles 16404
Cycles 16410
Cycles 16412
Cycles 16414
Cycles 16420
Cycles 16422
Cycles 16424
Cycles 16430
Cycles 16432
Cycles 16434
Cycles 16440
Cycles 16442
Cycles 16444
Cycles 16450
Cycles 16452
Cycles 16454
Cycles 16460
Cycles 16462
Cycles 16464
Cycles 16470
Cycles 16472
Cycles 16474
Cycles 16480
Cycles 16482
Cycles 16484
Cycles 16490
Cycles 16492
Cycles 16494
Cycles 16500
Cycles 16502
Cycles 16504
Cycles 16510
Cycles 16512
Cycles 16514
Cycles 16520
Cycles 16522
Cycles 16524
Cycles 16530
Cycles 16532
Cycles 16534
Cycles 16540
Cycles 16542
Cycles 16544
Cycles 16550
Cycles 16552
Cycles 16554
Cycles 16560
Cycles 16562
Cycles 16564
Cycles 16570
Cycles 16572
Cycles 16574
Cycles 16580
Cycles 16582
Cycles 16584
Cycles 16590
Cycles 16592
Cycles 16594
Cycles 16600
Cycles 16602
Cycles 16604
Cycles 16610
Cycles 16612
Cycles 16614
Cycles 16620
Cycles 16622
Cycles 16624
Cycles 16630
Cycles 16632
Cycles 16634
Cycles 16640
Cycles 16642
Cycles 16644
Cycles 16650
Cycles 16652
Cycles 16654
Cycles 16660
Cycles 16662
Cycles 16664
Cycles 16670
Cycles 16672
Cycles 16674
Cycles 16680
Cycles 16682
Cycles 16684
Cycles 16690
Cycles 16692
Cycles 16694
Cycles 16700
Cycles 16702
Cycles 16704
Cycles 16710
Cycles 16712
Cycles 16714
Cycles 16720
Cycles 16722
Cycles 16724
Cycles 16730
Cycles 16732
Cycles 16734
Cycles 16740
Cycles 16742
Cycles 16744
Cycles 16750
Cycles 16752
Cycles 16754
Cycles 16760
Cycles 16762
Cycles 16764
Cycles 16770
Cycles 16772
Cycles 16774
Cycles 16780
Cycles 16782
Cycles 16784
Cycles 16790
Cycles 16792
Cycles 16794
Cycles 16800
Cycles 16802
Cycles 16804
Cycles 16810
Cycles 16812
Cycles 16814
Cycles 16820
Cycles 16822
Cycles 16824
Cycles 16830
Cycles 16832
Cycles 16834
Cycles 16840
Cycles 16842
Cycles 16844
Cycles 16850
Cycles 16852
Cycles 16854
Cycles 16860
Cycles 16862
Cycles 16864
Cycles 16870
Cycles 16872
Cycles 16874
Cycles 16880
Cycles 16882
Cycles 16884
Cycles 16890
Cycles 16892
Cycles 16894
Cycles 16900
Cycles 16902
Cycles 16904
Cycles 16910
Cycles 16912
Cycles 16914
Cycles 16920
Cycles 16922
Cycles 16924
Cycles 16930
Cycles 16932
Cycles 16934
Cycles 16940
Cycles 16942
Cycles 16944
Cycles 16950
Cycles 16952
Cycles 16954
Cycles 16960
Cycles 16962
Cycles 16964
Cycles 16970
Cycles 16972
Cycles 16974
Cycles 16980
Cycles 16982
Cycles 16984
Cycles 16990
Cycles 16992
Cycles 16994
Cycles 17000
Cycles 17002
Cycles 17004
Cycles 17010
Cycles 17012
Cycles 17014
Cycles 17020
Cycles 17022
Cycles 17024
Cycles 17030
Cycles 17032
Cycles 17034
Cycles 17040
Cycles 17042
Cycles 17044
Cycles 17050
Cycles 17052
Cycles 17054
Cycles 17060
Cycles 17062
Cycles 17064
Cycles 17070
Cycles 17072
Cycles 17074
Cycles 17080
Cycles 17082
Cycles 17084
Cycles 17090
Cycles 17092
Cycles 17094
Cycles 17100
Cycles 17102
Cycles 17104
Cycles 17110
Cycles 17112
Cycles 17114
Cycles 17120
Cycles 17122
Cycles 17124
Cycles 17130
Cycles 17132
Cycles 17134
Cycles 17140
Cycles 17142
Cycles 17144
Cycles 17150
Cycles 17152
Cycles 17154
Cycles 17160
Cycles 17162
Cycles 17164
Cycles 17170
Cycles 17172
Cycles 17174
Cycles 17180
Cycles 17182
Cycles 17184
Cycles 17190
Cycles 17192
Cycles 17194
Cycles 17200
Cycles 17202
Cycles 17204
Cycles 17210
Cycles 17212
Cycles 17214
Cycles 17220
Cycles 17222
Cycles 17224
Cycles 17230
Cycles 17232
Cycles 17234
Cycles 17240
Cycles 17242
Cycles 17244
Cycles 17250
Cycles 17252
Cycles 17254
Cycles 17260
Cycles 17262
Cycles 17264
Cycles 17270
Cycles 17272
Cycles 17274
Cycles 17280
Cycles 17282
Cycles 17284
Cycles 17290
Cycles 17292
Cycles 17294
Cycles 17300
Cycles 17302
Cycles 17304
Cycles 17310
Cycles 17312
Cycles 17314
Cycles 17320
Cycles 17322
Cycles 17324
Cycles 17330
Cycles 17332
Cycles 17334
Cycles 17340
Cycles 17342
Cycles 17344
Cycles 17350
Cycles 17352
Cycles 17354
Cycles 17360
Cycles 17362
Cycles 17364
Cycles 17370
Cycles 17372
Cycles 17374
Cycles 17380
Cycles 17382
Cycles 17384
Cycles 17390
Cycles 17392
Cycles 17394
Cycles 17400
Cycles 17402
Cycles 17404
Cycles 17410
Cycles 17412
Cycles 17414
Cycles 17420
Cycles 17422
Cycles 17424
Cycles 17430
Cycles 17432
Cycles 17434
Cycles 17440
Cycles 17442
Cycles 17444
Cycles 17450
Cycles 17452
Cycles 17454
Cycles 17460
Cycles 17462
Cycles 17464
Cycles 17470
Cycles 17472
Cycles 17474
Cycles 17480
Cycles 17482
Cycles 17484
Cycles 17490
Cycles 17492
Cycles 17494
Cycles 17500
Cycles 17502
Cycles 17504
Cycles 17510
Cycles 17512
Cycles 17514
Cycles 17520
Cycles 17522
Cycles 17524
Cycles 17530
Cycles 17532
Cycles 17534
Cycles 17540
Cycles 17542
Cycles 17544
Cycles 17550
Cycles 17552
Cycles 17554
Cycles 17560
Cycles 17562
Cycles 17564
Cycles 17570
Cycles 17572
Cycles 17574
Cycles 17580
Cycles 17582
Cycles 17584
Cycles 17590
Cycles 17592
Cycles 17594
Cycles 17600
Cycles 17602
Cycles 17604
Cycles 17610
Cycles 17612
Cycles 17614
Cycles 17620
Cycles 17622
Cycles 17624
Cycles 17630
Cycles 17632
Cycles 17634
Cycles 17640
Cycles 17642
Cycles 17644
Cycles 17650
Cycles 17652
Cycles 17654
Cycles 17660
Cycles 17662
Cycles 17664
Cycles 17670
Cycles 17672
Cycles 17674
Cycles 17680
Cycles 17682
Cycles 17684
Cycles 17690
Cycles 17692
Cycles 17694
Cycles 17700
Cycles 17702
Cycles 17704
Cycles 17710
Cycles 17712
Cycles 17714
Cycles 17720
Cycles 17722
Cycles 17724
Cycles 17730
Cycles 17732
Cycles 17734
Cycles 17740
Cycles 17742
Cycles 17744
Cycles 17750
Cycles 17752
Cycles 17754
Cycles 17760
Cycles 17762
Cycles 17764
Cycles 17770
Cycles 17772
Cycles 17774
Cycles 17780
Cycles 17782
Cycles 17784
Cycles 17790
Cycles 17792
Cycles 17794
Cycles 17800
Cycles 17802
Cycles 17804
Cycles 17810
Cycles 17812
Cycles 17814
Cycles 17820
Cycles 17822
Cycles 17824
Cycles 17830
Cycles 17832
Cycles 17834
Cycles 17836
Cycles 17839
Cycles 17841
Cycles 17847
Cycles 17849
Cycles 17851
Cycles 17857
Cycles 17859
Cycles 17861
Cycles 17867
Cycles 17869
Cycles 17871
Cycles 17877
Cycles 17879
Cycles 17881
Cycles 17887
Cycles 17889
Cycles 17891
Cycles 17897
Cycles 17899
Cycles 17901
Cycles 17907
Cycles 17909
Cycles 17911
Cycles 17917
Cycles 17919
Cycles 17921
Cycles 17927
Cycles 17929
Cycles 17931
Cycles 17937
Cycles 17939
Cycles 17941
Cycles 17947
Cycles 17949
Cycles 17951
Cycles 17957
Cycles 17959
Cycles 17961
Cycles 17967
Cycles 17969
Cycles 17971
Cycles 17977
Cycles 17979
Cycles 17981
Cycles 17987
Cycles 17989
Cycles 17991
Cycles 17997
Cycles 17999
Cycles 18001
Cycles 18007
Cycles 18009
Cycles 18011
Cycles 18017
Cycles 18019
Cycles 18021
Cycles 18027
Cycles 18029
Cycles 18031
Cycles 18037
Cycles 18039
Cycles 18041
Cycles 18047
Cycles 18049
Cycles 18051
Cycles 18057
Cycles 18059
Cycles 18061
Cycles 18067
Cycles 18069
Cycles 18071
Cycles 18077
Cycles 18079
Cycles 18081
Cycles 18087
Cycles 18089
Cycles 18091
Cycles 18097
Cycles 18099
Cycles 18101
Cycles 18107
Cycles 18109
Cycles 18111
Cycles 18117
Cycles 18119
Cycles 18121
Cycles 18127
Cycles 18129
Cycles 18131
Cycles 18137
Cycles 18139
Cycles 18141
Cycles 18147
Cycles 18149
Cycles 18151
Cycles 18157
Cycles 18159
Cycles 18161
Cycles 18167
Cycles 18169
Cycles 18171
Cycles 18177
Cycles 18179
Cycles 18181
Cycles 18187
Cycles 18189
Cycles 18191
Cycles 18197
Cycles 18199
Cycles 18201
Cycles 18207
Cycles 18209
Cycles 18211
Cycles 18217
Cycles 18219
Cycles 18221
Cycles 18227
Cycles 18229
Cycles 18231
Cycles 18237
Cycles 18239
Cycles 18241
Cycles 18247
Cycles 18249
Cycles 18251
Cycles 18257
Cycles 18259
Cycles 18261
Cycles 18267
Cycles 18269
Cycles 18271
Cycles 18277
Cycles 18279
Cycles 18281
Cycles 18287
Cycles 18289
Cycles 18291
Cycles 18297
Cycles 18299
Cycles 18301
Cycles 18307
Cycles 18309
Cycles 18311
Cycles 18317
Cycles 18319
Cycles 18321
Cycles 18327
Cycles 18329
Cycles 18331
Cycles 18337
Cycles 18339
Cycles 18341
Cycles 18347
Cycles 18349
Cycles 18351
Cycles 18357
Cycles 18359
Cycles 18361
Cycles 18367
Cycles 18369
Cycles 18371
Cycles 18377
Cycles 18379
Cycles 18381
Cycles 18387
Cycles 18389
Cycles 18391
Cycles 18397
Cycles 18399
Cycles 18401
Cycles 18407
Cycles 18409
Cycles 18411
Cycles 18417
Cycles 18419
Cycles 18421
Cycles 18427
Cycles 18429
Cycles 18431
Cycles 18437
Cycles 18439
Cycles 18441
Cycles 18447
Cycles 18449
Cycles 18451
Cycles 18457
Cycles 18459
Cycles 18461
Cycles 18467
Cycles 18469
Cycles 18471
Cycles 18477
Cycles 18479
Cycles 18481
Cycles 18487
Cycles 18489
Cycles 18491
Cycles 18497
Cycles 18499
Cycles 18501
Cycles 18507
Cycles 18509
Cycles 18511
Cycles 18517
Cycles 18519
Cycles 18521
Cycles 18527
Cycles 18529
Cycles 18531
Cycles 18537
Cycles 18539
Cycles 18541
Cycles 18547
Cycles 18549
Cycles 18551
Cycles 18557
Cycles 18559
Cycles 18561
Cycles 18567
Cycles 18569
Cycles 18571
Cycles 18577
Cycles 18579
Cycles 18581
Cycles 18587
Cycles 18589
Cycles 18591
Cycles 18597
Cycles 18599
Cycles 18601
Cycles 18607
Cycles 18609
Cycles 18611
Cycles 18617
Cycles 18619
Cycles 18621
Cycles 18627
Cycles 18629
Cycles 18631
Cycles 18637
Cycles 18639
Cycles 18641
Cycles 18647
Cycles 18649
Cycles 18651
Cycles 18657
Cycles 18659
Cycles 18661
Cycles 18667
Cycles 18669
Cycles 18671
Cycles 18677
Cycles 18679
Cycles 18681
Cycles 18687
Cycles 18689
Cycles 18691
Cycles 18697
Cycles 18699
Cycles 18701
Cycles 18707
Cycles 18709
Cycles 18711
Cycles 18717
Cycles 18719
Cycles 18721
Cycles 18727
Cycles 18729
Cycles 18731
Cycles 18737
Cycles 18739
Cycles 18741
Cycles 18747
Cycles 18749
Cycles 18751
Cycles 18757
Cycles 18759
Cycles 18761
Cycles 18767
Cycles 18769
Cycles 18771
Cycles 18777
Cycles 18779
Cycles 18781
Cycles 18787
Cycles 18789
Cycles 18791
Cycles 18797
Cycles 18799
Cycles 18801
Cycles 18807
Cycles 18809
Cycles 18811
Cycles 18817
Cycles 18819
Cycles 18821
Cycles 18827
Cycles 18829
Cycles 18831
Cycles 18837
Cycles 18839
Cycles 18841
Cycles 18847
Cycles 18849
Cycles 18851
Cycles 18857
Cycles 18859
Cycles 18861
Cycles 18867
Cycles 18869
Cycles 18871
Cycles 18877
Cycles 18879
Cycles 18881
Cycles 18887
Cycles 18889
Cycles 18891
Cycles 18897
Cycles 18899
Cycles 18901
Cycles 18907
Cycles 18909
Cycles 18911
Cycles 18917
Cycles 18919
Cycles 18921
Cycles 18927
Cycles 18929
Cycles 18931
Cycles 18937
Cycles 18939
Cycles 18941
Cycles 18947
Cycles 18949
Cycles 18951
Cycles 18957
Cycles 18959
Cycles 18961
Cycles 18967
Cycles 18969
Cycles 18971
Cycles 18977
Cycles 18979
Cycles 18981
Cycles 18987
Cycles 18989
Cycles 18991
Cycles 18997
Cycles 18999
Cycles 19001
Cycles 19007
Cycles 19009
Cycles 19011
Cycles 19017
Cycles 19019
Cycles 19021
Cycles 19027
Cycles 19029
Cycles 19031
Cycles 19037
Cycles 19039
Cycles 19041
Cycles 19047
Cycles 19049
Cycles 19051
Cycles 19057
Cycles 19059
Cycles 19061
Cycles 19067
Cycles 19069
Cycles 19071
Cycles 19077
Cycles 19079
Cycles 19081
Cycles 19087
Cycles 19089
Cycles 19091
Cycles 19097
Cycles 19099
Cycles 19101
Cycles 19107
Cycles 19109
Cycles 19111
Cycles 19117
Cycles 19119
Cycles 19121
Cycles 19127
Cycles 19129
Cycles 19131
Cycles 19137
Cycles 19139
Cycles 19141
Cycles 19147
Cycles 19149
Cycles 19151
Cycles 19157
Cycles 19159
Cycles 19161
Cycles 19167
Cycles 19169
Cycles 19171
Cycles 19177
Cycles 19179
Cycles 19181
Cycles 19187
Cycles 19189
Cycles 19191
Cycles 19197
Cycles 19199
Cycles 19201
Cycles 19207
Cycles 19209
Cycles 19211
Cycles 19217
Cycles 19219
Cycles 19221
Cycles 19227
Cycles 19229
Cycles 19231
Cycles 19237
Cycles 19239
Cycles 19241
Cycles 19247
Cycles 19249
Cycles 19251
Cycles 19257
Cycles 19259
Cycles 19261
Cycles 19267
Cycles 19269
Cycles 19271
Cycles 19277
Cycles 19279
Cycles 19281
Cycles 19287
Cycles 19289
Cycles 19291
Cycles 19297
Cycles 19299
Cycles 19301
Cycles 19307
Cycles 19309
Cycles 19311
Cycles 19317
Cycles 19319
Cycles 19321
Cycles 19327
Cycles 19329
Cycles 19331
Cycles 19337
Cycles 19339
Cycles 19341
Cycles 19347
Cycles 19349
Cycles 19351
Cycles 19357
Cycles 19359
Cycles 19361
Cycles 19367
Cycles 19369
Cycles 19371
Cycles 19377
Cycles 19379
Cycles 19381
Cycles 19387
Cycles 19389
Cycles 19391
Cycles 19397
Cycles 19399
Cycles 19401
Cycles 19407
Cycles 19409
Cycles 19411
Cycles 19417
Cycles 19419
Cycles 19421
Cycles 19427
Cycles 19429
Cycles 19431
Cycles 19437
Cycles 19439
Cycles 19441
Cycles 19447
Cycles 19449
Cycles 19451
Cycles 19457
Cycles 19459
Cycles 19461
Cycles 19467
Cycles 19469
Cycles 19471
Cycles 19477
Cycles 19479
Cycles 19481
Cycles 19487
Cycles 19489
Cycles 19491
Cycles 19497
Cycles 19499
Cycles 19501
Cycles 19507
Cycles 19509
Cycles 19511
Cycles 19517
Cycles 19519
Cycles 19521
Cycles 19527
Cycles 19529
Cycles 19531
Cycles 19537
Cycles 19539
Cycles 19541
Cycles 19547
Cycles 19549
Cycles 19551
Cycles 19557
Cycles 19559
Cycles 19561
Cycles 19567
Cycles 19569
Cycles 19571
Cycles 19577
Cycles 19579
Cycles 19581
Cycles 19587
Cycles 19589
Cycles 19591
Cycles 19597
Cycles 19599
Cycles 19601
Cycles 19607
Cycles 19609
Cycles 19611
Cycles 19617
Cycles 19619
Cycles 19621
Cycles 19627
Cycles 19629
Cycles 19631
Cycles 19637
Cycles 19639
Cycles 19641
Cycles 19647
Cycles 19649
Cycles 19651
Cycles 19657
Cycles 19659
Cycles 19661
Cycles 19667
Cycles 19669
Cycles 19671
Cycles 19677
Cycles 19679
Cycles 19681
Cycles 19687
Cycles 19689
Cycles 19691
Cycles 19697
Cycles 19699
Cycles 19701
Cycles 19707
Cycles 19709
Cycles 19711
Cycles 19717
Cycles 19719
Cycles 19721
Cycles 19727
Cycles 19729
Cycles 19731
Cycles 19737
Cycles 19739
Cycles 19741
Cycles 19747
Cycles 19749
Cycles 19751
Cycles 19757
Cycles 19759
Cycles 19761
Cycles 19767
Cycles 19769
Cycles 19771
Cycles 19777
Cycles 19779
Cycles 19781
Cycles 19787
Cycles 19789
Cycles 19791
Cycles 19797
Cycles 19799
Cycles 19801
Cycles 19807
Cycles 19809
Cycles 19811
Cycles 19817
Cycles 19819
Cycles 19821
Cycles 19827
Cycles 19829
Cycles 19831
Cycles 19837
Cycles 19839
Cycles 19841
Cycles 19847
Cycles 19849
Cycles 19851
Cycles 19857
Cycles 19859
Cycles 19861
Cycles 19867
Cycles 19869
Cycles 19871
Cycles 19877
Cycles 19879
Cycles 19881
Cycles 19887
Cycles 19889
Cycles 19891
Cycles 19897
Cycles 19899
Cycles 19901
Cycles 19907
Cycles 19909
Cycles 19911
Cycles 19917
Cycles 19919
Cycles 19921
Cycles 19927
Cycles 19929
Cycles 19931
Cycles 19937
Cycles 19939
Cycles 19941
Cycles 19947
Cycles 19949
Cycles 19951
Cycles 19957
Cycles 19959
Cycles 19961
Cycles 19967
Cycles 19969
Cycles 19971
Cycles 19977
Cycles 19979
Cycles 19981
Cycles 19987
Cycles 19989
Cycles 19991
Cycles 19997
Cycles 19999
Cycles 20001
Cycles 20007
Cycles 20009
Cycles 20011
Cycles 20017
Cycles 20019
Cycles 20021
Cycles 20027
Cycles 20029
Cycles 20031
Cycles 20037
Cycles 20039
Cycles 20041
Cycles 20047
Cycles 20049
Cycles 20051
Cycles 20057
Cycles 20059
Cycles 20061
Cycles 20067
Cycles 20069
Cycles 20071
Cycles 20077
Cycles 20079
Cycles 20081
Cycles 20087
Cycles 20089
Cycles 20091
Cycles 20097
Cycles 20099
Cycles 20101
Cycles 20107
Cycles 20109
Cycles 20111
Cycles 20117
Cycles 20119
Cycles 20121
Cycles 20127
Cycles 20129
Cycles 20131
Cycles 20137
Cycles 20139
Cycles 20141
Cycles 20147
Cycles 20149
Cycles 20151
Cycles 20157
Cycles 20159
Cycles 20161
Cycles 20167
Cycles 20169
Cycles 20171
Cycles 20177
Cycles 20179
Cycles 20181
Cycles 20187
Cycles 20189
Cycles 20191
Cycles 20197
Cycles 20199
Cycles 20201
Cycles 20207
Cycles 20209
Cycles 20211
Cycles 20217
Cycles 20219
Cycles 20221
Cycles 20227
Cycles 20229
Cycles 20231
Cycles 20237
Cycles 20239
Cycles 20241
Cycles 20247
Cycles 20249
Cycles 20251
Cycles 20257
Cycles 20259
Cycles 20261
Cycles 20267
Cycles 20269
Cycles 20271
Cycles 20277
Cycles 20279
Cycles 20281
Cycles 20287
Cycles 20289
Cycles 20291
Cycles 20297
Cycles 20299
Cycles 20301
Cycles 20307
Cycles 20309
Cycles 20311
Cycles 20317
Cycles 20319
Cycles 20321
Cycles 20327
Cycles 20329
Cycles 20331
Cycles 20337
Cycles 20339
Cycles 20341
Cycles 20347
Cycles 20349
Cycles 20351
Cycles 20357
Cycles 20359
Cycles 20361
Cycles 20367
Cycles 20369
Cycles 20371
Cycles 20377
Cycles 20379
Cycles 20381
Cycles 20387
Cycles 20389
Cycles 20391
Cycles 20397
Cycles 20399
Cycles 20401
Cycles 20403
Cycles 20407
Cycles 20409
Cycles 20413
Cycles 20415
Cycles 20419
Cycles 20423
Cycles 20427
Cycles 20431
Cycles 20435
Cycles 20437
Cycles 20443
Cycles 20445
Cycles 20449
Cycles 20455
Cycles 20457
Cycles 20461
Cycles 20463
Cycles 20467
Cycles 20469
Cycles 20473
Cycles 20475
Cycles 20479
Cycles 20481
Cycles 20485
Cycles 20489
Cycles 20493
Cycles 20495
Cycles 20499
Cycles 20501
Cycles 20505
Cycles 20507
Cycles 20511
Cycles 20515
Cycles 20519
Cycles 20523
Cycles 20525
Cycles 20527
Cycles 20531
Cycles 20535
Cycles 20539
Cycles 20543
Cycles 20545
Cycles 20547
Cycles 20551
Cycles 20555
Cycles 20559
Cycles 20563
Cycles 20565
Cycles 20567
Cycles 20571
Cycles 20575
Cycles 20579
Cycles 20583
Cycles 20585
Cycles 20587
Cycles 20591
Cycles 20595
Cycles 20599
Cycles 20603
Cycles 20605
Cycles 20607
Cycles 20611
Cycles 20615
Cycles 20619
Cycles 20623
Cycles 20625
Cycles 20627
Cycles 20631
Cycles 20635
Cycles 20639
Cycles 20643
Cycles 20645
Cycles 20647
Cycles 20651
Cycles 20655
Cycles 20659
Cycles 20663
Cycles 20665
Cycles 20667
Cycles 20671
Cycles 20675
Cycles 20679
Cycles 20683
Cycles 20685
Cycles 20687
Cycles 20691
Cycles 20695
Cycles 20699
Cycles 20703
Cycles 20705
Cycles 20707
Cycles 20711
Cycles 20715
Cycles 20719
Cycles 20723
Cycles 20725
Cycles 20727
Cycles 20731
Cycles 20735
Cycles 20739
Cycles 20743
Cycles 20745
Cycles 20747
Cycles 20751
Cycles 20755
Cycles 20759
Cycles 20763
Cycles 20765
Cycles 20767
Cycles 20771
Cycles 20775
Cycles 20779
Cycles 20783
Cycles 20785
Cycles 20787
Cycles 20791
Cycles 20795
Cycles 20799
Cycles 20803
Cycles 20805
Cycles 20807
Cycles 20811
Cycles 20815
Cycles 20819
Cycles 20823
Cycles 20825
Cycles 20827
Cycles 20831
Cycles 20835
Cycles 20839
Cycles 20843
Cycles 20845
Cycles 20847
Cycles 20851
Cycles 20855
Cycles 20859
Cycles 20863
Cycles 20865
Cycles 20867
Cycles 20871
Cycles 20875
Cycles 20879
Cycles 20883
Cycles 20885
Cycles 20887
Cycles 20891
Cycles 20895
Cycles 20899
Cycles 20903
Cycles 20905
Cycles 20907
Cycles 20911
Cycles 20915
Cycles 20919
Cycles 20923
Cycles 20925
Cycles 20927
Cycles 20931
Cycles 20935
Cycles 20939
Cycles 20943
Cycles 20945
Cycles 20947
Cycles 20951
Cycles 20955
Cycles 20959
Cycles 20963
Cycles 20965
Cycles 20967
Cycles 20971
Cycles 20975
Cycles 20979
Cycles 20983
Cycles 20985
Cycles 20987
Cycles 20991
Cycles 20995
Cycles 20999
Cycles 21003
Cycles 21005
Cycles 21007
Cycles 21011
Cycles 21015
Cycles 21019
Cycles 21023
Cycles 21025
Cycles 21027
Cycles 21031
Cycles 21035
Cycles 21039
Cycles 21043
Cycles 21045
Cycles 21047
Cycles 21051
Cycles 21055
Cycles 21059
Cycles 21063
Cycles 21065
Cycles 21067
Cycles 21071
Cycles 21075
Cycles 21079
Cycles 21083
Cycles 21085
Cycles 21087
Cycles 21091
Cycles 21095
Cycles 21099
Cycles 21103
Cycles 21105
Cycles 21107
Cycles 21111
Cycles 21115
Cycles 21119
Cycles 21123
Cycles 21125
Cycles 21127
Cycles 21131
Cycles 21135
Cycles 21139
Cycles 21143
Cycles 21145
Cycles 21147
Cycles 21151
Cycles 21155
Cycles 21159
Cycles 21163
Cycles 21165
Cycles 21167
Cycles 21171
Cycles 21175
Cycles 21179
Cycles 21183
Cycles 21185
Cycles 21187
Cycles 21191
Cycles 21195
Cycles 21199
Cycles 21203
Cycles 21205
Cycles 21207
Cycles 21211
Cycles 21215
Cycles 21219
Cycles 21223
Cycles 21225
Cycles 21227
Cycles 21231
Cycles 21235
Cycles 21239
Cycles 21243
Cycles 21245
Cycles 21247
Cycles 21251
Cycles 21255
Cycles 21259
Cycles 21263
Cycles 21265
Cycles 21267
Cycles 21271
Cycles 21275
Cycles 21279
Cycles 21283
Cycles 21285
Cycles 21287
Cycles 21291
Cycles 21295
Cycles 21299
Cycles 21303
Cycles 21305
Cycles 21307
Cycles 21311
Cycles 21315
Cycles 21319
Cycles 21323
Cycles 21325
Cycles 21327
Cycles 21331
Cycles 21335
Cycles 21339
Cycles 21343
Cycles 21345
Cycles 21347
Cycles 21351
Cycles 21355
Cycles 21359
Cycles 21363
Cycles 21365
Cycles 21367
Cycles 21371
Cycles 21375
Cycles 21379
Cycles 21383
Cycles 21385
Cycles 21387
Cycles 21391
Cycles 21395
Cycles 21399
Cycles 21403
Cycles 21405
Cycles 21407
Cycles 21411
Cycles 21415
Cycles 21419
Cycles 21423
Cycles 21425
Cycles 21427
Cycles 21431
Cycles 21435
Cycles 21439
Cycles 21443
Cycles 21445
Cycles 21447
Cycles 21451
Cycles 21455
Cycles 21459
Cycles 21463
Cycles 21465
Cycles 21467
Cycles 21471
Cycles 21475
Cycles 21479
Cycles 21483
Cycles 21485
Cycles 21487
Cycles 21491
Cycles 21495
Cycles 21499
Cycles 21503
Cycles 21505
Cycles 21507
Cycles 21511
Cycles 21515
Cycles 21519
Cycles 21523
Cycles 21525
Cycles 21527
Cycles 21531
Cycles 21535
Cycles 21539
Cycles 21543
Cycles 21545
Cycles 21547
Cycles 21551
Cycles 21555
Cycles 21559
Cycles 21563
Cycles 21565
Cycles 21567
Cycles 21571
Cycles 21575
Cycles 21579
Cycles 21583
Cycles 21585
Cycles 21587
Cycles 21591
Cycles 21595
Cycles 21599
Cycles 21603
Cycles 21605
Cycles 21607
Cycles 21611
Cycles 21615
Cycles 21619
Cycles 21623
Cycles 21625
Cycles 21627
Cycles 21631
Cycles 21635
Cycles 21639
Cycles 21643
Cycles 21645
Cycles 21647
Cycles 21651
Cycles 21655
Cycles 21659
Cycles 21663
Cycles 21665
Cycles 21667
Cycles 21671
Cycles 21675
Cycles 21679
Cycles 21683
Cycles 21685
Cycles 21687
Cycles 21691
Cycles 21695
Cycles 21699
Cycles 21703
Cycles 21705
Cycles 21707
Cycles 21711
Cycles 21715
Cycles 21719
Cycles 21723
Cycles 21725
Cycles 21727
Cycles 21731
Cycles 21735
Cycles 21739
Cycles 21743
Cycles 21745
Cycles 21747
Cycles 21751
Cycles 21755
Cycles 21759
Cycles 21763
Cycles 21765
Cycles 21767
Cycles 21771
Cycles 21775
Cycles 21779
Cycles 21783
Cycles 21785
Cycles 21787
Cycles 21791
Cycles 21795
Cycles 21799
Cycles 21803
Cycles 21805
Cycles 21807
Cycles 21811
Cycles 21815
Cycles 21819
Cycles 21823
Cycles 21825
Cycles 21827
Cycles 21831
Cycles 21835
Cycles 21839
Cycles 21843
Cycles 21845
Cycles 21847
Cycles 21851
Cycles 21855
Cycles 21859
Cycles 21863
Cycles 21865
Cycles 21867
Cycles 21871
Cycles 21875
Cycles 21879
Cycles 21883
Cycles 21885
Cycles 21887
Cycles 21891
Cycles 21895
Cycles 21899
Cycles 21903
Cycles 21905
Cycles 21907
Cycles 21911
Cycles 21915
Cycles 21919
Cycles 21923
Cycles 21925
Cycles 21927
Cycles 21931
Cycles 21935
Cycles 21939
Cycles 21943
Cycles 21945
Cycles 21947
Cycles 21951
Cycles 21955
Cycles 21959
Cycles 21963
Cycles 21965
Cycles 21967
Cycles 21971
Cycles 21975
Cycles 21979
Cycles 21983
Cycles 21985
Cycles 21987
Cycles 21991
Cycles 21995
Cycles 21999
Cycles 22003
Cycles 22005
Cycles 22007
Cycles 22011
Cycles 22015
Cycles 22019
Cycles 22023
Cycles 22025
Cycles 22027
Cycles 22031
Cycles 22035
Cycles 22039
Cycles 22043
Cycles 22045
Cycles 22047
Cycles 22051
Cycles 22055
Cycles 22059
Cycles 22063
Cycles 22065
Cycles 22067
Cycles 22071
Cycles 22075
Cycles 22079
Cycles 22083
Cycles 22085
Cycles 22087
Cycles 22091
Cycles 22095
Cycles 22099
Cycles 22103
Cycles 22105
Cycles 22107
Cycles 22111
Cycles 22115
Cycles 22119
Cycles 22123
Cycles 22125
Cycles 22127
Cycles 22131
Cycles 22135
Cycles 22139
Cycles 22143
Cycles 22145
Cycles 22147
Cycles 22151
Cycles 22155
Cycles 22159
Cycles 22163
Cycles 22165
Cycles 22167
Cycles 22171
Cycles 22175
Cycles 22179
Cycles 22183
Cycles 22185
Cycles 22187
Cycles 22191
Cycles 22195
Cycles 22199
Cycles 22203
Cycles 22205
Cycles 22207
Cycles 22211
Cycles 22215
Cycles 22219
Cycles 22223
Cycles 22225
Cycles 22227
Cycles 22231
Cycles 22235
Cycles 22239
Cycles 22243
Cycles 22245
Cycles 22247
Cycles 22251
Cycles 22255
Cycles 22259
Cycles 22263
Cycles 22265
Cycles 22267
Cycles 22271
Cycles 22275
Cycles 22279
Cycles 22283
Cycles 22285
Cycles 22287
Cycles 22291
Cycles 22295
Cycles 22299
Cycles 22303
Cycles 22305
Cycles 22307
Cycles 22311
Cycles 22315
Cycles 22319
Cycles 22323
Cycles 22325
Cycles 22327
Cycles 22331
Cycles 22335
Cycles 22339
Cycles 22343
Cycles 22345
Cycles 22347
Cycles 22351
Cycles 22355
Cycles 22359
Cycles 22363
Cycles 22365
Cycles 22367
Cycles 22371
Cycles 22375
Cycles 22379
Cycles 22383
Cycles 22385
Cycles 22387
Cycles 22391
Cycles 22395
Cycles 22399
Cycles 22403
Cycles 22405
Cycles 22407
Cycles 22411
Cycles 22415
Cycles 22419
Cycles 22423
Cycles 22425
Cycles 22427
Cycles 22431
Cycles 22435
Cycles 22439
Cycles 22443
Cycles 22445
Cycles 22447
Cycles 22451
Cycles 22455
Cycles 22459
Cycles 22463
Cycles 22465
Cycles 22467
Cycles 22471
Cycles 22475
Cycles 22479
Cycles 22483
Cycles 22485
Cycles 22487
Cycles 22491
Cycles 22495
Cycles 22499
Cycles 22503
Cycles 22505
Cycles 22507
Cycles 22511
Cycles 22515
Cycles 22519
Cycles 22523
Cycles 22525
Cycles 22527
Cycles 22531
Cycles 22535
Cycles 22539
Cycles 22543
Cycles 22545
Cycles 22547
Cycles 22551
Cycles 22555
Cycles 22559
Cycles 22563
Cycles 22565
Cycles 22567
Cycles 22571
Cycles 22575
Cycles 22579
Cycles 22583
Cycles 22585
Cycles 22587
Cycles 22591
Cycles 22595
Cycles 22599
Cycles 22603
Cycles 22605
Cycles 22607
Cycles 22611
Cycles 22615
Cycles 22619
Cycles 22623
Cycles 22625
Cycles 22627
Cycles 22631
Cycles 22635
Cycles 22639
Cycles 22643
Cycles 22645
Cycles 22647
Cycles 22651
Cycles 22655
Cycles 22659
Cycles 22663
Cycles 22665
Cycles 22667
Cycles 22671
Cycles 22675
Cycles 22679
Cycles 22683
Cycles 22685
Cycles 22687
Cycles 22691
Cycles 22695
Cycles 22699
Cycles 22703
Cycles 22705
Cycles 22707
Cycles 22711
Cycles 22715
Cycles 22719
Cycles 22723
Cycles 22725
Cycles 22727
Cycles 22731
Cycles 22735
Cycles 22739
Cycles 22743
Cycles 22745
Cycles 22747
Cycles 22751
Cycles 22755
Cycles 22759
Cycles 22763
Cycles 22765
Cycles 22767
Cycles 22771
Cycles 22775
Cycles 22779
Cycles 22783
Cycles 22785
Cycles 22787
Cycles 22791
Cycles 22795
Cycles 22799
Cycles 22803
Cycles 22805
Cycles 22807
Cycles 22811
Cycles 22815
Cycles 22819
Cycles 22823
Cycles 22825
Cycles 22827
Cycles 22831
Cycles 22835
Cycles 22839
Cycles 22843
Cycles 22845
Cycles 22847
Cycles 22851
Cycles 22855
Cycles 22859
Cycles 22863
Cycles 22865
Cycles 22867
Cycles 22871
Cycles 22875
Cycles 22879
Cycles 22883
Cycles 22885
Cycles 22887
Cycles 22891
Cycles 22895
Cycles 22899
Cycles 22903
Cycles 22905
Cycles 22907
Cycles 22911
Cycles 22915
Cycles 22919
Cycles 22923
Cycles 22925
Cycles 22927
Cycles 22931
Cycles 22935
Cycles 22939
Cycles 22943
Cycles 22945
Cycles 22947
Cycles 22951
Cycles 22955
Cycles 22959
Cycles 22963
Cycles 22965
Cycles 22967
Cycles 22971
Cycles 22975
Cycles 22979
Cycles 22983
Cycles 22985
Cycles 22987
Cycles 22991
Cycles 22995
Cycles 22999
Cycles 23003
Cycles 23005
Cycles 23007
Cycles 23011
Cycles 23015
Cycles 23019
Cycles 23023
Cycles 23025
Cycles 23027
Cycles 23031
Cycles 23035
Cycles 23039
Cycles 23043
Cycles 23045
Cycles 23047
Cycles 23051
Cycles 23055
Cycles 23059
Cycles 23063
Cycles 23065
Cycles 23067
Cycles 23071
Cycles 23075
Cycles 23079
Cycles 23083
Cycles 23085
Cycles 23087
Cycles 23091
Cycles 23095
Cycles 23099
Cycles 23103
Cycles 23105
Cycles 23107
Cycles 23111
Cycles 23115
Cycles 23119
Cycles 23123
Cycles 23125
Cycles 23127
Cycles 23131
Cycles 23135
Cycles 23139
Cycles 23143
Cycles 23145
Cycles 23147
Cycles 23151
Cycles 23155
Cycles 23159
Cycles 23163
Cycles 23165
Cycles 23167
Cycles 23171
Cycles 23175
Cycles 23179
Cycles 23183
Cycles 23185
Cycles 23187
Cycles 23191
Cycles 23195
Cycles 23199
Cycles 23203
Cycles 23205
Cycles 23207
Cycles 23211
Cycles 23215
Cycles 23219
Cycles 23223
Cycles 23225
Cycles 23227
Cycles 23231
Cycles 23235
Cycles 23239
Cycles 23243
Cycles 23245
Cycles 23247
Cycles 23251
Cycles 23255
Cycles 23259
Cycles 23263
Cycles 23265
Cycles 23267
Cycles 23271
Cycles 23275
Cycles 23279
Cycles 23283
Cycles 23285
Cycles 23287
Cycles 23291
Cycles 23295
Cycles 23299
Cycles 23303
Cycles 23305
Cycles 23307
Cycles 23311
Cycles 23315
Cycles 23319
Cycles 23323
Cycles 23325
Cycles 23327
Cycles 23331
Cycles 23335
Cycles 23339
Cycles 23343
Cycles 23345
Cycles 23347
Cycles 23351
Cycles 23355
Cycles 23359
Cycles 23363
Cycles 23365
Cycles 23367
Cycles 23371
Cycles 23375
Cycles 23379
Cycles 23383
Cycles 23385
Cycles 23387
Cycles 23391
Cycles 23395
Cycles 23399
Cycles 23403
Cycles 23405
Cycles 23407
Cycles 23411
Cycles 23415
Cycles 23419
Cycles 23423
Cycles 23425
Cycles 23427
Cycles 23431
Cycles 23435
Cycles 23439
Cycles 23443
Cycles 23445
Cycles 23447
Cycles 23451
Cycles 23455
Cycles 23459
Cycles 23463
Cycles 23465
Cycles 23467
Cycles 23471
Cycles 23475
Cycles 23479
Cycles 23483
Cycles 23485
Cycles 23487
Cycles 23491
Cycles 23495
Cycles 23499
Cycles 23503
Cycles 23505
Cycles 23507
Cycles 23511
Cycles 23515
Cycles 23519
Cycles 23523
Cycles 23525
Cycles 23527
Cycles 23531
Cycles 23535
Cycles 23539
Cycles 23543
Cycles 23545
Cycles 23547
Cycles 23551
Cycles 23555
Cycles 23559
Cycles 23563
Cycles 23565
Cycles 23567
Cycles 23571
Cycles 23575
Cycles 23579
Cycles 23583
Cycles 23585
Cycles 23587
Cycles 23591
Cycles 23595
Cycles 23599
Cycles 23603
Cycles 23605
Cycles 23607
Cycles 23611
Cycles 23615
Cycles 23619
Cycles 23623
Cycles 23625
Cycles 23627
Cycles 23631
Cycles 23635
Cycles 23639
Cycles 23643
Cycles 23645
Cycles 23647
Cycles 23651
Cycles 23655
Cycles 23659
Cycles 23663
Cycles 23665
Cycles 23667
Cycles 23671
Cycles 23675
Cycles 23679
Cycles 23683
Cycles 23685
Cycles 23687
Cycles 23691
Cycles 23695
Cycles 23699
Cycles 23703
Cycles 23705
Cycles 23707
Cycles 23711
Cycles 23715
Cycles 23719
Cycles 23723
Cycles 23725
Cycles 23727
Cycles 23731
Cycles 23735
Cycles 23739
Cycles 23743
Cycles 23745
Cycles 23747
Cycles 23751
Cycles 23755
Cycles 23759
Cycles 23763
Cycles 23765
Cycles 23767
Cycles 23771
Cycles 23775
Cycles 23779
Cycles 23783
Cycles 23785
Cycles 23787
Cycles 23791
Cycles 23795
Cycles 23799
Cycles 23803
Cycles 23805
Cycles 23807
Cycles 23811
Cycles 23815
Cycles 23819
Cycles 23823
Cycles 23825
Cycles 23827
Cycles 23831
Cycles 23835
Cycles 23839
Cycles 23843
Cycles 23845
Cycles 23847
Cycles 23851
Cycles 23855
Cycles 23859
Cycles 23863
Cycles 23865
Cycles 23867
Cycles 23871
Cycles 23875
Cycles 23879
Cycles 23883
Cycles 23885
Cycles 23887
Cycles 23891
Cycles 23895
Cycles 23899
Cycles 23903
Cycles 23905
Cycles 23907
Cycles 23911
Cycles 23915
Cycles 23919
Cycles 23923
Cycles 23925
Cycles 23927
Cycles 23931
Cycles 23935
Cycles 23939
Cycles 23943
Cycles 23945
Cycles 23947
Cycles 23951
Cycles 23955
Cycles 23959
Cycles 23963
Cycles 23965
Cycles 23967
Cycles 23971
Cycles 23975
Cycles 23979
Cycles 23983
Cycles 23985
Cycles 23987
Cycles 23991
Cycles 23995
Cycles 23999
Cycles 24003
Cycles 24005
Cycles 24007
Cycles 24011
Cycles 24015
Cycles 24019
Cycles 24023
Cycles 24025
Cycles 24027
Cycles 24031
Cycles 24035
Cycles 24039
Cycles 24043
Cycles 24045
Cycles 24047
Cycles 24051
Cycles 24055
Cycles 24059
Cycles 24063
Cycles 24065
Cycles 24067
Cycles 24071
Cycles 24075
Cycles 24079
Cycles 24083
Cycles 24085
Cycles 24087
Cycles 24091
Cycles 24095
Cycles 24099
Cycles 24103
Cycles 24105
Cycles 24107
Cycles 24111
Cycles 24115
Cycles 24119
Cycles 24123
Cycles 24125
Cycles 24127
Cycles 24131
Cycles 24135
Cycles 24139
Cycles 24143
Cycles 24145
Cycles 24147
Cycles 24151
Cycles 24155
Cycles 24159
Cycles 24163
Cycles 24165
Cycles 24167
Cycles 24171
Cycles 24175
Cycles 24179
Cycles 24183
Cycles 24185
Cycles 24187
Cycles 24191
Cycles 24195
Cycles 24199
Cycles 24203
Cycles 24205
Cycles 24207
Cycles 24211
Cycles 24215
Cycles 24219
Cycles 24223
Cycles 24225
Cycles 24227
Cycles 24231
Cycles 24235
Cycles 24239
Cycles 24243
Cycles 24245
Cycles 24247
Cycles 24251
Cycles 24255
Cycles 24259
Cycles 24263
Cycles 24265
Cycles 24267
Cycles 24271
Cycles 24275
Cycles 24279
Cycles 24283
Cycles 24285
Cycles 24287
Cycles 24291
Cycles 24295
Cycles 24299
Cycles 24303
Cycles 24305
Cycles 24307
Cycles 24311
Cycles 24315
Cycles 24319
Cycles 24323
Cycles 24325
Cycles 24327
Cycles 24331
Cycles 24335
Cycles 24339
Cycles 24343
Cycles 24345
Cycles 24347
Cycles 24351
Cycles 24355
Cycles 24359
Cycles 24363
Cycles 24365
Cycles 24367
Cycles 24371
Cycles 24375
Cycles 24379
Cycles 24383
Cycles 24385
Cycles 24387
Cycles 24391
Cycles 24395
Cycles 24399
Cycles 24403
Cycles 24405
Cycles 24407
Cycles 24411
Cycles 24415
Cycles 24419
Cycles 24423
Cycles 24425
Cycles 24427
Cycles 24431
Cycles 24435
Cycles 24439
Cycles 24443
Cycles 24445
Cycles 24447
Cycles 24451
Cycles 24455
Cycles 24459
Cycles 24463
Cycles 24465
Cycles 24467
Cycles 24471
Cycles 24475
Cycles 24479
Cycles 24483
Cycles 24485
Cycles 24487
Cycles 24491
Cycles 24495
Cycles 24499
Cycles 24503
Cycles 24505
Cycles 24507
Cycles 24511
Cycles 24515
Cycles 24519
Cycles 24523
Cycles 24525
Cycles 24527
Cycles 24531
Cycles 24535
Cycles 24539
Cycles 24543
Cycles 24545
Cycles 24547
Cycles 24551
Cycles 24555
Cycles 24559
Cycles 24563
Cycles 24565
Cycles 24567
Cycles 24571
Cycles 24575
Cycles 24579
Cycles 24583
Cycles 24585
Cycles 24587
Cycles 24591
Cycles 24595
Cycles 24599
Cycles 24603
Cycles 24605
Cycles 24607
Cycles 24611
Cycles 24615
Cycles 24619
Cycles 24623
Cycles 24625
Cycles 24627
Cycles 24631
Cycles 24635
Cycles 24639
Cycles 24643
Cycles 24645
Cycles 24647
Cycles 24651
Cycles 24655
Cycles 24659
Cycles 24663
Cycles 24665
Cycles 24667
Cycles 24671
Cycles 24675
Cycles 24679
Cycles 24683
Cycles 24685
Cycles 24687
Cycles 24691
Cycles 24695
Cycles 24699
Cycles 24703
Cycles 24705
Cycles 24707
Cycles 24711
Cycles 24715
Cycles 24719
Cycles 24723
Cycles 24725
Cycles 24727
Cycles 24731
Cycles 24735
Cycles 24739
Cycles 24743
Cycles 24745
Cycles 24747
Cycles 24751
Cycles 24755
Cycles 24759
Cycles 24763
Cycles 24765
Cycles 24767
Cycles 24771
Cycles 24775
Cycles 24779
Cycles 24783
Cycles 24785
Cycles 24787
Cycles 24791
Cycles 24795
Cycles 24799
Cycles 24803
Cycles 24805
Cycles 24807
Cycles 24811
Cycles 24815
Cycles 24819
Cycles 24823
Cycles 24825
Cycles 24827
Cycles 24831
Cycles 24835
Cycles 24839
Cycles 24843
Cycles 24845
Cycles 24847
Cycles 24851
Cycles 24855
Cycles 24859
Cycles 24863
Cycles 24865
Cycles 24867
Cycles 24871
Cycles 24875
Cycles 24879
Cycles 24883
Cycles 24885
Cycles 24887
Cycles 24891
Cycles 24895
Cycles 24899
Cycles 24903
Cycles 24905
Cycles 24907
Cycles 24911
Cycles 24915
Cycles 24919
Cycles 24923
Cycles 24925
Cycles 24927
Cycles 24931
Cycles 24935
Cycles 24939
Cycles 24943
Cycles 24945
Cycles 24947
Cycles 24951
Cycles 24955
Cycles 24959
Cycles 24963
Cycles 24965
Cycles 24967
Cycles 24971
Cycles 24975
Cycles 24979
Cycles 24983
Cycles 24985
Cycles 24987
Cycles 24991
Cycles 24995
Cycles 24999
Cycles 25003
Cycles 25005
Cycles 25007
Cycles 25011
Cycles 25015
Cycles 25019
Cycles 25023
Cycles 25025
Cycles 25027
Cycles 25031
Cycles 25035
Cycles 25039
Cycles 25043
Cycles 25045
Cycles 25047
Cycles 25051
Cycles 25055
Cycles 25059
Cycles 25063
Cycles 25065
Cycles 25067
Cycles 25071
Cycles 25075
Cycles 25079
Cycles 25083
Cycles 25085
Cycles 25087
Cycles 25091
Cycles 25095
Cycles 25099
Cycles 25103
Cycles 25105
Cycles 25107
Cycles 25111
Cycles 25115
Cycles 25119
Cycles 25123
Cycles 25125
Cycles 25127
Cycles 25131
Cycles 25135
Cycles 25139
Cycles 25143
Cycles 25145
Cycles 25147
Cycles 25151
Cycles 25155
Cycles 25159
Cycles 25163
Cycles 25165
Cycles 25167
Cycles 25171
Cycles 25175
Cycles 25179
Cycles 25183
Cycles 25185
Cycles 25187
Cycles 25191
Cycles 25195
Cycles 25199
Cycles 25203
Cycles 25205
Cycles 25207
Cycles 25211
Cycles 25215
Cycles 25219
Cycles 25223
Cycles 25225
Cycles 25227
Cycles 25231
Cycles 25235
Cycles 25239
Cycles 25243
Cycles 25245
Cycles 25247
Cycles 25251
Cycles 25255
Cycles 25259
Cycles 25263
Cycles 25265
Cycles 25267
Cycles 25271
Cycles 25275
Cycles 25279
Cycles 25283
Cycles 25285
Cycles 25287
Cycles 25291
Cycles 25295
Cycles 25299
Cycles 25303
Cycles 25305
Cycles 25307
Cycles 25309
Cycles 25311
Cycles 25315
Cycles 25317
Cycles 25319
Cycles 25323
Cycles 25325
Cycles 25327
Cycles 25331
Cycles 25333
Cycles 25335
Cycles 25339
Cycles 25341
Cycles 25343
Cycles 25347
Cycles 25349
Cycles 25351
Cycles 25355
Cycles 25357
Cycles 25359
Cycles 25363
Cycles 25365
Cycles 25367
Cycles 25371
Cycles 25373
Cycles 25375
Cycles 25379
Cycles 25381
Cycles 25383
Cycles 25387
Cycles 25389
Cycles 25391
Cycles 25395
Cycles 25397
Cycles 25399
Cycles 25403
Cycles 25405
Cycles 25407
Cycles 25411
Cycles 25413
Cycles 25415
Cycles 25419
Cycles 25421
Cycles 25423
Cycles 25427
Cycles 25429
Cycles 25431
Cycles 25435
Cycles 25437
Cycles 25439
Cycles 25443
Cycles 25445
Cycles 25447
Cycles 25451
Cycles 25453
Cycles 25455
Cycles 25459
Cycles 25461
Cycles 25463
Cycles 25467
Cycles 25469
Cycles 25471
Cycles 25475
Cycles 25477
Cycles 25479
Cycles 25483
Cycles 25485
Cycles 25487
Cycles 25491
Cycles 25493
Cycles 25495
Cycles 25499
Cycles 25501
Cycles 25503
Cycles 25507
Cycles 25509
Cycles 25511
Cycles 25515
Cycles 25517
Cycles 25519
Cycles 25523
Cycles 25525
Cycles 25527
Cycles 25531
Cycles 25533
Cycles 25535
Cycles 25539
Cycles 25541
Cycles 25543
Cycles 25547
Cycles 25549
Cycles 25551
Cycles 25555
Cycles 25557
Cycles 25559
Cycles 25563
Cycles 25565
Cycles 25567
Cycles 25571
Cycles 25573
Cycles 25575
Cycles 25579
Cycles 25581
Cycles 25583
Cycles 25587
Cycles 25589
Cycles 25591
Cycles 25595
Cycles 25597
Cycles 25599
Cycles 25603
Cycles 25605
Cycles 25607
Cycles 25611
Cycles 25613
Cycles 25615
Cycles 25619
Cycles 25621
Cycles 25623
Cycles 25627
Cycles 25629
Cycles 25631
Cycles 25635
Cycles 25637
Cycles 25639
Cycles 25643
Cycles 25645
Cycles 25647
Cycles 25651
Cycles 25653
Cycles 25655
Cycles 25659
Cycles 25661
Cycles 25663
Cycles 25667
Cycles 25669
Cycles 25671
Cycles 25675
Cycles 25677
Cycles 25679
Cycles 25683
Cycles 25685
Cycles 25687
Cycles 25691
Cycles 25693
Cycles 25695
Cycles 25699
Cycles 25701
Cycles 25703
Cycles 25707
Cycles 25709
Cycles 25711
Cycles 25715
Cycles 25717
Cycles 25719
Cycles 25723
Cycles 25725
Cycles 25727
Cycles 25731
Cycles 25733
Cycles 25735
Cycles 25739
Cycles 25741
Cycles 25743
Cycles 25747
Cycles 25749
Cycles 25751
Cycles 25755
Cycles 25757
Cycles 25759
Cycles 25763
Cycles 25765
Cycles 25767
Cycles 25771
Cycles 25773
Cycles 25775
Cycles 25779
Cycles 25781
Cycles 25783
Cycles 25787
Cycles 25789
Cycles 25791
Cycles 25795
Cycles 25797
Cycles 25799
Cycles 25803
Cycles 25805
Cycles 25807
Cycles 25811
Cycles 25813
Cycles 25815
Cycles 25819
Cycles 25821
Cycles 25823
Cycles 25825
Cycles 25828
Cycles 25832
Cycles 25836
Cycles 25839
Cycles 25841
Cycles 25843
Cycles 25845
Cycles 25851
Cycles 25854
Cycles 25857
Cycles 25859
Cycles 25861
