Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jun  4 18:06:18 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/top_function_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (130)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (130)
--------------------------------------
 There are 130 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.361        0.000                      0                   68           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                          6.361        0.000                      0                   68                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        6.361ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 input_a_soma[1]
                            (input port)
  Destination:            output_soma[29]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.639ns  (logic 1.692ns (46.500%)  route 1.947ns (53.500%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_a_soma[1] (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/input_a_soma[1]
    SLICE_X26Y48         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/output_soma[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/output_soma[0]_INST_0_i_3_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/output_soma[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/output_soma[0]_INST_0_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  bd_0_i/hls_inst/inst/output_soma[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.001     1.762    bd_0_i/hls_inst/inst/output_soma[4]_INST_0_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.876 r  bd_0_i/hls_inst/inst/output_soma[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     1.876    bd_0_i/hls_inst/inst/output_soma[8]_INST_0_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.990 r  bd_0_i/hls_inst/inst/output_soma[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     1.990    bd_0_i/hls_inst/inst/output_soma[12]_INST_0_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.104 r  bd_0_i/hls_inst/inst/output_soma[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.104    bd_0_i/hls_inst/inst/output_soma[16]_INST_0_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.218 r  bd_0_i/hls_inst/inst/output_soma[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.218    bd_0_i/hls_inst/inst/output_soma[20]_INST_0_n_0
    SLICE_X26Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.332 r  bd_0_i/hls_inst/inst/output_soma[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.332    bd_0_i/hls_inst/inst/output_soma[24]_INST_0_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.666 r  bd_0_i/hls_inst/inst/output_soma[28]_INST_0/O[1]
                         net (fo=0)                   0.973     3.639    output_soma[29]
                                                                      r  output_soma[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  6.361    





