

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_135_2'
================================================================
* Date:           Thu Jan 12 11:46:52 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        trmv-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|       69|  60.000 ns|  0.690 us|    6|   69|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_135_2  |        4|       67|         5|          1|          1|  1 ~ 64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     110|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|     158|     165|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     332|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     490|     407|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |hadd_16ns_16ns_16_2_full_dsp_1_U37  |hadd_16ns_16ns_16_2_full_dsp_1  |        0|   2|  94|  113|    0|
    |hmul_16ns_16ns_16_2_max_dsp_1_U38   |hmul_16ns_16ns_16_2_max_dsp_1   |        0|   2|  64|   34|    0|
    |mux_21_16_1_1_U39                   |mux_21_16_1_1                   |        0|   0|   0|    9|    0|
    |mux_21_16_1_1_U40                   |mux_21_16_1_1                   |        0|   0|   0|    9|    0|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |Total                               |                                |        0|   4| 158|  165|    0|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln135_fu_240_p2                |         +|   0|  0|  71|          64|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state6_pp0_iter5_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln135_fu_203_p2               |      icmp|   0|  0|  29|          64|           7|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 110|         133|          14|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_6_fu_78                |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   67|        134|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |i_6_fu_78                         |  64|   0|   64|          0|
    |lshr_ln5_reg_311                  |  11|   0|   11|          0|
    |mul_reg_338                       |  16|   0|   16|          0|
    |reg_file_7_0_addr_reg_326         |  11|   0|   11|          0|
    |reg_file_7_1_addr_reg_332         |  11|   0|   11|          0|
    |tmp_35_reg_343                    |  16|   0|   16|          0|
    |trunc_ln139_1_reg_316             |   1|   0|    1|          0|
    |reg_file_7_0_addr_reg_326         |  64|  32|   11|          0|
    |reg_file_7_1_addr_reg_332         |  64|  32|   11|          0|
    |trunc_ln139_1_reg_316             |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 332|  96|  163|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_135_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_135_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_135_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_135_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_135_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_135_2|  return value|
|zext_ln131             |   in|    6|     ap_none|                         zext_ln131|        scalar|
|reg_file_7_1_address0  |  out|   11|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_1_ce0       |  out|    1|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_1_we0       |  out|    1|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_1_d0        |  out|   16|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_1_address1  |  out|   11|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_1_ce1       |  out|    1|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_1_q1        |   in|   16|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_0_address0  |  out|   11|   ap_memory|                       reg_file_7_0|         array|
|reg_file_7_0_ce0       |  out|    1|   ap_memory|                       reg_file_7_0|         array|
|reg_file_7_0_we0       |  out|    1|   ap_memory|                       reg_file_7_0|         array|
|reg_file_7_0_d0        |  out|   16|   ap_memory|                       reg_file_7_0|         array|
|reg_file_7_0_address1  |  out|   11|   ap_memory|                       reg_file_7_0|         array|
|reg_file_7_0_ce1       |  out|    1|   ap_memory|                       reg_file_7_0|         array|
|reg_file_7_0_q1        |   in|   16|   ap_memory|                       reg_file_7_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|                       reg_file_2_0|         array|
|lshr_ln                |   in|    5|     ap_none|                            lshr_ln|        scalar|
|trunc_ln               |   in|    1|     ap_none|                           trunc_ln|        scalar|
|tmp                    |   in|   16|     ap_none|                                tmp|        scalar|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1"   --->   Operation 8 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %tmp"   --->   Operation 9 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln"   --->   Operation 10 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lshr_ln_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %lshr_ln"   --->   Operation 11 'read' 'lshr_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln131_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln131"   --->   Operation 12 'read' 'zext_ln131_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln131_cast = zext i6 %zext_ln131_read"   --->   Operation 13 'zext' 'zext_ln131_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %zext_ln131_cast, i64 %i_6"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = load i64 %i_6" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 20 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.13ns)   --->   "%icmp_ln135 = icmp_eq  i64 %i, i64 64" [trmv-max-sharing/src/correlation.cpp:135]   --->   Operation 22 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 64, i64 0"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %fpga_resource_limit_hint.for.inc.3_begin, void %fpga_resource_limit_hint.for.body4.lr.ph.2_end.exitStub" [trmv-max-sharing/src/correlation.cpp:135]   --->   Operation 24 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [trmv-max-sharing/src/correlation.cpp:135]   --->   Operation 25 'specregionbegin' 'rbegin3' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [trmv-max-sharing/src/correlation.cpp:135]   --->   Operation 26 'specregionbegin' 'rbegin5' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i64 %i" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 27 'trunc' 'trunc_ln139' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln139, i5 %lshr_ln_read" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 28 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i11 %add_ln" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 29 'zext' 'zext_ln139' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln139" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 30 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln139" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 31 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 32 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln135)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 33 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 33 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln135)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %i, i32 1, i32 11" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 34 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln139_1 = trunc i64 %i" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 35 'trunc' 'trunc_ln139_1' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %trunc_ln139_1, void %arrayidx1033.case.0, void %arrayidx1033.case.1" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 36 'br' 'br_ln139' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specresourcelimit_ln140 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_7, void @empty_7, void @empty_7" [trmv-max-sharing/src/correlation.cpp:140]   --->   Operation 37 'specresourcelimit' 'specresourcelimit_ln140' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin5" [trmv-max-sharing/src/correlation.cpp:140]   --->   Operation 38 'specregionend' 'rend6' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specresourcelimit_ln140 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_9, void @empty_7, void @empty_7, void @empty_7" [trmv-max-sharing/src/correlation.cpp:140]   --->   Operation 39 'specresourcelimit' 'specresourcelimit_ln140' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin3" [trmv-max-sharing/src/correlation.cpp:140]   --->   Operation 40 'specregionend' 'rend4' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.08ns)   --->   "%add_ln135 = add i64 %i, i64 1" [trmv-max-sharing/src/correlation.cpp:135]   --->   Operation 41 'add' 'add_ln135' <Predicate = (!icmp_ln135)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln135 = store i64 %add_ln135, i64 %i_6" [trmv-max-sharing/src/correlation.cpp:135]   --->   Operation 42 'store' 'store_ln135' <Predicate = (!icmp_ln135)> <Delay = 0.42>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln135 = br void %for.inc" [trmv-max-sharing/src/correlation.cpp:135]   --->   Operation 43 'br' 'br_ln135' <Predicate = (!icmp_ln135)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.38>
ST_3 : Operation 44 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 44 'load' 'reg_file_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 45 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 45 'load' 'reg_file_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 46 [1/1] (0.42ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln_read" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 46 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [2/2] (4.72ns)   --->   "%mul = hmul i16 %tmp_s, i16 %tmp_read" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 47 'hmul' 'mul' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i11 %lshr_ln5" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 48 'zext' 'zext_ln139_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln139_1" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 49 'getelementptr' 'reg_file_7_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln139_1" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 50 'getelementptr' 'reg_file_7_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (1.23ns)   --->   "%reg_file_7_0_load = load i11 %reg_file_7_0_addr" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 51 'load' 'reg_file_7_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 52 [2/2] (1.23ns)   --->   "%reg_file_7_1_load = load i11 %reg_file_7_1_addr" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 52 'load' 'reg_file_7_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 4 <SV = 3> <Delay = 4.72>
ST_4 : Operation 53 [1/2] (4.72ns)   --->   "%mul = hmul i16 %tmp_s, i16 %tmp_read" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 53 'hmul' 'mul' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/2] (1.23ns)   --->   "%reg_file_7_0_load = load i11 %reg_file_7_0_addr" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 54 'load' 'reg_file_7_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 55 [1/2] (1.23ns)   --->   "%reg_file_7_1_load = load i11 %reg_file_7_1_addr" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 55 'load' 'reg_file_7_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 56 [1/1] (0.42ns)   --->   "%tmp_35 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_7_0_load, i16 %reg_file_7_1_load, i1 %trunc_ln139_1" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 56 'mux' 'tmp_35' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.90>
ST_5 : Operation 57 [2/2] (5.90ns)   --->   "%add = hadd i16 %tmp_35, i16 %mul" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 57 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [trmv-max-sharing/src/correlation.cpp:130]   --->   Operation 58 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/2] (5.90ns)   --->   "%add = hadd i16 %tmp_35, i16 %mul" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 59 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln139 = store i16 %add, i11 %reg_file_7_0_addr" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 60 'store' 'store_ln139' <Predicate = (!trunc_ln139_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln139 = br void %fpga_resource_limit_hint.for.inc.4_end" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 61 'br' 'br_ln139' <Predicate = (!trunc_ln139_1)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.23ns)   --->   "%store_ln139 = store i16 %add, i11 %reg_file_7_1_addr" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 62 'store' 'store_ln139' <Predicate = (trunc_ln139_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln139 = br void %fpga_resource_limit_hint.for.inc.4_end" [trmv-max-sharing/src/correlation.cpp:139]   --->   Operation 63 'br' 'br_ln139' <Predicate = (trunc_ln139_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln131]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_file_7_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_7_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ lshr_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_6                     (alloca           ) [ 0110000]
tmp_read                (read             ) [ 0111100]
trunc_ln_read           (read             ) [ 0111000]
lshr_ln_read            (read             ) [ 0110000]
zext_ln131_read         (read             ) [ 0000000]
zext_ln131_cast         (zext             ) [ 0000000]
specmemcore_ln0         (specmemcore      ) [ 0000000]
specmemcore_ln0         (specmemcore      ) [ 0000000]
specmemcore_ln0         (specmemcore      ) [ 0000000]
specmemcore_ln0         (specmemcore      ) [ 0000000]
store_ln0               (store            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
i                       (load             ) [ 0000000]
specpipeline_ln0        (specpipeline     ) [ 0000000]
icmp_ln135              (icmp             ) [ 0111110]
empty                   (speclooptripcount) [ 0000000]
br_ln135                (br               ) [ 0000000]
rbegin3                 (specregionbegin  ) [ 0000000]
rbegin5                 (specregionbegin  ) [ 0000000]
trunc_ln139             (trunc            ) [ 0000000]
add_ln                  (bitconcatenate   ) [ 0000000]
zext_ln139              (zext             ) [ 0000000]
reg_file_2_0_addr       (getelementptr    ) [ 0101000]
reg_file_2_1_addr       (getelementptr    ) [ 0101000]
lshr_ln5                (partselect       ) [ 0101000]
trunc_ln139_1           (trunc            ) [ 0101111]
br_ln139                (br               ) [ 0000000]
specresourcelimit_ln140 (specresourcelimit) [ 0000000]
rend6                   (specregionend    ) [ 0000000]
specresourcelimit_ln140 (specresourcelimit) [ 0000000]
rend4                   (specregionend    ) [ 0000000]
add_ln135               (add              ) [ 0000000]
store_ln135             (store            ) [ 0000000]
br_ln135                (br               ) [ 0000000]
reg_file_2_0_load       (load             ) [ 0000000]
reg_file_2_1_load       (load             ) [ 0000000]
tmp_s                   (mux              ) [ 0100100]
zext_ln139_1            (zext             ) [ 0000000]
reg_file_7_0_addr       (getelementptr    ) [ 0100111]
reg_file_7_1_addr       (getelementptr    ) [ 0100111]
mul                     (hmul             ) [ 0100011]
reg_file_7_0_load       (load             ) [ 0000000]
reg_file_7_1_load       (load             ) [ 0000000]
tmp_35                  (mux              ) [ 0100011]
specloopname_ln130      (specloopname     ) [ 0000000]
add                     (hadd             ) [ 0000000]
store_ln139             (store            ) [ 0000000]
br_ln139                (br               ) [ 0000000]
store_ln139             (store            ) [ 0000000]
br_ln139                (br               ) [ 0000000]
ret_ln0                 (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln131">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_7_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_7_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_7_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_7_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_2_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reg_file_2_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="lshr_ln">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="trunc_ln">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tmp">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.half"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2f16.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_6_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="trunc_ln_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="lshr_ln_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="0"/>
<pin id="96" dir="0" index="1" bw="5" slack="0"/>
<pin id="97" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lshr_ln_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln131_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="0" index="1" bw="6" slack="0"/>
<pin id="103" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln131_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="reg_file_2_0_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="11" slack="0"/>
<pin id="110" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_0_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="reg_file_2_1_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="11" slack="0"/>
<pin id="117" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_1_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="11" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_0_load/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_1_load/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="reg_file_7_0_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="11" slack="0"/>
<pin id="136" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_7_0_addr/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="reg_file_7_1_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="11" slack="0"/>
<pin id="143" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_7_1_addr/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="3"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="0"/>
<pin id="151" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="152" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="153" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="154" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="reg_file_7_0_load/3 store_ln139/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="11" slack="3"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="0"/>
<pin id="161" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="162" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="163" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="164" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="reg_file_7_1_load/3 store_ln139/6 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="1"/>
<pin id="173" dir="0" index="1" bw="16" slack="1"/>
<pin id="174" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="add/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="2"/>
<pin id="186" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln131_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_cast/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="i_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="1"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln135_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln139_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln139/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="0" index="1" bw="6" slack="0"/>
<pin id="216" dir="0" index="2" bw="5" slack="1"/>
<pin id="217" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln139_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="lshr_ln5_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="0" index="3" bw="5" slack="0"/>
<pin id="231" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln139_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln139_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln135_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln135_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="1"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_s_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="16" slack="0"/>
<pin id="254" dir="0" index="2" bw="16" slack="0"/>
<pin id="255" dir="0" index="3" bw="1" slack="2"/>
<pin id="256" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln139_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="1"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_1/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_35_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="0" index="2" bw="16" slack="0"/>
<pin id="270" dir="0" index="3" bw="1" slack="2"/>
<pin id="271" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_35/4 "/>
</bind>
</comp>

<comp id="275" class="1005" name="i_6_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="282" class="1005" name="tmp_read_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="2"/>
<pin id="284" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_read "/>
</bind>
</comp>

<comp id="287" class="1005" name="trunc_ln_read_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="2"/>
<pin id="289" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="292" class="1005" name="lshr_ln_read_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="1"/>
<pin id="294" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln_read "/>
</bind>
</comp>

<comp id="297" class="1005" name="icmp_ln135_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="3"/>
<pin id="299" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln135 "/>
</bind>
</comp>

<comp id="301" class="1005" name="reg_file_2_0_addr_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="11" slack="1"/>
<pin id="303" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_0_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="reg_file_2_1_addr_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="1"/>
<pin id="308" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_1_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="lshr_ln5_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="11" slack="1"/>
<pin id="313" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln5 "/>
</bind>
</comp>

<comp id="316" class="1005" name="trunc_ln139_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="2"/>
<pin id="318" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln139_1 "/>
</bind>
</comp>

<comp id="321" class="1005" name="tmp_s_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="1"/>
<pin id="323" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="326" class="1005" name="reg_file_7_0_addr_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="11" slack="1"/>
<pin id="328" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_7_0_addr "/>
</bind>
</comp>

<comp id="332" class="1005" name="reg_file_7_1_addr_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="11" slack="1"/>
<pin id="334" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_7_1_addr "/>
</bind>
</comp>

<comp id="338" class="1005" name="mul_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="1"/>
<pin id="340" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_35_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="1"/>
<pin id="345" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="48" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="106" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="113" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="48" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="155"><net_src comp="132" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="165"><net_src comp="139" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="175"><net_src comp="166" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="194"><net_src comp="100" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="207"><net_src comp="200" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="200" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="56" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="232"><net_src comp="58" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="200" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="16" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="60" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="239"><net_src comp="200" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="200" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="46" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="72" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="120" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="126" pin="3"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="251" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="264"><net_src comp="261" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="272"><net_src comp="72" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="146" pin="7"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="156" pin="7"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="78" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="285"><net_src comp="82" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="290"><net_src comp="88" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="251" pin=3"/></net>

<net id="295"><net_src comp="94" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="300"><net_src comp="203" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="106" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="309"><net_src comp="113" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="314"><net_src comp="226" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="319"><net_src comp="236" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="266" pin=3"/></net>

<net id="324"><net_src comp="251" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="329"><net_src comp="132" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="335"><net_src comp="139" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="341"><net_src comp="180" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="346"><net_src comp="266" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="166" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_7_1 | {6 }
	Port: reg_file_7_0 | {6 }
	Port: reg_file_2_1 | {}
	Port: reg_file_2_0 | {}
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_135_2 : zext_ln131 | {1 }
	Port: compute_Pipeline_VITIS_LOOP_135_2 : reg_file_7_1 | {3 4 }
	Port: compute_Pipeline_VITIS_LOOP_135_2 : reg_file_7_0 | {3 4 }
	Port: compute_Pipeline_VITIS_LOOP_135_2 : reg_file_2_1 | {2 3 }
	Port: compute_Pipeline_VITIS_LOOP_135_2 : reg_file_2_0 | {2 3 }
	Port: compute_Pipeline_VITIS_LOOP_135_2 : lshr_ln | {1 }
	Port: compute_Pipeline_VITIS_LOOP_135_2 : trunc_ln | {1 }
	Port: compute_Pipeline_VITIS_LOOP_135_2 : tmp | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln135 : 1
		br_ln135 : 2
		trunc_ln139 : 1
		add_ln : 2
		zext_ln139 : 3
		reg_file_2_0_addr : 4
		reg_file_2_1_addr : 4
		reg_file_2_0_load : 5
		reg_file_2_1_load : 5
		lshr_ln5 : 1
		trunc_ln139_1 : 1
		br_ln139 : 2
		rend6 : 1
		rend4 : 1
		add_ln135 : 1
		store_ln135 : 2
	State 3
		tmp_s : 1
		mul : 2
		reg_file_7_0_addr : 1
		reg_file_7_1_addr : 1
		reg_file_7_0_load : 2
		reg_file_7_1_load : 2
	State 4
		tmp_35 : 1
	State 5
	State 6
		store_ln139 : 1
		store_ln139 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   hadd   |          grp_fu_166         |    2    |    94   |   113   |
|----------|-----------------------------|---------|---------|---------|
|   hmul   |          grp_fu_180         |    2    |    64   |    34   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln135_fu_240      |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln135_fu_203      |    0    |    0    |    29   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |         tmp_s_fu_251        |    0    |    0    |    9    |
|          |        tmp_35_fu_266        |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|          |     tmp_read_read_fu_82     |    0    |    0    |    0    |
|   read   |   trunc_ln_read_read_fu_88  |    0    |    0    |    0    |
|          |   lshr_ln_read_read_fu_94   |    0    |    0    |    0    |
|          | zext_ln131_read_read_fu_100 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    zext_ln131_cast_fu_191   |    0    |    0    |    0    |
|   zext   |      zext_ln139_fu_220      |    0    |    0    |    0    |
|          |     zext_ln139_1_fu_261     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln139_fu_209     |    0    |    0    |    0    |
|          |     trunc_ln139_1_fu_236    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|        add_ln_fu_213        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       lshr_ln5_fu_226       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    4    |   158   |   265   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_6_reg_275       |   64   |
|    icmp_ln135_reg_297   |    1   |
|     lshr_ln5_reg_311    |   11   |
|   lshr_ln_read_reg_292  |    5   |
|       mul_reg_338       |   16   |
|reg_file_2_0_addr_reg_301|   11   |
|reg_file_2_1_addr_reg_306|   11   |
|reg_file_7_0_addr_reg_326|   11   |
|reg_file_7_1_addr_reg_332|   11   |
|      tmp_35_reg_343     |   16   |
|     tmp_read_reg_282    |   16   |
|      tmp_s_reg_321      |   16   |
|  trunc_ln139_1_reg_316  |    1   |
|  trunc_ln_read_reg_287  |    1   |
+-------------------------+--------+
|          Total          |   191  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_120 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_126 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_146 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_156 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_180    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   76   ||  2.135  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   158  |   265  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   191  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    2   |   349  |   310  |
+-----------+--------+--------+--------+--------+
