{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 23:14:56 2018 " "Info: Processing started: Sun Dec 02 23:14:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off openmips_min_sopc_tb -c openmips_min_sopc_tb " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off openmips_min_sopc_tb -c openmips_min_sopc_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Info: Found entity 1: ctrl" {  } { { "../ctrl.v" "" { Text "D:/prog10/Desktop/project/ctrl.v" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../defines.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ../defines.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ex.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Info: Found entity 1: ex" {  } { { "../ex.v" "" { Text "D:/prog10/Desktop/project/ex.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ex_mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Info: Found entity 1: ex_mem" {  } { { "../ex_mem.v" "" { Text "D:/prog10/Desktop/project/ex_mem.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../id.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Info: Found entity 1: id" {  } { { "../id.v" "" { Text "D:/prog10/Desktop/project/id.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../id_ex.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Info: Found entity 1: id_ex" {  } { { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../if_id.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Info: Found entity 1: if_id" {  } { { "../if_id.v" "" { Text "D:/prog10/Desktop/project/if_id.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../inst_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Info: Found entity 1: inst_rom" {  } { { "../inst_rom.v" "" { Text "D:/prog10/Desktop/project/inst_rom.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Info: Found entity 1: mem" {  } { { "../mem.v" "" { Text "D:/prog10/Desktop/project/mem.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../mem_wb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Info: Found entity 1: mem_wb" {  } { { "../mem_wb.v" "" { Text "D:/prog10/Desktop/project/mem_wb.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../openmips.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../openmips.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips " "Info: Found entity 1: openmips" {  } { { "../openmips.v" "" { Text "D:/prog10/Desktop/project/openmips.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../openmips_min_sopc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../openmips_min_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips_min_sopc " "Info: Found entity 1: openmips_min_sopc" {  } { { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../openmips_min_sopc_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../openmips_min_sopc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips_min_sopc_tb " "Info: Found entity 1: openmips_min_sopc_tb" {  } { { "../openmips_min_sopc_tb.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc_tb.v" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../pc_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Info: Found entity 1: pc_reg" {  } { { "../pc_reg.v" "" { Text "D:/prog10/Desktop/project/pc_reg.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../regfile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "../regfile.v" "" { Text "D:/prog10/Desktop/project/regfile.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "stallreq ex.v(62) " "Error (10219): Verilog HDL Continuous Assignment error at ex.v(62): object \"stallreq\" on left-hand side of assignment must have a net type" {  } { { "../ex.v" "" { Text "D:/prog10/Desktop/project/ex.v" 62 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Error: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 02 23:14:57 2018 " "Error: Processing ended: Sun Dec 02 23:14:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
