#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Wed Feb 19 00:46:04 2020
# Process ID: 19952
# Current directory: C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.runs/synth_1
# Command line: vivado.exe -log adder_subtractor_4bit_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder_subtractor_4bit_wrapper.tcl
# Log file: C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.runs/synth_1/adder_subtractor_4bit_wrapper.vds
# Journal file: C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source adder_subtractor_4bit_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 338.129 ; gain = 32.719
Command: synth_design -top adder_subtractor_4bit_wrapper -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9136 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 848.246 ; gain = 235.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder_subtractor_4bit_wrapper' [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/hdl/adder_subtractor_4bit_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'adder_subtractor_4bit' declared at 'C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/synth/adder_subtractor_4bit.vhd:14' bound to instance 'adder_subtractor_4bit_i' of component 'adder_subtractor_4bit' [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/hdl/adder_subtractor_4bit_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'adder_subtractor_4bit' [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/synth/adder_subtractor_4bit.vhd:26]
INFO: [Synth 8-3491] module 'adder_subtractor_4bit_FA_0_0' declared at 'C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.runs/synth_1/.Xil/Vivado-19952-RaymondGuevara-PC/realtime/adder_subtractor_4bit_FA_0_0_stub.vhdl:5' bound to instance 'FA_0' of component 'adder_subtractor_4bit_FA_0_0' [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/synth/adder_subtractor_4bit.vhd:158]
INFO: [Synth 8-638] synthesizing module 'adder_subtractor_4bit_FA_0_0' [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.runs/synth_1/.Xil/Vivado-19952-RaymondGuevara-PC/realtime/adder_subtractor_4bit_FA_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'adder_subtractor_4bit_FA_0_1' declared at 'C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.runs/synth_1/.Xil/Vivado-19952-RaymondGuevara-PC/realtime/adder_subtractor_4bit_FA_0_1_stub.vhdl:5' bound to instance 'FA_1' of component 'adder_subtractor_4bit_FA_0_1' [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/synth/adder_subtractor_4bit.vhd:166]
INFO: [Synth 8-638] synthesizing module 'adder_subtractor_4bit_FA_0_1' [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.runs/synth_1/.Xil/Vivado-19952-RaymondGuevara-PC/realtime/adder_subtractor_4bit_FA_0_1_stub.vhdl:16]
INFO: [Synth 8-3491] module 'adder_subtractor_4bit_FA_0_2' declared at 'C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.runs/synth_1/.Xil/Vivado-19952-RaymondGuevara-PC/realtime/adder_subtractor_4bit_FA_0_2_stub.vhdl:5' bound to instance 'FA_2' of component 'adder_subtractor_4bit_FA_0_2' [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/synth/adder_subtractor_4bit.vhd:174]
INFO: [Synth 8-638] synthesizing module 'adder_subtractor_4bit_FA_0_2' [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.runs/synth_1/.Xil/Vivado-19952-RaymondGuevara-PC/realtime/adder_subtractor_4bit_FA_0_2_stub.vhdl:16]
INFO: [Synth 8-3491] module 'adder_subtractor_4bit_FA_0_3' declared at 'C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.runs/synth_1/.Xil/Vivado-19952-RaymondGuevara-PC/realtime/adder_subtractor_4bit_FA_0_3_stub.vhdl:5' bound to instance 'FA_3' of component 'adder_subtractor_4bit_FA_0_3' [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/synth/adder_subtractor_4bit.vhd:182]
INFO: [Synth 8-638] synthesizing module 'adder_subtractor_4bit_FA_0_3' [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.runs/synth_1/.Xil/Vivado-19952-RaymondGuevara-PC/realtime/adder_subtractor_4bit_FA_0_3_stub.vhdl:16]
INFO: [Synth 8-3491] module 'adder_subtractor_4bit_xlconcat_0_0' declared at 'c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlconcat_0_0/synth/adder_subtractor_4bit_xlconcat_0_0.v:58' bound to instance 'xlconcat_0' of component 'adder_subtractor_4bit_xlconcat_0_0' [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/synth/adder_subtractor_4bit.vhd:190]
INFO: [Synth 8-6157] synthesizing module 'adder_subtractor_4bit_xlconcat_0_0' [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlconcat_0_0/synth/adder_subtractor_4bit_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 5 - type: integer 
	Parameter NUM_PORTS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (1#1) [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'adder_subtractor_4bit_xlconcat_0_0' (2#1) [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlconcat_0_0/synth/adder_subtractor_4bit_xlconcat_0_0.v:58]
INFO: [Synth 8-3491] module 'adder_subtractor_4bit_xlconstant_0_1' declared at 'c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlconstant_0_1/synth/adder_subtractor_4bit_xlconstant_0_1.v:57' bound to instance 'xlconstant_0' of component 'adder_subtractor_4bit_xlconstant_0_1' [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/synth/adder_subtractor_4bit.vhd:199]
INFO: [Synth 8-6157] synthesizing module 'adder_subtractor_4bit_xlconstant_0_1' [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlconstant_0_1/synth/adder_subtractor_4bit_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (3#1) [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_subtractor_4bit_xlconstant_0_1' (4#1) [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlconstant_0_1/synth/adder_subtractor_4bit_xlconstant_0_1.v:57]
INFO: [Synth 8-3491] module 'adder_subtractor_4bit_xlslice_0_0' declared at 'c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_0/synth/adder_subtractor_4bit_xlslice_0_0.v:57' bound to instance 'xlslice_0' of component 'adder_subtractor_4bit_xlslice_0_0' [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/synth/adder_subtractor_4bit.vhd:203]
INFO: [Synth 8-6157] synthesizing module 'adder_subtractor_4bit_xlslice_0_0' [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_0/synth/adder_subtractor_4bit_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (5#1) [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'adder_subtractor_4bit_xlslice_0_0' (6#1) [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_0/synth/adder_subtractor_4bit_xlslice_0_0.v:57]
INFO: [Synth 8-3491] module 'adder_subtractor_4bit_xlslice_0_1' declared at 'c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_1/synth/adder_subtractor_4bit_xlslice_0_1.v:57' bound to instance 'xlslice_1' of component 'adder_subtractor_4bit_xlslice_0_1' [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/synth/adder_subtractor_4bit.vhd:208]
INFO: [Synth 8-6157] synthesizing module 'adder_subtractor_4bit_xlslice_0_1' [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_1/synth/adder_subtractor_4bit_xlslice_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'adder_subtractor_4bit_xlslice_0_1' (7#1) [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_1/synth/adder_subtractor_4bit_xlslice_0_1.v:57]
INFO: [Synth 8-3491] module 'adder_subtractor_4bit_xlslice_0_2' declared at 'c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_2/synth/adder_subtractor_4bit_xlslice_0_2.v:57' bound to instance 'xlslice_2' of component 'adder_subtractor_4bit_xlslice_0_2' [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/synth/adder_subtractor_4bit.vhd:213]
INFO: [Synth 8-6157] synthesizing module 'adder_subtractor_4bit_xlslice_0_2' [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_2/synth/adder_subtractor_4bit_xlslice_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'adder_subtractor_4bit_xlslice_0_2' (8#1) [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_2/synth/adder_subtractor_4bit_xlslice_0_2.v:57]
INFO: [Synth 8-3491] module 'adder_subtractor_4bit_xlslice_0_3' declared at 'c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_3/synth/adder_subtractor_4bit_xlslice_0_3.v:57' bound to instance 'xlslice_3' of component 'adder_subtractor_4bit_xlslice_0_3' [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/synth/adder_subtractor_4bit.vhd:218]
INFO: [Synth 8-6157] synthesizing module 'adder_subtractor_4bit_xlslice_0_3' [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_3/synth/adder_subtractor_4bit_xlslice_0_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'adder_subtractor_4bit_xlslice_0_3' (9#1) [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_3/synth/adder_subtractor_4bit_xlslice_0_3.v:57]
INFO: [Synth 8-3491] module 'adder_subtractor_4bit_xlslice_0_4' declared at 'c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_4/synth/adder_subtractor_4bit_xlslice_0_4.v:57' bound to instance 'xlslice_4' of component 'adder_subtractor_4bit_xlslice_0_4' [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/synth/adder_subtractor_4bit.vhd:223]
INFO: [Synth 8-6157] synthesizing module 'adder_subtractor_4bit_xlslice_0_4' [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_4/synth/adder_subtractor_4bit_xlslice_0_4.v:57]
INFO: [Synth 8-6155] done synthesizing module 'adder_subtractor_4bit_xlslice_0_4' (10#1) [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_4/synth/adder_subtractor_4bit_xlslice_0_4.v:57]
INFO: [Synth 8-3491] module 'adder_subtractor_4bit_xlslice_0_5' declared at 'c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_5/synth/adder_subtractor_4bit_xlslice_0_5.v:57' bound to instance 'xlslice_5' of component 'adder_subtractor_4bit_xlslice_0_5' [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/synth/adder_subtractor_4bit.vhd:228]
INFO: [Synth 8-6157] synthesizing module 'adder_subtractor_4bit_xlslice_0_5' [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_5/synth/adder_subtractor_4bit_xlslice_0_5.v:57]
INFO: [Synth 8-6155] done synthesizing module 'adder_subtractor_4bit_xlslice_0_5' (11#1) [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_5/synth/adder_subtractor_4bit_xlslice_0_5.v:57]
INFO: [Synth 8-3491] module 'adder_subtractor_4bit_xlslice_0_6' declared at 'c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_6/synth/adder_subtractor_4bit_xlslice_0_6.v:57' bound to instance 'xlslice_6' of component 'adder_subtractor_4bit_xlslice_0_6' [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/synth/adder_subtractor_4bit.vhd:233]
INFO: [Synth 8-6157] synthesizing module 'adder_subtractor_4bit_xlslice_0_6' [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_6/synth/adder_subtractor_4bit_xlslice_0_6.v:57]
INFO: [Synth 8-6155] done synthesizing module 'adder_subtractor_4bit_xlslice_0_6' (12#1) [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_6/synth/adder_subtractor_4bit_xlslice_0_6.v:57]
INFO: [Synth 8-3491] module 'adder_subtractor_4bit_xlslice_0_7' declared at 'c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_7/synth/adder_subtractor_4bit_xlslice_0_7.v:57' bound to instance 'xlslice_7' of component 'adder_subtractor_4bit_xlslice_0_7' [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/synth/adder_subtractor_4bit.vhd:238]
INFO: [Synth 8-6157] synthesizing module 'adder_subtractor_4bit_xlslice_0_7' [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_7/synth/adder_subtractor_4bit_xlslice_0_7.v:57]
INFO: [Synth 8-6155] done synthesizing module 'adder_subtractor_4bit_xlslice_0_7' (13#1) [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_7/synth/adder_subtractor_4bit_xlslice_0_7.v:57]
INFO: [Synth 8-256] done synthesizing module 'adder_subtractor_4bit' (14#1) [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/synth/adder_subtractor_4bit.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'adder_subtractor_4bit_wrapper' (15#1) [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/hdl/adder_subtractor_4bit_wrapper.vhd:22]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 921.457 ; gain = 308.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 921.457 ; gain = 308.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 921.457 ; gain = 308.973
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 921.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_FA_0_0/adder_subtractor_4bit_FA_0_0/adder_subtractor_4bit_FA_0_0_in_context.xdc] for cell 'adder_subtractor_4bit_i/FA_0'
Finished Parsing XDC File [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_FA_0_0/adder_subtractor_4bit_FA_0_0/adder_subtractor_4bit_FA_0_0_in_context.xdc] for cell 'adder_subtractor_4bit_i/FA_0'
Parsing XDC File [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_FA_0_1/adder_subtractor_4bit_FA_0_1/adder_subtractor_4bit_FA_0_1_in_context.xdc] for cell 'adder_subtractor_4bit_i/FA_1'
Finished Parsing XDC File [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_FA_0_1/adder_subtractor_4bit_FA_0_1/adder_subtractor_4bit_FA_0_1_in_context.xdc] for cell 'adder_subtractor_4bit_i/FA_1'
Parsing XDC File [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_FA_0_2/adder_subtractor_4bit_FA_0_2/adder_subtractor_4bit_FA_0_2_in_context.xdc] for cell 'adder_subtractor_4bit_i/FA_2'
Finished Parsing XDC File [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_FA_0_2/adder_subtractor_4bit_FA_0_2/adder_subtractor_4bit_FA_0_2_in_context.xdc] for cell 'adder_subtractor_4bit_i/FA_2'
Parsing XDC File [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_FA_0_3/adder_subtractor_4bit_FA_0_3/adder_subtractor_4bit_FA_0_3_in_context.xdc] for cell 'adder_subtractor_4bit_i/FA_3'
Finished Parsing XDC File [c:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_FA_0_3/adder_subtractor_4bit_FA_0_3/adder_subtractor_4bit_FA_0_3_in_context.xdc] for cell 'adder_subtractor_4bit_i/FA_3'
Parsing XDC File [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 940.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 940.145 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 940.145 ; gain = 327.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 940.145 ; gain = 327.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for adder_subtractor_4bit_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_4bit_i/FA_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_4bit_i/FA_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_4bit_i/FA_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_4bit_i/FA_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_4bit_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_4bit_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_4bit_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_4bit_i/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_4bit_i/xlslice_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_4bit_i/xlslice_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_4bit_i/xlslice_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_4bit_i/xlslice_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_4bit_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_4bit_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 940.145 ; gain = 327.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 940.145 ; gain = 327.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_7 has unconnected port Din[3]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_7 has unconnected port Din[2]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_7 has unconnected port Din[1]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_6 has unconnected port Din[3]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_6 has unconnected port Din[2]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_6 has unconnected port Din[1]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_5 has unconnected port Din[3]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_5 has unconnected port Din[2]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_5 has unconnected port Din[1]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_4 has unconnected port Din[3]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_4 has unconnected port Din[2]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_4 has unconnected port Din[1]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_3 has unconnected port Din[3]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_3 has unconnected port Din[2]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_3 has unconnected port Din[1]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_2 has unconnected port Din[3]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_2 has unconnected port Din[2]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_2 has unconnected port Din[1]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_1 has unconnected port Din[3]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_1 has unconnected port Din[2]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_1 has unconnected port Din[1]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_0 has unconnected port Din[3]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_0 has unconnected port Din[2]
WARNING: [Synth 8-3331] design adder_subtractor_4bit_xlslice_0_0 has unconnected port Din[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 940.145 ; gain = 327.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 976.699 ; gain = 364.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 976.699 ; gain = 364.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 986.492 ; gain = 374.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.301 ; gain = 389.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.301 ; gain = 389.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.301 ; gain = 389.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.301 ; gain = 389.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.301 ; gain = 389.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.301 ; gain = 389.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |adder_subtractor_4bit_FA_0_0 |         1|
|2     |adder_subtractor_4bit_FA_0_1 |         1|
|3     |adder_subtractor_4bit_FA_0_2 |         1|
|4     |adder_subtractor_4bit_FA_0_3 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |adder_subtractor_4bit_FA_0_0_bbox_0 |     1|
|2     |adder_subtractor_4bit_FA_0_1_bbox_1 |     1|
|3     |adder_subtractor_4bit_FA_0_2_bbox_2 |     1|
|4     |adder_subtractor_4bit_FA_0_3_bbox_3 |     1|
|5     |IBUF                                |     2|
|6     |OBUF                                |     5|
+------+------------------------------------+------+

Report Instance Areas: 
+------+--------------------------+-------------------------------------+------+
|      |Instance                  |Module                               |Cells |
+------+--------------------------+-------------------------------------+------+
|1     |top                       |                                     |    15|
|2     |  adder_subtractor_4bit_i |adder_subtractor_4bit                |     8|
|3     |    xlconcat_0            |adder_subtractor_4bit_xlconcat_0_0   |     0|
|4     |    xlconstant_0          |adder_subtractor_4bit_xlconstant_0_1 |     0|
|5     |    xlslice_0             |adder_subtractor_4bit_xlslice_0_0    |     0|
|6     |    xlslice_1             |adder_subtractor_4bit_xlslice_0_1    |     0|
|7     |    xlslice_2             |adder_subtractor_4bit_xlslice_0_2    |     0|
|8     |    xlslice_3             |adder_subtractor_4bit_xlslice_0_3    |     0|
|9     |    xlslice_4             |adder_subtractor_4bit_xlslice_0_4    |     0|
|10    |    xlslice_5             |adder_subtractor_4bit_xlslice_0_5    |     0|
|11    |    xlslice_6             |adder_subtractor_4bit_xlslice_0_6    |     0|
|12    |    xlslice_7             |adder_subtractor_4bit_xlslice_0_7    |     0|
+------+--------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.301 ; gain = 389.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1002.301 ; gain = 371.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.301 ; gain = 389.816
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1020.422 ; gain = 682.293
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1020.422 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.runs/synth_1/adder_subtractor_4bit_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adder_subtractor_4bit_wrapper_utilization_synth.rpt -pb adder_subtractor_4bit_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 19 00:46:53 2020...
