Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 10:15:40 2024
| Host         : dries_laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.166        0.000                      0                 3693        0.052        0.000                      0                 3693        2.000        0.000                       0                  1547  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             3.103        0.000                      0                 3499        0.053        0.000                      0                 3499        4.020        0.000                       0                  1475  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        2.808        0.000                      0                  130        0.267        0.000                      0                  130        4.500        0.000                       0                    68  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_fpga_0                           3.103        0.000                      0                   64        0.052        0.000                      0                   64  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0        2.166        0.000                      0                  130        1.805        0.000                      0                  130  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_fpga_0                                                    
(none)                         clkfbout_design_1_clk_wiz_0_0                                 
(none)                                                        clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 1.734ns (27.840%)  route 4.494ns (72.160%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.474     5.839    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y84         LUT5 (Prop_lut5_I4_O)        0.124     5.963 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.830     6.793    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     6.917 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.550     8.467    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X45Y99         LUT4 (Prop_lut4_I0_O)        0.152     8.619 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.640     9.259    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.479    12.658    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y96         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X42Y96         FDRE (Setup_fdre_C_CE)      -0.371    12.362    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[16]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 1.734ns (27.840%)  route 4.494ns (72.160%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.474     5.839    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y84         LUT5 (Prop_lut5_I4_O)        0.124     5.963 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.830     6.793    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     6.917 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.550     8.467    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X45Y99         LUT4 (Prop_lut4_I0_O)        0.152     8.619 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.640     9.259    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.479    12.658    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y96         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X42Y96         FDRE (Setup_fdre_C_CE)      -0.371    12.362    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[17]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 1.734ns (28.433%)  route 4.364ns (71.567%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.474     5.839    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y84         LUT5 (Prop_lut5_I4_O)        0.124     5.963 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.830     6.793    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     6.917 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.550     8.467    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X45Y99         LUT4 (Prop_lut4_I0_O)        0.152     8.619 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.510     9.129    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X45Y101        FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.653    12.832    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y101        FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X45Y101        FDRE (Setup_fdre_C_CE)      -0.407    12.400    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[18]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 1.734ns (28.433%)  route 4.364ns (71.567%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.474     5.839    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y84         LUT5 (Prop_lut5_I4_O)        0.124     5.963 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.830     6.793    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     6.917 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.550     8.467    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X45Y99         LUT4 (Prop_lut4_I0_O)        0.152     8.619 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.510     9.129    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X45Y101        FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.653    12.832    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y101        FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X45Y101        FDRE (Setup_fdre_C_CE)      -0.407    12.400    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[19]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 1.734ns (28.433%)  route 4.364ns (71.567%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.474     5.839    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y84         LUT5 (Prop_lut5_I4_O)        0.124     5.963 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.830     6.793    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     6.917 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.550     8.467    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X45Y99         LUT4 (Prop_lut4_I0_O)        0.152     8.619 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.510     9.129    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X45Y101        FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.653    12.832    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y101        FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X45Y101        FDRE (Setup_fdre_C_CE)      -0.407    12.400    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[20]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 1.734ns (28.433%)  route 4.364ns (71.567%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.474     5.839    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y84         LUT5 (Prop_lut5_I4_O)        0.124     5.963 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.830     6.793    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     6.917 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.550     8.467    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X45Y99         LUT4 (Prop_lut4_I0_O)        0.152     8.619 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.510     9.129    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X45Y101        FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.653    12.832    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y101        FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X45Y101        FDRE (Setup_fdre_C_CE)      -0.407    12.400    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[21]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 1.734ns (28.433%)  route 4.364ns (71.567%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.474     5.839    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y84         LUT5 (Prop_lut5_I4_O)        0.124     5.963 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.830     6.793    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     6.917 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.550     8.467    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X45Y99         LUT4 (Prop_lut4_I0_O)        0.152     8.619 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.510     9.129    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X45Y101        FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.653    12.832    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y101        FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X45Y101        FDRE (Setup_fdre_C_CE)      -0.407    12.400    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[22]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 1.734ns (28.433%)  route 4.364ns (71.567%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.474     5.839    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y84         LUT5 (Prop_lut5_I4_O)        0.124     5.963 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.830     6.793    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     6.917 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.550     8.467    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X45Y99         LUT4 (Prop_lut4_I0_O)        0.152     8.619 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.510     9.129    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X45Y101        FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.653    12.832    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y101        FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[23]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X45Y101        FDRE (Setup_fdre_C_CE)      -0.407    12.400    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[23]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.291ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg3_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.706ns (27.498%)  route 4.498ns (72.502%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.474     5.839    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y84         LUT5 (Prop_lut5_I4_O)        0.124     5.963 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.830     6.793    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     6.917 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.550     8.467    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X45Y99         LUT4 (Prop_lut4_I0_O)        0.124     8.591 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.644     9.235    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X48Y96         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg3_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.477    12.656    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y96         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X48Y96         FDRE (Setup_fdre_C_CE)      -0.205    12.526    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg3_reg[17]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  3.291    

Slack (MET) :             3.291ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg3_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.706ns (27.498%)  route 4.498ns (72.502%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.474     5.839    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y84         LUT5 (Prop_lut5_I4_O)        0.124     5.963 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.830     6.793    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     6.917 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.550     8.467    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X45Y99         LUT4 (Prop_lut4_I0_O)        0.124     8.591 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.644     9.235    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X48Y96         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg3_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.477    12.656    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y96         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X48Y96         FDRE (Setup_fdre_C_CE)      -0.205    12.526    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg3_reg[23]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  3.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.936%)  route 0.203ns (59.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.203     1.336    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.106%)  route 0.176ns (57.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.176     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.230    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/Interrupt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.335%)  route 0.252ns (54.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.549     0.885    design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X50Y87         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I/Q
                         net (fo=3, routed)           0.252     1.301    design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR0_Reg[23]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.045     1.346 r  design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/Interrupt_i_1/O
                         net (fo=1, routed)           0.000     1.346    design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/Interrupt0
    SLICE_X46Y90         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/Interrupt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.823     1.189    design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/Interrupt_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y90         FDRE (Hold_fdre_C_D)         0.120     1.274    design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/Interrupt_reg
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.314ns (59.715%)  route 0.212ns (40.285%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.557     0.893    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X40Y99         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I/Q
                         net (fo=2, routed)           0.212     1.245    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/loadReg_DBus_32[16]
    SLICE_X41Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.290 r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN.DATA_WIDTH_GEN[4].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     1.290    design_1_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[4].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.418 r  design_1_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[4].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.418    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[27]
    SLICE_X41Y100        FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.911     1.277    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y100        FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y100        FDRE (Hold_fdre_C_D)         0.100     1.342    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.915%)  route 0.221ns (61.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.221     1.354    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.747%)  route 0.229ns (52.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.550     0.886    design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X50Y88         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre1_reg/Q
                         net (fo=4, routed)           0.229     1.278    design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre1
    SLICE_X49Y86         LUT6 (Prop_lut6_I1_O)        0.045     1.323 r  design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I_i_2/O
                         net (fo=1, routed)           0.000     1.323    design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I_i_2_n_0
    SLICE_X49Y86         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.819     1.185    design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X49Y86         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.092     1.242    design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.446%)  route 0.175ns (45.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.639     0.975    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y100        FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q
                         net (fo=1, routed)           0.175     1.314    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[26]
    SLICE_X42Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.359 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.359    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X42Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.825     1.191    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.120     1.276    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.314ns (58.028%)  route 0.227ns (41.972%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.557     0.893    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X40Y99         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I/Q
                         net (fo=2, routed)           0.227     1.261    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/loadReg_DBus_32[19]
    SLICE_X43Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.306 r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     1.306    design_1_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.434 r  design_1_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.434    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[30]
    SLICE_X43Y101        FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.911     1.277    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y101        FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y101        FDRE (Hold_fdre_C_D)         0.100     1.342    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg3_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.333%)  route 0.156ns (42.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.639     0.975    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y100        FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg3_reg[20]/Q
                         net (fo=1, routed)           0.156     1.295    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg3[20]
    SLICE_X45Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.340 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     1.340    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X45Y98         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.825     1.191    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y98         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y98         FDRE (Hold_fdre_C_D)         0.091     1.247    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.558     0.894    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.114     1.135    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X39Y82    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y82    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y81    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y82    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y80    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y80    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y80    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y80    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y80    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 1.732ns (24.037%)  route 5.473ns (75.963%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.652    -1.064    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.546 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/Q
                         net (fo=2, routed)           5.473     4.927    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.584 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.584    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.701 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.701    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.818 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.818    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.141 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.141    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1_n_6
    SLICE_X36Y99         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.480     8.311    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y99         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/C
                         clock pessimism              0.601     8.912    
                         clock uncertainty           -0.072     8.840    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)        0.109     8.949    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 1.788ns (25.002%)  route 5.363ns (74.998%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 8.310 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.651    -1.065    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y95         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.609 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/Q
                         net (fo=2, routed)           5.363     4.754    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.410 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.410    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.524 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.524    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.638 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.638    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.752 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.752    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.086 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.086    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1_n_6
    SLICE_X44Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.479     8.310    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/C
                         clock pessimism              0.601     8.911    
                         clock uncertainty           -0.072     8.839    
    SLICE_X44Y99         FDRE (Setup_fdre_C_D)        0.062     8.901    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -6.086    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.816ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 1.724ns (23.953%)  route 5.473ns (76.047%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.652    -1.064    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.546 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/Q
                         net (fo=2, routed)           5.473     4.927    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.584 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.584    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.701 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.701    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.818 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.818    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.133 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.133    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1_n_4
    SLICE_X36Y99         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.480     8.311    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y99         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/C
                         clock pessimism              0.601     8.912    
                         clock uncertainty           -0.072     8.840    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)        0.109     8.949    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  2.816    

Slack (MET) :             2.836ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.130ns  (logic 1.767ns (24.781%)  route 5.363ns (75.219%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 8.310 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.651    -1.065    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y95         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.609 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/Q
                         net (fo=2, routed)           5.363     4.754    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.410 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.410    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.524 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.524    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.638 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.638    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.752 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.752    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.065 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.065    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1_n_4
    SLICE_X44Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.479     8.310    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/C
                         clock pessimism              0.601     8.911    
                         clock uncertainty           -0.072     8.839    
    SLICE_X44Y99         FDRE (Setup_fdre_C_D)        0.062     8.901    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -6.065    
  -------------------------------------------------------------------
                         slack                                  2.836    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.121ns  (logic 1.648ns (23.141%)  route 5.473ns (76.859%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.652    -1.064    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.546 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/Q
                         net (fo=2, routed)           5.473     4.927    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.584 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.584    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.701 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.701    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.818 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.818    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.057 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.057    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1_n_5
    SLICE_X36Y99         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.480     8.311    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y99         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/C
                         clock pessimism              0.601     8.912    
                         clock uncertainty           -0.072     8.840    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)        0.109     8.949    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -6.057    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.056ns  (logic 1.693ns (23.993%)  route 5.363ns (76.007%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 8.310 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.651    -1.065    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y95         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.609 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/Q
                         net (fo=2, routed)           5.363     4.754    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.410 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.410    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.524 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.524    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.638 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.638    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.752 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.752    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.991 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.991    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1_n_5
    SLICE_X44Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.479     8.310    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/C
                         clock pessimism              0.601     8.911    
                         clock uncertainty           -0.072     8.839    
    SLICE_X44Y99         FDRE (Setup_fdre_C_D)        0.062     8.901    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 1.628ns (22.925%)  route 5.473ns (77.075%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.652    -1.064    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.546 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/Q
                         net (fo=2, routed)           5.473     4.927    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.584 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.584    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.701 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.701    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.818 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.818    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.037 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.037    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1_n_7
    SLICE_X36Y99         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.480     8.311    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y99         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/C
                         clock pessimism              0.601     8.912    
                         clock uncertainty           -0.072     8.840    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)        0.109     8.949    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 1.615ns (22.783%)  route 5.473ns (77.217%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.652    -1.064    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.546 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/Q
                         net (fo=2, routed)           5.473     4.927    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.584 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.584    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.701 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.701    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.024 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.024    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1_n_6
    SLICE_X36Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.480     8.311    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/C
                         clock pessimism              0.601     8.912    
                         clock uncertainty           -0.072     8.840    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)        0.109     8.949    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 1.677ns (23.820%)  route 5.363ns (76.180%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 8.310 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.651    -1.065    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y95         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.609 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/Q
                         net (fo=2, routed)           5.363     4.754    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.410 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.410    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.524 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.524    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.638 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.638    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.752 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.752    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.975 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.975    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1_n_7
    SLICE_X44Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.479     8.310    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/C
                         clock pessimism              0.601     8.911    
                         clock uncertainty           -0.072     8.839    
    SLICE_X44Y99         FDRE (Setup_fdre_C_D)        0.062     8.901    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.037ns  (logic 1.674ns (23.787%)  route 5.363ns (76.213%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 8.310 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.651    -1.065    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y95         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.609 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/Q
                         net (fo=2, routed)           5.363     4.754    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.410 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.410    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.524 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.524    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.638 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.638    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.972 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.972    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1_n_6
    SLICE_X44Y98         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.479     8.310    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y98         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/C
                         clock pessimism              0.601     8.911    
                         clock uncertainty           -0.072     8.839    
    SLICE_X44Y98         FDRE (Setup_fdre_C_D)        0.062     8.901    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                  2.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.556    -0.675    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y94         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.511 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.385    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.275 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.275    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]_i_1_n_5
    SLICE_X36Y94         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y94         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
                         clock pessimism              0.240    -0.675    
    SLICE_X36Y94         FDRE (Hold_fdre_C_D)         0.134    -0.541    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.555    -0.676    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/Q
                         net (fo=2, routed)           0.129    -0.384    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.274 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.274    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]_i_1_n_5
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.823    -0.917    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/C
                         clock pessimism              0.240    -0.676    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.134    -0.542    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.557    -0.674    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.510 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/Q
                         net (fo=2, routed)           0.129    -0.382    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.272 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.272    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1_n_5
    SLICE_X36Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.825    -0.915    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/C
                         clock pessimism              0.240    -0.674    
    SLICE_X36Y97         FDRE (Hold_fdre_C_D)         0.134    -0.540    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.557    -0.674    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.510 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/Q
                         net (fo=2, routed)           0.129    -0.382    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]
    SLICE_X36Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.272 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.272    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1_n_5
    SLICE_X36Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.825    -0.915    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/C
                         clock pessimism              0.240    -0.674    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.134    -0.540    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.557    -0.674    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y99         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.510 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/Q
                         net (fo=2, routed)           0.129    -0.382    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.272 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.272    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1_n_5
    SLICE_X36Y99         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.825    -0.915    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y99         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/C
                         clock pessimism              0.240    -0.674    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.134    -0.540    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.557    -0.674    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/Q
                         net (fo=2, routed)           0.134    -0.400    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.289 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.289    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1_n_5
    SLICE_X44Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.825    -0.915    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/C
                         clock pessimism              0.240    -0.674    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.105    -0.569    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.556    -0.675    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y94         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/Q
                         net (fo=2, routed)           0.136    -0.399    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]
    SLICE_X44Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.288 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.288    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]_i_1_n_5
    SLICE_X44Y94         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.824    -0.916    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y94         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
                         clock pessimism              0.240    -0.675    
    SLICE_X44Y94         FDRE (Hold_fdre_C_D)         0.105    -0.570    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.556    -0.675    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y96         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/Q
                         net (fo=2, routed)           0.136    -0.399    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.288 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.288    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1_n_5
    SLICE_X44Y96         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.824    -0.916    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y96         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/C
                         clock pessimism              0.240    -0.675    
    SLICE_X44Y96         FDRE (Hold_fdre_C_D)         0.105    -0.570    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.555    -0.676    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y92         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.535 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/Q
                         net (fo=2, routed)           0.136    -0.400    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]
    SLICE_X44Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.289 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.289    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]_i_1_n_5
    SLICE_X44Y92         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.823    -0.917    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y92         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/C
                         clock pessimism              0.240    -0.676    
    SLICE_X44Y92         FDRE (Hold_fdre_C_D)         0.105    -0.571    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.557    -0.674    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y97         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/Q
                         net (fo=2, routed)           0.136    -0.398    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.287 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.287    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1_n_5
    SLICE_X44Y97         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.825    -0.915    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y97         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/C
                         clock pessimism              0.240    -0.674    
    SLICE_X44Y97         FDRE (Hold_fdre_C_D)         0.105    -0.569    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y88     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y92     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y94     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y94     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y95     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y95     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y95     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y95     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y88     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y88     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y94     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y94     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y94     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y94     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y95     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y95     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y88     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y88     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y94     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y94     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y94     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y94     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y95     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y95     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.388ns  (logic 0.580ns (5.583%)  route 9.808ns (94.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.651    -1.065    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y96         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.609 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/Q
                         net (fo=2, routed)           9.808     9.199    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[17]
    SLICE_X45Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.323 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     9.323    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X45Y97         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.479    12.658    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y97         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.000    12.658    
                         clock uncertainty           -0.263    12.395    
    SLICE_X45Y97         FDRE (Setup_fdre_C_D)        0.031    12.426    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.763ns  (logic 0.642ns (6.576%)  route 9.121ns (93.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.653    -1.063    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.545 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/Q
                         net (fo=2, routed)           9.121     8.576    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[26]
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.124     8.700 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     8.700    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X36Y101        FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.654    12.833    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y101        FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.000    12.833    
                         clock uncertainty           -0.263    12.570    
    SLICE_X36Y101        FDRE (Setup_fdre_C_D)        0.077    12.647    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.693ns  (logic 0.642ns (6.623%)  route 9.051ns (93.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.653    -1.063    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.545 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]/Q
                         net (fo=2, routed)           9.051     8.506    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[24]
    SLICE_X38Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.630 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     8.630    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X38Y100        FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.654    12.833    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.000    12.833    
                         clock uncertainty           -0.263    12.570    
    SLICE_X38Y100        FDRE (Setup_fdre_C_D)        0.077    12.647    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.397ns  (logic 0.642ns (6.832%)  route 8.755ns (93.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.652    -1.064    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y94         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.546 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/Q
                         net (fo=2, routed)           8.755     8.209    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[10]
    SLICE_X37Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.333 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     8.333    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X37Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.478    12.657    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.263    12.394    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.029    12.423    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 0.580ns (6.323%)  route 8.592ns (93.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.651    -1.065    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y95         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.609 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[13]/Q
                         net (fo=2, routed)           8.592     7.983    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[13]
    SLICE_X43Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.107 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     8.107    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X43Y94         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.479    12.658    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y94         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000    12.658    
                         clock uncertainty           -0.263    12.395    
    SLICE_X43Y94         FDRE (Setup_fdre_C_D)        0.031    12.426    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 0.642ns (7.016%)  route 8.509ns (92.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.652    -1.064    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y94         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.546 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[9]/Q
                         net (fo=2, routed)           8.509     7.963    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[9]
    SLICE_X37Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.087 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     8.087    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X37Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.478    12.657    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.263    12.394    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.032    12.426    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                          -8.087    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.361ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 0.580ns (6.353%)  route 8.549ns (93.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.652    -1.064    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y97         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.608 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[23]/Q
                         net (fo=2, routed)           8.549     7.941    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[23]
    SLICE_X45Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.065 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     8.065    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X45Y98         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.479    12.658    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y98         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.000    12.658    
                         clock uncertainty           -0.263    12.395    
    SLICE_X45Y98         FDRE (Setup_fdre_C_D)        0.031    12.426    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  4.361    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.312ns  (logic 0.642ns (6.894%)  route 8.670ns (93.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.653    -1.063    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.545 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[27]/Q
                         net (fo=2, routed)           8.670     8.125    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[27]
    SLICE_X38Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.249 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     8.249    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X38Y100        FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.654    12.833    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.000    12.833    
                         clock uncertainty           -0.263    12.570    
    SLICE_X38Y100        FDRE (Setup_fdre_C_D)        0.079    12.649    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 0.642ns (7.045%)  route 8.471ns (92.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.651    -1.065    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.547 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/Q
                         net (fo=2, routed)           8.471     7.923    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[1]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.047 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     8.047    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X36Y88         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.476    12.655    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y88         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000    12.655    
                         clock uncertainty           -0.263    12.392    
    SLICE_X36Y88         FDRE (Setup_fdre_C_D)        0.077    12.469    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.488ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 0.580ns (6.408%)  route 8.470ns (93.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.652    -1.064    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.608 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/Q
                         net (fo=2, routed)           8.470     7.862    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[29]
    SLICE_X42Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.986 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     7.986    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X42Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.480    12.659    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -0.263    12.396    
    SLICE_X42Y99         FDRE (Setup_fdre_C_D)        0.079    12.475    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                  4.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 0.518ns (9.812%)  route 4.761ns (90.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    -1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.479    -1.690    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.418    -1.272 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]/Q
                         net (fo=2, routed)           4.761     3.489    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[4]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.100     3.589 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     3.589    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X36Y88         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.649     2.943    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y88         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000     2.943    
                         clock uncertainty            0.263     3.206    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.331     3.537    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.537    
                         arrival time                           3.589    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 0.518ns (9.391%)  route 4.998ns (90.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.480    -1.689    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.418    -1.271 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/Q
                         net (fo=2, routed)           4.998     3.727    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[25]
    SLICE_X38Y100        LUT6 (Prop_lut6_I5_O)        0.100     3.827 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     3.827    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X38Y100        FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.845     3.139    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.263     3.402    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.333     3.735    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.735    
                         arrival time                           3.827    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 0.518ns (9.845%)  route 4.743ns (90.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    -1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.479    -1.690    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.418    -1.272 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/Q
                         net (fo=2, routed)           4.743     3.471    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[12]
    SLICE_X37Y96         LUT6 (Prop_lut6_I5_O)        0.100     3.571 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     3.571    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X37Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.652     2.946    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000     2.946    
                         clock uncertainty            0.263     3.209    
    SLICE_X37Y96         FDRE (Hold_fdre_C_D)         0.269     3.478    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.478    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.518ns (9.840%)  route 4.746ns (90.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.947ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.480    -1.689    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.418    -1.271 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[23]/Q
                         net (fo=2, routed)           4.746     3.475    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[23]
    SLICE_X35Y98         LUT6 (Prop_lut6_I5_O)        0.100     3.575 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     3.575    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X35Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.653     2.947    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.000     2.947    
                         clock uncertainty            0.263     3.210    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.270     3.480    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 0.467ns (8.842%)  route 4.815ns (91.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    -1.691ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.478    -1.691    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y96         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.367    -1.324 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]/Q
                         net (fo=2, routed)           4.815     3.491    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[16]
    SLICE_X45Y97         LUT6 (Prop_lut6_I5_O)        0.100     3.591 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     3.591    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X45Y97         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.652     2.946    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y97         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000     2.946    
                         clock uncertainty            0.263     3.209    
    SLICE_X45Y97         FDRE (Hold_fdre_C_D)         0.269     3.478    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.478    
                         arrival time                           3.591    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 0.518ns (9.357%)  route 5.018ns (90.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.480    -1.689    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y99         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.418    -1.271 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/Q
                         net (fo=2, routed)           5.018     3.747    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[31]
    SLICE_X38Y100        LUT6 (Prop_lut6_I5_O)        0.100     3.847 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     3.847    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X38Y100        FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.845     3.139    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.263     3.402    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.331     3.733    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.733    
                         arrival time                           3.847    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 0.467ns (8.519%)  route 5.015ns (91.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.138ns
    Source Clock Delay      (SCD):    -1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.479    -1.690    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y98         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.367    -1.323 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]/Q
                         net (fo=2, routed)           5.015     3.692    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[24]
    SLICE_X44Y100        LUT6 (Prop_lut6_I5_O)        0.100     3.792 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     3.792    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X44Y100        FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.844     3.138    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y100        FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty            0.263     3.401    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.269     3.670    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.670    
                         arrival time                           3.792    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 0.467ns (8.503%)  route 5.025ns (91.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.138ns
    Source Clock Delay      (SCD):    -1.691ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.478    -1.691    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y96         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.367    -1.324 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[19]/Q
                         net (fo=2, routed)           5.025     3.701    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[19]
    SLICE_X45Y100        LUT6 (Prop_lut6_I5_O)        0.100     3.801 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     3.801    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X45Y100        FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.844     3.138    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty            0.263     3.401    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.270     3.671    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.671    
                         arrival time                           3.801    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 0.467ns (8.809%)  route 4.834ns (91.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    -1.691ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.478    -1.691    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y95         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.367    -1.324 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[15]/Q
                         net (fo=2, routed)           4.834     3.510    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[15]
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.100     3.610 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     3.610    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X45Y95         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.651     2.945    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y95         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000     2.945    
                         clock uncertainty            0.263     3.208    
    SLICE_X45Y95         FDRE (Hold_fdre_C_D)         0.270     3.478    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.478    
                         arrival time                           3.610    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 0.518ns (9.752%)  route 4.794ns (90.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.947ns
    Source Clock Delay      (SCD):    -1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.479    -1.690    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.418    -1.272 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[19]/Q
                         net (fo=2, routed)           4.794     3.522    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[19]
    SLICE_X35Y98         LUT6 (Prop_lut6_I5_O)        0.100     3.622 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     3.622    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X35Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.653     2.947    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.000     2.947    
                         clock uncertainty            0.263     3.210    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.269     3.479    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           3.622    
  -------------------------------------------------------------------
                         slack                                  0.143    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.805ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.456ns (18.164%)  route 2.054ns (81.836%))
  Logic Levels:           0  
  Clock Path Skew:        -4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 8.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.647     2.941    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y87         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          2.054     5.451    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X44Y98         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.479     8.310    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y98         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]/C
                         clock pessimism              0.000     8.310    
                         clock uncertainty           -0.263     8.047    
    SLICE_X44Y98         FDRE (Setup_fdre_C_R)       -0.429     7.618    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]
  -------------------------------------------------------------------
                         required time                          7.618    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.456ns (18.164%)  route 2.054ns (81.836%))
  Logic Levels:           0  
  Clock Path Skew:        -4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 8.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.647     2.941    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y87         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          2.054     5.451    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X44Y98         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.479     8.310    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y98         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/C
                         clock pessimism              0.000     8.310    
                         clock uncertainty           -0.263     8.047    
    SLICE_X44Y98         FDRE (Setup_fdre_C_R)       -0.429     7.618    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]
  -------------------------------------------------------------------
                         required time                          7.618    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.456ns (18.164%)  route 2.054ns (81.836%))
  Logic Levels:           0  
  Clock Path Skew:        -4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 8.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.647     2.941    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y87         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          2.054     5.451    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X44Y98         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.479     8.310    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y98         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/C
                         clock pessimism              0.000     8.310    
                         clock uncertainty           -0.263     8.047    
    SLICE_X44Y98         FDRE (Setup_fdre_C_R)       -0.429     7.618    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]
  -------------------------------------------------------------------
                         required time                          7.618    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.456ns (18.164%)  route 2.054ns (81.836%))
  Logic Levels:           0  
  Clock Path Skew:        -4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 8.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.647     2.941    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y87         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          2.054     5.451    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X44Y98         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.479     8.310    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y98         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[27]/C
                         clock pessimism              0.000     8.310    
                         clock uncertainty           -0.263     8.047    
    SLICE_X44Y98         FDRE (Setup_fdre_C_R)       -0.429     7.618    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[27]
  -------------------------------------------------------------------
                         required time                          7.618    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.518ns (22.463%)  route 1.788ns (77.537%))
  Logic Levels:           0  
  Clock Path Skew:        -4.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.650     2.944    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.788     5.250    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X36Y99         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.480     8.311    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y99         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/C
                         clock pessimism              0.000     8.311    
                         clock uncertainty           -0.263     8.048    
    SLICE_X36Y99         FDRE (Setup_fdre_C_R)       -0.524     7.524    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]
  -------------------------------------------------------------------
                         required time                          7.524    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.518ns (22.463%)  route 1.788ns (77.537%))
  Logic Levels:           0  
  Clock Path Skew:        -4.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.650     2.944    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.788     5.250    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X36Y99         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.480     8.311    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y99         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/C
                         clock pessimism              0.000     8.311    
                         clock uncertainty           -0.263     8.048    
    SLICE_X36Y99         FDRE (Setup_fdre_C_R)       -0.524     7.524    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]
  -------------------------------------------------------------------
                         required time                          7.524    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.518ns (22.463%)  route 1.788ns (77.537%))
  Logic Levels:           0  
  Clock Path Skew:        -4.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.650     2.944    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.788     5.250    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X36Y99         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.480     8.311    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y99         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/C
                         clock pessimism              0.000     8.311    
                         clock uncertainty           -0.263     8.048    
    SLICE_X36Y99         FDRE (Setup_fdre_C_R)       -0.524     7.524    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]
  -------------------------------------------------------------------
                         required time                          7.524    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.518ns (22.463%)  route 1.788ns (77.537%))
  Logic Levels:           0  
  Clock Path Skew:        -4.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.650     2.944    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.788     5.250    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X36Y99         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.480     8.311    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y99         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/C
                         clock pessimism              0.000     8.311    
                         clock uncertainty           -0.263     8.048    
    SLICE_X36Y99         FDRE (Setup_fdre_C_R)       -0.524     7.524    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]
  -------------------------------------------------------------------
                         required time                          7.524    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.580ns (21.998%)  route 2.057ns (78.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 8.309 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.649     2.943    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y88         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=3, routed)           0.961     4.360    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg_0[0]
    SLICE_X43Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.484 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          1.096     5.580    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.478     8.309    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C
                         clock pessimism              0.000     8.309    
                         clock uncertainty           -0.263     8.046    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.169     7.877    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.877    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                  2.297    

Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.580ns (21.998%)  route 2.057ns (78.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 8.309 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.649     2.943    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y88         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=3, routed)           0.961     4.360    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg_0[0]
    SLICE_X43Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.484 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          1.096     5.580    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.478     8.309    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
                         clock pessimism              0.000     8.309    
                         clock uncertainty           -0.263     8.046    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.169     7.877    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.877    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                  2.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.805ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.694%)  route 0.167ns (47.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.554     0.890    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y89         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=3, routed)           0.167     1.198    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg_0[0]
    SLICE_X43Y88         LUT4 (Prop_lut4_I1_O)        0.045     1.243 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_i_1/O
                         net (fo=1, routed)           0.000     1.243    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.822    -0.918    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
                         clock pessimism              0.000    -0.918    
                         clock uncertainty            0.263    -0.654    
    SLICE_X43Y88         FDRE (Hold_fdre_C_D)         0.092    -0.562    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.895ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.284%)  route 0.233ns (52.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.554     0.890    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.233     1.287    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X43Y88         LUT4 (Prop_lut4_I2_O)        0.045     1.332 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_i_1/O
                         net (fo=1, routed)           0.000     1.332    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.822    -0.918    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
                         clock pessimism              0.000    -0.918    
                         clock uncertainty            0.263    -0.654    
    SLICE_X43Y88         FDRE (Hold_fdre_C_D)         0.091    -0.563    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             2.024ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.447%)  route 0.326ns (66.553%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.554     0.890    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.326     1.380    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.823    -0.917    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C
                         clock pessimism              0.000    -0.917    
                         clock uncertainty            0.263    -0.653    
    SLICE_X36Y92         FDRE (Hold_fdre_C_R)         0.009    -0.644    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.024ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.447%)  route 0.326ns (66.553%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.554     0.890    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.326     1.380    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.823    -0.917    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
                         clock pessimism              0.000    -0.917    
                         clock uncertainty            0.263    -0.653    
    SLICE_X36Y92         FDRE (Hold_fdre_C_R)         0.009    -0.644    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.024ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.447%)  route 0.326ns (66.553%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.554     0.890    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.326     1.380    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.823    -0.917    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/C
                         clock pessimism              0.000    -0.917    
                         clock uncertainty            0.263    -0.653    
    SLICE_X36Y92         FDRE (Hold_fdre_C_R)         0.009    -0.644    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.024ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.447%)  route 0.326ns (66.553%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.554     0.890    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.326     1.380    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.823    -0.917    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[3]/C
                         clock pessimism              0.000    -0.917    
                         clock uncertainty            0.263    -0.653    
    SLICE_X36Y92         FDRE (Hold_fdre_C_R)         0.009    -0.644    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.157ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.164ns (26.285%)  route 0.460ns (73.715%))
  Logic Levels:           0  
  Clock Path Skew:        -1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.554     0.890    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.460     1.514    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X36Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]/C
                         clock pessimism              0.000    -0.916    
                         clock uncertainty            0.263    -0.652    
    SLICE_X36Y93         FDRE (Hold_fdre_C_R)         0.009    -0.643    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.157ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.164ns (26.285%)  route 0.460ns (73.715%))
  Logic Levels:           0  
  Clock Path Skew:        -1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.554     0.890    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.460     1.514    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X36Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[5]/C
                         clock pessimism              0.000    -0.916    
                         clock uncertainty            0.263    -0.652    
    SLICE_X36Y93         FDRE (Hold_fdre_C_R)         0.009    -0.643    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.157ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.164ns (26.285%)  route 0.460ns (73.715%))
  Logic Levels:           0  
  Clock Path Skew:        -1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.554     0.890    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.460     1.514    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X36Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/C
                         clock pessimism              0.000    -0.916    
                         clock uncertainty            0.263    -0.652    
    SLICE_X36Y93         FDRE (Hold_fdre_C_R)         0.009    -0.643    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.157ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.164ns (26.285%)  route 0.460ns (73.715%))
  Logic Levels:           0  
  Clock Path Skew:        -1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.554     0.890    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.460     1.514    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X36Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[7]/C
                         clock pessimism              0.000    -0.916    
                         clock uncertainty            0.263    -0.652    
    SLICE_X36Y93         FDRE (Hold_fdre_C_R)         0.009    -0.643    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  2.157    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.225ns  (logic 0.124ns (5.574%)  route 2.101ns (94.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.802     1.802    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     1.926 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.298     2.225    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X46Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.468     2.647    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X46Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.045ns (5.175%)  route 0.825ns (94.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.723     0.723    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.045     0.768 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.101     0.870    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X46Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.815     1.181    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X46Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.173ns  (logic 4.029ns (49.303%)  route 4.143ns (50.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.646     2.940    design_1_i/axi_timer_0/U0/TC_CORE_I/s_axi_aclk
    SLICE_X44Y85         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           4.143     7.539    pwm0_1_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573    11.113 r  pwm0_1_OBUF_inst/O
                         net (fo=0)                   0.000    11.113    pwm0_1
    Y19                                                               r  pwm0_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_timer_1/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.151ns  (logic 4.035ns (49.510%)  route 4.115ns (50.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        1.636     2.930    design_1_i/axi_timer_1/U0/TC_CORE_I/s_axi_aclk
    SLICE_X53Y88         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     3.386 r  design_1_i/axi_timer_1/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           4.115     7.501    pwm0_0_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579    11.081 r  pwm0_0_OBUF_inst/O
                         net (fo=0)                   0.000    11.081    pwm0_0
    Y18                                                               r  pwm0_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_timer_1/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.999ns  (logic 1.421ns (47.376%)  route 1.578ns (52.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.550     0.886    design_1_i/axi_timer_1/U0/TC_CORE_I/s_axi_aclk
    SLICE_X53Y88         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/axi_timer_1/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           1.578     2.605    pwm0_0_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.280     3.885 r  pwm0_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.885    pwm0_0
    Y18                                                               r  pwm0_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.007ns  (logic 1.415ns (47.050%)  route 1.592ns (52.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1475, routed)        0.552     0.888    design_1_i/axi_timer_0/U0/TC_CORE_I/s_axi_aclk
    SLICE_X44Y85         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           1.592     2.621    pwm0_1_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     3.895 r  pwm0_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.895    pwm0_1
    Y19                                                               r  pwm0_1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.852ns  (logic 1.693ns (28.932%)  route 4.159ns (71.068%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           3.063     4.632    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.124     4.756 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          1.096     5.852    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.478    -1.691    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.852ns  (logic 1.693ns (28.932%)  route 4.159ns (71.068%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           3.063     4.632    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.124     4.756 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          1.096     5.852    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.478    -1.691    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.852ns  (logic 1.693ns (28.932%)  route 4.159ns (71.068%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           3.063     4.632    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.124     4.756 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          1.096     5.852    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.478    -1.691    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.852ns  (logic 1.693ns (28.932%)  route 4.159ns (71.068%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           3.063     4.632    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.124     4.756 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          1.096     5.852    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.478    -1.691    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[3]/C

Slack:                    inf
  Source:                 Sensor_Pin_1
                            (input port)
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.789ns  (logic 1.691ns (29.205%)  route 4.099ns (70.795%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  Sensor_Pin_1 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_1
    Y17                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  Sensor_Pin_1_IBUF_inst/O
                         net (fo=2, routed)           3.038     4.604    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.124     4.728 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          1.061     5.789    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X44Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.479    -1.690    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/C

Slack:                    inf
  Source:                 Sensor_Pin_1
                            (input port)
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.789ns  (logic 1.691ns (29.205%)  route 4.099ns (70.795%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  Sensor_Pin_1 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_1
    Y17                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  Sensor_Pin_1_IBUF_inst/O
                         net (fo=2, routed)           3.038     4.604    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.124     4.728 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          1.061     5.789    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X44Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.479    -1.690    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/C

Slack:                    inf
  Source:                 Sensor_Pin_1
                            (input port)
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.789ns  (logic 1.691ns (29.205%)  route 4.099ns (70.795%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  Sensor_Pin_1 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_1
    Y17                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  Sensor_Pin_1_IBUF_inst/O
                         net (fo=2, routed)           3.038     4.604    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.124     4.728 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          1.061     5.789    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X44Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.479    -1.690    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/C

Slack:                    inf
  Source:                 Sensor_Pin_1
                            (input port)
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.789ns  (logic 1.691ns (29.205%)  route 4.099ns (70.795%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  Sensor_Pin_1 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_1
    Y17                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  Sensor_Pin_1_IBUF_inst/O
                         net (fo=2, routed)           3.038     4.604    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.124     4.728 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          1.061     5.789    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X44Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.479    -1.690    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y99         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/C

Slack:                    inf
  Source:                 Sensor_Pin_1
                            (input port)
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.787ns  (logic 1.691ns (29.216%)  route 4.096ns (70.784%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  Sensor_Pin_1 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_1
    Y17                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  Sensor_Pin_1_IBUF_inst/O
                         net (fo=2, routed)           3.038     4.604    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.124     4.728 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          1.059     5.787    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X44Y98         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.479    -1.690    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y98         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]/C

Slack:                    inf
  Source:                 Sensor_Pin_1
                            (input port)
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.787ns  (logic 1.691ns (29.216%)  route 4.096ns (70.784%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  Sensor_Pin_1 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_1
    Y17                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  Sensor_Pin_1_IBUF_inst/O
                         net (fo=2, routed)           3.038     4.604    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.124     4.728 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          1.059     5.787    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X44Y98         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.479    -1.690    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y98         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.835ns  (logic 0.381ns (20.764%)  route 1.454ns (79.236%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           1.454     1.790    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X43Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.835 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_i_1/O
                         net (fo=1, routed)           0.000     1.835    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.822    -0.918    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C

Slack:                    inf
  Source:                 Sensor_Pin_1
                            (input port)
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.379ns (19.839%)  route 1.531ns (80.161%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  Sensor_Pin_1 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_1
    Y17                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  Sensor_Pin_1_IBUF_inst/O
                         net (fo=2, routed)           1.531     1.864    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X43Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.909 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_i_1/O
                         net (fo=1, routed)           0.000     1.909    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.822    -0.918    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.012ns  (logic 0.381ns (18.940%)  route 1.631ns (81.060%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           1.408     1.744    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.789 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.223     2.012    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X36Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.012ns  (logic 0.381ns (18.940%)  route 1.631ns (81.060%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           1.408     1.744    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.789 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.223     2.012    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X36Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[5]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.012ns  (logic 0.381ns (18.940%)  route 1.631ns (81.060%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           1.408     1.744    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.789 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.223     2.012    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X36Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.012ns  (logic 0.381ns (18.940%)  route 1.631ns (81.060%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           1.408     1.744    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.789 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.223     2.012    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X36Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X36Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[7]/C

Slack:                    inf
  Source:                 Sensor_Pin_1
                            (input port)
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.038ns  (logic 0.379ns (18.587%)  route 1.659ns (81.413%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  Sensor_Pin_1 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_1
    Y17                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  Sensor_Pin_1_IBUF_inst/O
                         net (fo=2, routed)           1.448     1.781    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.826 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.212     2.038    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X44Y94         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.824    -0.916    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y94         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C

Slack:                    inf
  Source:                 Sensor_Pin_1
                            (input port)
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.038ns  (logic 0.379ns (18.587%)  route 1.659ns (81.413%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  Sensor_Pin_1 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_1
    Y17                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  Sensor_Pin_1_IBUF_inst/O
                         net (fo=2, routed)           1.448     1.781    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.826 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.212     2.038    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X44Y94         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.824    -0.916    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y94         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/C

Slack:                    inf
  Source:                 Sensor_Pin_1
                            (input port)
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.038ns  (logic 0.379ns (18.587%)  route 1.659ns (81.413%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  Sensor_Pin_1 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_1
    Y17                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  Sensor_Pin_1_IBUF_inst/O
                         net (fo=2, routed)           1.448     1.781    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.826 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.212     2.038    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X44Y94         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.824    -0.916    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y94         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]/C

Slack:                    inf
  Source:                 Sensor_Pin_1
                            (input port)
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.038ns  (logic 0.379ns (18.587%)  route 1.659ns (81.413%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  Sensor_Pin_1 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_1
    Y17                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  Sensor_Pin_1_IBUF_inst/O
                         net (fo=2, routed)           1.448     1.781    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.826 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.212     2.038    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X44Y94         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.824    -0.916    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X44Y94         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[9]/C





