library verilog;
use verilog.vl_types.all;
entity alu is
    port(
        A_I             : in     vl_logic_vector(31 downto 0);
        B_I             : in     vl_logic_vector(31 downto 0);
        ALUoperation_I  : in     vl_logic_vector(3 downto 0);
        Zero_O          : out    vl_logic;
        Result_O        : out    vl_logic_vector(31 downto 0)
    );
end alu;
