#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Oct 13 18:45:09 2023
# Process ID: 3362825
# Current directory: /home/qgeroli5
# Command line: vivado
# Log file: /home/qgeroli5/vivado.log
# Journal file: /home/qgeroli5/vivado.jou
# Running On: avokado, OS: Linux, CPU Frequency: 2403.031 MHz, CPU Physical cores: 12, Host memory: 269945 MB
#-----------------------------------------------------------
start_gui
open_project /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 6571.391 ; gain = 231.117 ; free physical = 115801 ; free virtual = 504863
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/new/BehaviorTest.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/new/BehaviorTest.v
file delete -force /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/new/BehaviorTest.v
update_compile_order -fileset sim_1
set_property top robot_design_wrapper [get_filesets sim_1]
update_compile_order -fileset sim_1
close [ open /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v w ]
add_files /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v]
generate_target Simulation [get_files /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/bd/robot_design/robot_design.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /LPWM/rstn (associated clock /LPWM/clk) is connected to asynchronous reset source /rst_vip_0/rst_out.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /RPWM/rstn (associated clock /RPWM/clk) is connected to asynchronous reset source /rst_vip_0/rst_out.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz/clk_out1.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/LPWM/duty
/RPWM/duty

Wrote  : </home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/bd/robot_design/robot_design.bd> 
Wrote  : </home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/bd/robot_design/ui/bd_d114f4b3.ui> 
Verilog Output written to : /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.gen/sources_1/bd/robot_design/synth/robot_design.v
Verilog Output written to : /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.gen/sources_1/bd/robot_design/sim/robot_design.v
Verilog Output written to : /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.gen/sources_1/bd/robot_design/hdl/robot_design_wrapper.v
Exporting to file /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.gen/sources_1/bd/robot_design/hw_handoff/robot_design.hwh
Generated Hardware Definition File /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.gen/sources_1/bd/robot_design/synth/robot_design.hwdef
export_ip_user_files -of_objects [get_files /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/bd/robot_design/robot_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/bd/robot_design/robot_design.bd] -directory /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.ip_user_files/sim_scripts -ip_user_files_dir /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.ip_user_files -ipstatic_source_dir /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.cache/compile_simlib/modelsim} {questa=/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.cache/compile_simlib/questa} {xcelium=/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.cache/compile_simlib/xcelium} {vcs=/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.cache/compile_simlib/vcs} {riviera=/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'robot_design_wrapper'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'robot_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L rst_vip_v1_0_4 -L xilinx_vip -prj robot_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/Clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.ip_user_files/bd/robot_design/ip/robot_design_Clock_divider_0_0/sim/robot_design_Clock_divider_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module robot_design_Clock_divider_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.ip_user_files/bd/robot_design/ip/robot_design_rst_vip_0_0/sim/robot_design_rst_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module robot_design_rst_vip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.ip_user_files/bd/robot_design/ip/robot_design_PWM_0_0/sim/robot_design_PWM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module robot_design_PWM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.ip_user_files/bd/robot_design/ip/robot_design_PWM_1_0/sim/robot_design_PWM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module robot_design_PWM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.ip_user_files/bd/robot_design/ip/robot_design_clk_wiz_0/robot_design_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module robot_design_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.ip_user_files/bd/robot_design/ip/robot_design_clk_wiz_0/robot_design_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module robot_design_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.ip_user_files/bd/robot_design/sim/robot_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module robot_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/imports/robot_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module robot_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L rst_vip_v1_0_4 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot robot_design_wrapper_behav xil_defaultlib.robot_design_wrapper xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L rst_vip_v1_0_4 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot robot_design_wrapper_behav xil_defaultlib.robot_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/Clock_divider.v" Line 4. Module Clock_divider(DIVISOR=28'b01100001101010000000,DIVISOR_PER_2=28'b0110000110101000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/PWM.v" Line 23. Module PWM(PSC=1000,ARR=255) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/PWM.v" Line 23. Module PWM(PSC=1000,ARR=255) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/Clock_divider.v" Line 4. Module Clock_divider(DIVISOR=28'b01100001101010000000,DIVISOR_PER_2=28'b0110000110101000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/PWM.v" Line 23. Module PWM(PSC=1000,ARR=255) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/PWM.v" Line 23. Module PWM(PSC=1000,ARR=255) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Clock_divider(DIVISOR=28'b011000...
Compiling module xil_defaultlib.robot_design_Clock_divider_0_0
Compiling module xil_defaultlib.PWM(PSC=1000,ARR=255)
Compiling module xil_defaultlib.robot_design_PWM_0_0
Compiling module xil_defaultlib.robot_design_PWM_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.robot_design_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.robot_design_clk_wiz_0
Compiling module xilinx_vip.rst_vip_if(C_RST_POLARITY=0)
Compiling module rst_vip_v1_0_4.rst_vip_v1_0_4_top(C_ASYNCHRONOU...
Compiling module xil_defaultlib.robot_design_rst_vip_0_0
Compiling module xil_defaultlib.robot_design
Compiling module xil_defaultlib.robot_design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot robot_design_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "robot_design_wrapper_behav -key {Behavioral:sim_1:Functional:robot_design_wrapper} -tclbatch {robot_design_wrapper.tcl} -protoinst "protoinst_files/robot_design.protoinst" -view {/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/imports/LineFollower_FIVE/Robot_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/robot_design.protoinst
Time resolution is 1 ps
open_wave_config /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/imports/LineFollower_FIVE/Robot_test_behav.wcfg
WARNING: Simulation object /BehaviorTest/steps was not found in the design.
WARNING: Simulation object /BehaviorTest/inputValue1 was not found in the design.
WARNING: Simulation object /BehaviorTest/inputValue2 was not found in the design.
WARNING: Simulation object /BehaviorTest/file was not found in the design.
WARNING: Simulation object /BehaviorTest/clk was not found in the design.
WARNING: Simulation object /BehaviorTest/rst was not found in the design.
WARNING: Simulation object /BehaviorTest/leftSensor was not found in the design.
WARNING: Simulation object /BehaviorTest/middleSensor was not found in the design.
WARNING: Simulation object /BehaviorTest/rightSensor was not found in the design.
WARNING: Simulation object /BehaviorTest/result was not found in the design.
WARNING: Simulation object /BehaviorTest/result_ready was not found in the design.
source robot_design_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxRSTVIP: Found at Path: robot_design_wrapper.robot_design_i.rst_vip_0.inst
This RST VIP is in passthrough mode
INFO: [USF-XSim-96] XSim completed. Design snapshot 'robot_design_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 7112.574 ; gain = 0.000 ; free physical = 116914 ; free virtual = 505931
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top RobotLogic_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RobotLogic_test'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RobotLogic_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
xvlog --incr --relax -L rst_vip_v1_0_4 -L xilinx_vip -prj RobotLogic_test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RobotLogic
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'rstn' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:33]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sensor' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:34]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'pwmL' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:35]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:47]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:48]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:49]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:50]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:51]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:52]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:53]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:54]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RobotLogic_test
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:54]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:55]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:56]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:57]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:58]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:59]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:60]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:61]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:62]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:63]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:64]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:65]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RobotLogic_test_behav xil_defaultlib.RobotLogic_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RobotLogic_test_behav xil_defaultlib.RobotLogic_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'pwmL' is not permitted [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:45]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'pwmR' is not permitted [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/bd/robot_design/robot_design.bd}
Reading block design file </home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/bd/robot_design/robot_design.bd>...
Adding component instance block -- xilinx.com:module_ref:Clock_divider:1.0 - Clock_divider_0
Adding component instance block -- xilinx.com:ip:rst_vip:1.0 - rst_vip_0
Adding component instance block -- xilinx.com:module_ref:PWM:1.0 - LPWM
Adding component instance block -- xilinx.com:module_ref:PWM:1.0 - RPWM
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Successfully read diagram <robot_design> from block design file </home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/bd/robot_design/robot_design.bd>
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RobotLogic_test'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RobotLogic_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
xvlog --incr --relax -L rst_vip_v1_0_4 -L xilinx_vip -prj RobotLogic_test_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RobotLogic_test_behav xil_defaultlib.RobotLogic_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RobotLogic_test_behav xil_defaultlib.RobotLogic_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'pwmL' is not permitted [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:45]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'pwmR' is not permitted [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RobotLogic_test'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RobotLogic_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
xvlog --incr --relax -L rst_vip_v1_0_4 -L xilinx_vip -prj RobotLogic_test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RobotLogic
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'rstn' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:33]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sensor' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:34]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'pwmL' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:35]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:47]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:48]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:49]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:50]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:51]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:52]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:53]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:54]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RobotLogic_test
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:52]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:53]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:54]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:55]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:56]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:57]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:58]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:59]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:60]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:61]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:62]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:63]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:64]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RobotLogic_test_behav xil_defaultlib.RobotLogic_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RobotLogic_test_behav xil_defaultlib.RobotLogic_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RobotLogic
Compiling module xil_defaultlib.RobotLogic_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot RobotLogic_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RobotLogic_test_behav -key {Behavioral:sim_1:Functional:RobotLogic_test} -tclbatch {RobotLogic_test.tcl} -protoinst "protoinst_files/robot_design.protoinst" -view {/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/imports/LineFollower_FIVE/Robot_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/robot_design.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/robot_design.protoinst for the following reason(s):
There are no instances of module "robot_design" in the design.

Time resolution is 1 ps
open_wave_config /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/imports/LineFollower_FIVE/Robot_test_behav.wcfg
WARNING: Simulation object /BehaviorTest/steps was not found in the design.
WARNING: Simulation object /BehaviorTest/inputValue1 was not found in the design.
WARNING: Simulation object /BehaviorTest/inputValue2 was not found in the design.
WARNING: Simulation object /BehaviorTest/file was not found in the design.
WARNING: Simulation object /BehaviorTest/clk was not found in the design.
WARNING: Simulation object /BehaviorTest/rst was not found in the design.
WARNING: Simulation object /BehaviorTest/leftSensor was not found in the design.
WARNING: Simulation object /BehaviorTest/middleSensor was not found in the design.
WARNING: Simulation object /BehaviorTest/rightSensor was not found in the design.
WARNING: Simulation object /BehaviorTest/result was not found in the design.
WARNING: Simulation object /BehaviorTest/result_ready was not found in the design.
source RobotLogic_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RobotLogic_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7271.168 ; gain = 0.000 ; free physical = 116813 ; free virtual = 505830
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RobotLogic_test'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RobotLogic_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
xvlog --incr --relax -L rst_vip_v1_0_4 -L xilinx_vip -prj RobotLogic_test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RobotLogic
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'rstn' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:33]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sensor' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:34]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'pwmL' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:35]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:47]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:48]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:49]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:50]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:51]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:52]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:53]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:54]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RobotLogic_test
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'clk' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:30]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'rstn' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:31]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sensor' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:32]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'pwmL' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:33]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:56]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:57]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:58]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:59]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:60]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:61]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:62]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:63]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:64]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:65]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:66]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:67]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:68]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RobotLogic_test_behav xil_defaultlib.RobotLogic_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RobotLogic_test_behav xil_defaultlib.RobotLogic_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RobotLogic
Compiling module xil_defaultlib.RobotLogic_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot RobotLogic_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RobotLogic_test_behav -key {Behavioral:sim_1:Functional:RobotLogic_test} -tclbatch {RobotLogic_test.tcl} -protoinst "protoinst_files/robot_design.protoinst" -view {/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/imports/LineFollower_FIVE/Robot_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/robot_design.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/robot_design.protoinst for the following reason(s):
There are no instances of module "robot_design" in the design.

Time resolution is 1 ps
open_wave_config /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/imports/LineFollower_FIVE/Robot_test_behav.wcfg
WARNING: Simulation object /BehaviorTest/steps was not found in the design.
WARNING: Simulation object /BehaviorTest/inputValue1 was not found in the design.
WARNING: Simulation object /BehaviorTest/inputValue2 was not found in the design.
WARNING: Simulation object /BehaviorTest/file was not found in the design.
WARNING: Simulation object /BehaviorTest/clk was not found in the design.
WARNING: Simulation object /BehaviorTest/rst was not found in the design.
WARNING: Simulation object /BehaviorTest/leftSensor was not found in the design.
WARNING: Simulation object /BehaviorTest/middleSensor was not found in the design.
WARNING: Simulation object /BehaviorTest/rightSensor was not found in the design.
WARNING: Simulation object /BehaviorTest/result was not found in the design.
WARNING: Simulation object /BehaviorTest/result_ready was not found in the design.
source RobotLogic_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RobotLogic_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7311.172 ; gain = 0.000 ; free physical = 116800 ; free virtual = 505817
run 10 us
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RobotLogic_test'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RobotLogic_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
xvlog --incr --relax -L rst_vip_v1_0_4 -L xilinx_vip -prj RobotLogic_test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RobotLogic
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'rstn' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:33]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sensor' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:34]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'pwmL' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:35]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:47]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:48]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:49]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:50]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:51]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:52]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:53]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:54]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RobotLogic_test
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'clk' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:30]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'rstn' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:31]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sensor' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:32]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'pwmL' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:33]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:56]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:57]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:58]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:59]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:60]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:61]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:62]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:63]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:64]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:65]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:66]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:67]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:68]
ERROR: [VRFC 10-4982] syntax error near 'end' [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:72]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'end' used in incorrect context [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:72]
ERROR: [VRFC 10-8530] module 'RobotLogic_test' is ignored due to previous errors [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RobotLogic_test'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RobotLogic_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
xvlog --incr --relax -L rst_vip_v1_0_4 -L xilinx_vip -prj RobotLogic_test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RobotLogic
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'rstn' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:33]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sensor' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:34]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'pwmL' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:35]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:47]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:48]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:49]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:50]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:51]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:52]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:53]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:54]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RobotLogic_test
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'clk' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:30]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'rstn' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:31]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sensor' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:32]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'pwmL' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:33]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:56]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:57]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:58]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:59]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:60]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:61]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:62]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:63]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:64]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:65]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:66]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:67]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:68]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RobotLogic_test_behav xil_defaultlib.RobotLogic_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RobotLogic_test_behav xil_defaultlib.RobotLogic_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RobotLogic
Compiling module xil_defaultlib.RobotLogic_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot RobotLogic_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RobotLogic_test_behav -key {Behavioral:sim_1:Functional:RobotLogic_test} -tclbatch {RobotLogic_test.tcl} -protoinst "protoinst_files/robot_design.protoinst" -view {/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/imports/LineFollower_FIVE/Robot_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/robot_design.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/robot_design.protoinst for the following reason(s):
There are no instances of module "robot_design" in the design.

Time resolution is 1 ps
open_wave_config /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/imports/LineFollower_FIVE/Robot_test_behav.wcfg
WARNING: Simulation object /BehaviorTest/steps was not found in the design.
WARNING: Simulation object /BehaviorTest/inputValue1 was not found in the design.
WARNING: Simulation object /BehaviorTest/inputValue2 was not found in the design.
WARNING: Simulation object /BehaviorTest/file was not found in the design.
WARNING: Simulation object /BehaviorTest/clk was not found in the design.
WARNING: Simulation object /BehaviorTest/rst was not found in the design.
WARNING: Simulation object /BehaviorTest/leftSensor was not found in the design.
WARNING: Simulation object /BehaviorTest/middleSensor was not found in the design.
WARNING: Simulation object /BehaviorTest/rightSensor was not found in the design.
WARNING: Simulation object /BehaviorTest/result was not found in the design.
WARNING: Simulation object /BehaviorTest/result_ready was not found in the design.
source RobotLogic_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RobotLogic_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7348.188 ; gain = 0.000 ; free physical = 116792 ; free virtual = 505809
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RobotLogic_test'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RobotLogic_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
xvlog --incr --relax -L rst_vip_v1_0_4 -L xilinx_vip -prj RobotLogic_test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RobotLogic
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'rstn' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:33]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sensor' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:34]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'pwmL' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:35]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:47]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:48]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:49]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:50]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:51]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:52]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:53]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:54]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RobotLogic_test
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'clk' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:30]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'rstn' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:31]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sensor' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:32]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'pwmL' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:33]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:56]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:57]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:58]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:59]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:60]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:61]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:62]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:63]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:64]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:65]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:66]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:67]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:68]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RobotLogic_test_behav xil_defaultlib.RobotLogic_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RobotLogic_test_behav xil_defaultlib.RobotLogic_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RobotLogic
Compiling module xil_defaultlib.RobotLogic_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot RobotLogic_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RobotLogic_test_behav -key {Behavioral:sim_1:Functional:RobotLogic_test} -tclbatch {RobotLogic_test.tcl} -protoinst "protoinst_files/robot_design.protoinst" -view {/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/imports/LineFollower_FIVE/Robot_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/robot_design.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/robot_design.protoinst for the following reason(s):
There are no instances of module "robot_design" in the design.

Time resolution is 1 ps
open_wave_config /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/imports/LineFollower_FIVE/Robot_test_behav.wcfg
WARNING: Simulation object /BehaviorTest/steps was not found in the design.
WARNING: Simulation object /BehaviorTest/inputValue1 was not found in the design.
WARNING: Simulation object /BehaviorTest/inputValue2 was not found in the design.
WARNING: Simulation object /BehaviorTest/file was not found in the design.
WARNING: Simulation object /BehaviorTest/clk was not found in the design.
WARNING: Simulation object /BehaviorTest/rst was not found in the design.
WARNING: Simulation object /BehaviorTest/leftSensor was not found in the design.
WARNING: Simulation object /BehaviorTest/middleSensor was not found in the design.
WARNING: Simulation object /BehaviorTest/rightSensor was not found in the design.
WARNING: Simulation object /BehaviorTest/result was not found in the design.
WARNING: Simulation object /BehaviorTest/result_ready was not found in the design.
source RobotLogic_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RobotLogic_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7348.188 ; gain = 0.000 ; free physical = 116791 ; free virtual = 505807
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RobotLogic_test'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RobotLogic_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
xvlog --incr --relax -L rst_vip_v1_0_4 -L xilinx_vip -prj RobotLogic_test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RobotLogic
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'rstn' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:33]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sensor' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:34]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'pwmL' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:35]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:47]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:48]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:49]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:50]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:51]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:52]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:53]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:54]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RobotLogic_test
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'clk' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:30]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'rstn' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:31]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sensor' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:32]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'pwmL' is not allowed [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:33]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:56]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:57]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:58]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:59]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:60]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:61]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:62]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:63]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:64]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:65]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:66]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:67]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v:68]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RobotLogic_test_behav xil_defaultlib.RobotLogic_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RobotLogic_test_behav xil_defaultlib.RobotLogic_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RobotLogic
Compiling module xil_defaultlib.RobotLogic_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot RobotLogic_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RobotLogic_test_behav -key {Behavioral:sim_1:Functional:RobotLogic_test} -tclbatch {RobotLogic_test.tcl} -protoinst "protoinst_files/robot_design.protoinst" -view {/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/imports/LineFollower_FIVE/Robot_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/robot_design.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/robot_design.protoinst for the following reason(s):
There are no instances of module "robot_design" in the design.

Time resolution is 1 ps
open_wave_config /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/imports/LineFollower_FIVE/Robot_test_behav.wcfg
WARNING: Simulation object /BehaviorTest/steps was not found in the design.
WARNING: Simulation object /BehaviorTest/inputValue1 was not found in the design.
WARNING: Simulation object /BehaviorTest/inputValue2 was not found in the design.
WARNING: Simulation object /BehaviorTest/file was not found in the design.
WARNING: Simulation object /BehaviorTest/clk was not found in the design.
WARNING: Simulation object /BehaviorTest/rst was not found in the design.
WARNING: Simulation object /BehaviorTest/leftSensor was not found in the design.
WARNING: Simulation object /BehaviorTest/middleSensor was not found in the design.
WARNING: Simulation object /BehaviorTest/rightSensor was not found in the design.
WARNING: Simulation object /BehaviorTest/result was not found in the design.
WARNING: Simulation object /BehaviorTest/result_ready was not found in the design.
source RobotLogic_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RobotLogic_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7409.219 ; gain = 0.000 ; free physical = 116786 ; free virtual = 505803
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
create_bd_cell -type module -reference RobotLogic RobotLogic_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {3.5 842 -7} [get_bd_cells RobotLogic_0]
connect_bd_net [get_bd_pins RobotLogic_0/clk] [get_bd_pins Clock_divider_0/clock_out]
connect_bd_net [get_bd_ports Sensors] [get_bd_pins RobotLogic_0/sensor]
connect_bd_net [get_bd_pins RobotLogic_0/rstn] [get_bd_pins rst_vip_0/rst_out]
connect_bd_net [get_bd_pins RobotLogic_0/pwmL] [get_bd_pins LPWM/duty]
connect_bd_net [get_bd_pins RobotLogic_0/pwmR] [get_bd_pins RPWM/duty]
save_bd_design
Wrote  : </home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/bd/robot_design/robot_design.bd> 
Wrote  : </home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/bd/robot_design/ui/bd_d114f4b3.ui> 
update_compile_order -fileset sources_1
archive_project /home/qgeroli5/LineFollowerSimple_mod.xpr.zip -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-3362825-avokado' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
WARNING: [IP_Flow 19-3571] IP 'robot_design_PWM_1_0' is restricted:
* Module reference is stale and needs refreshing.
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock_in' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock_out' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clock_in' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'clock_out' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'clock_out': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'robot_design_Clock_divider_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'robot_design_rst_vip_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'robot_design_PWM_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'robot_design_PWM_1_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'robot_design_clk_wiz_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'robot_design_Clock_divider_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'robot_design_rst_vip_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'robot_design_PWM_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'robot_design_PWM_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'robot_design_clk_wiz_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'robot_design_Clock_divider_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'robot_design_Clock_divider_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'robot_design_PWM_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'robot_design_PWM_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'robot_design_PWM_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'robot_design_PWM_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'robot_design_clk_wiz_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'robot_design_clk_wiz_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'robot_design_rst_vip_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'robot_design_rst_vip_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
