verilog xil_defaultlib --include "../../../../OV_VDMA.srcs/sources_1/bd/system/ip/system_alinx_ov5640_0_0/src/ila_0/hdl/verilog" --include "../../../../OV_VDMA.srcs/sources_1/bd/system/ipshared/b37e/hdl" --include "../../../../OV_VDMA.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../OV_VDMA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" --include "../../../../OV_VDMA.srcs/sources_1/bd/system/ipshared/70fd/hdl" --include "../../../../OV_VDMA.srcs/sources_1/bd/system/ipshared/0ab1/hdl" --include "../../../../OV_VDMA.srcs/sources_1/bd/system/ipshared/b65a" --include "../../../../OV_VDMA.srcs/sources_1/bd/system/ipshared/6180/hdl/verilog" --include "../../../../OV_VDMA.srcs/sources_1/bd/system/ipshared/a08d/hdl/verilog" --include "../../../../OV_VDMA.srcs/sources_1/bd/system/ipshared/0a8d/hdl/verilog" --include "../../../../OV_VDMA.srcs/sources_1/bd/system/ipshared/0000/hdl/verilog" \
"../../../bd/system/ip/system_alinx_ov5640_0_0/src/ila_0/sim/ila_0.v" \
"../../../../OV_VDMA.srcs/sources_1/bd/system/ipshared/54fb/src/cmos_8_16bit.v" \
"../../../../OV_VDMA.srcs/sources_1/bd/system/ipshared/54fb/src/alinx_ov5640.v" \
"../../../bd/system/ip/system_alinx_ov5640_0_0/sim/system_alinx_ov5640_0_0.v" \
"../../../../OV_VDMA.srcs/sources_1/bd/system/ipshared/9097/src/mmcme2_drp.v" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_v_axi4s_vid_out_0_0/sim/system_v_axi4s_vid_out_0_0.v" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../bd/system/ip/system_xlconstant_1_0/sim/system_xlconstant_1_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/tdata_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/tuser_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/tstrb_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/tkeep_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/tid_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/tdest_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/tlast_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/top_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/sim/system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../bd/system/ip/system_xlconstant_1_1/sim/system_xlconstant_1_1.v" \
"../../../bd/system/ip/system_xlconstant_2_0/sim/system_xlconstant_2_0.v" \
"../../../bd/system/ip/system_xbar_1/sim/system_xbar_1.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ip/system_ila_0_0/sim/system_ila_0_0.v" \
"../../../bd/system/ip/system_ila_1_0/sim/system_ila_1_0.v" \
"../../../bd/system/ip/system_ila_2_0/sim/system_ila_2_0.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
