{"files":[{"patch":"@@ -576,1 +576,1 @@\n-          assert(ext().shift() <= 0 || ext().shift() == (int)size, \"bad shift\");\n+          guarantee(ext().shift() <= 0 || ext().shift() == (int)size, \"bad shift\");\n","filename":"src\/hotspot\/cpu\/aarch64\/assembler_aarch64.hpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -1232,1 +1232,1 @@\n-  guarantee(vtblEntrySize == wordSize, \"ldr shift amount must be lsl#3\");\n+  assert(vtblEntrySize == wordSize, \"ldr shift amount must be lsl#3\");\n","filename":"src\/hotspot\/cpu\/aarch64\/macroAssembler_aarch64.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"}]}