// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bigint_math_bigint_div (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_r_address0,
        out_r_ce0,
        out_r_we0,
        out_r_d0,
        out_r_q0,
        out1_address0,
        out1_ce0,
        out1_we0,
        out1_d0,
        a_address0,
        a_ce0,
        a_q0,
        b_address0,
        b_ce0,
        b_q0
);

parameter    ap_ST_st1_fsm_0 = 18'b1;
parameter    ap_ST_st2_fsm_1 = 18'b10;
parameter    ap_ST_st3_fsm_2 = 18'b100;
parameter    ap_ST_st4_fsm_3 = 18'b1000;
parameter    ap_ST_st5_fsm_4 = 18'b10000;
parameter    ap_ST_st6_fsm_5 = 18'b100000;
parameter    ap_ST_st7_fsm_6 = 18'b1000000;
parameter    ap_ST_st8_fsm_7 = 18'b10000000;
parameter    ap_ST_st9_fsm_8 = 18'b100000000;
parameter    ap_ST_st10_fsm_9 = 18'b1000000000;
parameter    ap_ST_st11_fsm_10 = 18'b10000000000;
parameter    ap_ST_st12_fsm_11 = 18'b100000000000;
parameter    ap_ST_st13_fsm_12 = 18'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 18'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 18'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 18'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 18'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 18'b100000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv64_FF = 64'b11111111;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv9_100 = 9'b100000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_3 = 2'b11;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] out_r_address0;
output   out_r_ce0;
output   out_r_we0;
output  [7:0] out_r_d0;
input  [7:0] out_r_q0;
output  [7:0] out1_address0;
output   out1_ce0;
output   out1_we0;
output  [7:0] out1_d0;
output  [7:0] a_address0;
output   a_ce0;
input  [7:0] a_q0;
output  [7:0] b_address0;
output   b_ce0;
input  [7:0] b_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] out_r_address0;
reg out_r_ce0;
reg out_r_we0;
reg[7:0] out_r_d0;
reg[7:0] out1_address0;
reg out1_ce0;
reg out1_we0;
reg[7:0] out1_d0;
reg a_ce0;
reg b_ce0;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_35;
reg   [7:0] one_address0;
reg    one_ce0;
wire   [7:0] one_q0;
wire   [8:0] i_11_fu_227_p2;
reg   [8:0] i_11_reg_276;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_77;
wire   [63:0] tmp_i_fu_233_p1;
reg   [63:0] tmp_i_reg_281;
wire   [0:0] exitcond_i_fu_221_p2;
wire   [8:0] i_1_fu_244_p2;
reg   [8:0] i_1_reg_294;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_94;
wire   [63:0] tmp_i6_fu_250_p1;
reg   [63:0] tmp_i6_reg_299;
wire   [0:0] exitcond_i5_fu_238_p2;
wire   [0:0] tmp_s_fu_255_p2;
reg   [0:0] tmp_s_reg_309;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_110;
wire    grp_bigint_math_bigint_zero_fu_201_ap_done;
wire    grp_bigint_math_bigint_compare_fu_194_ap_done;
wire   [0:0] tmp_41_fu_267_p2;
reg   [0:0] tmp_41_reg_316;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_126;
wire   [0:0] tmp_40_fu_261_p2;
wire   [1:0] grp_bigint_math_bigint_compare_fu_194_ap_return;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_138;
reg   [7:0] tempA_address0;
reg    tempA_ce0;
reg    tempA_we0;
reg   [7:0] tempA_d0;
wire   [7:0] tempA_q0;
reg   [7:0] tempB_address0;
reg    tempB_ce0;
reg    tempB_we0;
reg   [7:0] tempB_d0;
wire   [7:0] tempB_q0;
reg   [7:0] carry_address0;
reg    carry_ce0;
reg    carry_we0;
reg   [7:0] carry_d0;
wire   [7:0] carry_q0;
wire    grp_bigint_math_bigint_sub_1_fu_162_ap_start;
wire    grp_bigint_math_bigint_sub_1_fu_162_ap_done;
wire    grp_bigint_math_bigint_sub_1_fu_162_ap_idle;
wire    grp_bigint_math_bigint_sub_1_fu_162_ap_ready;
wire   [7:0] grp_bigint_math_bigint_sub_1_fu_162_out_r_address0;
wire    grp_bigint_math_bigint_sub_1_fu_162_out_r_ce0;
wire    grp_bigint_math_bigint_sub_1_fu_162_out_r_we0;
wire   [7:0] grp_bigint_math_bigint_sub_1_fu_162_out_r_d0;
reg   [7:0] grp_bigint_math_bigint_sub_1_fu_162_out_r_q0;
wire   [7:0] grp_bigint_math_bigint_sub_1_fu_162_b_address0;
wire    grp_bigint_math_bigint_sub_1_fu_162_b_ce0;
reg   [7:0] grp_bigint_math_bigint_sub_1_fu_162_b_q0;
wire    grp_bigint_math_bigint_sub_fu_170_ap_start;
wire    grp_bigint_math_bigint_sub_fu_170_ap_done;
wire    grp_bigint_math_bigint_sub_fu_170_ap_idle;
wire    grp_bigint_math_bigint_sub_fu_170_ap_ready;
wire   [7:0] grp_bigint_math_bigint_sub_fu_170_out_r_address0;
wire    grp_bigint_math_bigint_sub_fu_170_out_r_ce0;
wire    grp_bigint_math_bigint_sub_fu_170_out_r_we0;
wire   [7:0] grp_bigint_math_bigint_sub_fu_170_out_r_d0;
wire   [7:0] grp_bigint_math_bigint_sub_fu_170_a_address0;
wire    grp_bigint_math_bigint_sub_fu_170_a_ce0;
wire   [7:0] grp_bigint_math_bigint_sub_fu_170_b_address0;
wire    grp_bigint_math_bigint_sub_fu_170_b_ce0;
wire    grp_bigint_math_bigint_mul_fu_178_ap_start;
wire    grp_bigint_math_bigint_mul_fu_178_ap_done;
wire    grp_bigint_math_bigint_mul_fu_178_ap_idle;
wire    grp_bigint_math_bigint_mul_fu_178_ap_ready;
wire   [7:0] grp_bigint_math_bigint_mul_fu_178_out_r_address0;
wire    grp_bigint_math_bigint_mul_fu_178_out_r_ce0;
wire    grp_bigint_math_bigint_mul_fu_178_out_r_we0;
wire   [7:0] grp_bigint_math_bigint_mul_fu_178_out_r_d0;
wire   [7:0] grp_bigint_math_bigint_mul_fu_178_a_address0;
wire    grp_bigint_math_bigint_mul_fu_178_a_ce0;
wire   [7:0] grp_bigint_math_bigint_mul_fu_178_b_address0;
wire    grp_bigint_math_bigint_mul_fu_178_b_ce0;
wire    grp_bigint_math_bigint_add_fu_186_ap_start;
wire    grp_bigint_math_bigint_add_fu_186_ap_done;
wire    grp_bigint_math_bigint_add_fu_186_ap_idle;
wire    grp_bigint_math_bigint_add_fu_186_ap_ready;
wire   [7:0] grp_bigint_math_bigint_add_fu_186_out_r_address0;
wire    grp_bigint_math_bigint_add_fu_186_out_r_ce0;
wire    grp_bigint_math_bigint_add_fu_186_out_r_we0;
wire   [7:0] grp_bigint_math_bigint_add_fu_186_out_r_d0;
wire   [7:0] grp_bigint_math_bigint_add_fu_186_b_address0;
wire    grp_bigint_math_bigint_add_fu_186_b_ce0;
wire    grp_bigint_math_bigint_compare_fu_194_ap_start;
wire    grp_bigint_math_bigint_compare_fu_194_ap_idle;
wire    grp_bigint_math_bigint_compare_fu_194_ap_ready;
wire   [7:0] grp_bigint_math_bigint_compare_fu_194_a_address0;
wire    grp_bigint_math_bigint_compare_fu_194_a_ce0;
reg   [7:0] grp_bigint_math_bigint_compare_fu_194_a_q0;
wire   [7:0] grp_bigint_math_bigint_compare_fu_194_b_address0;
wire    grp_bigint_math_bigint_compare_fu_194_b_ce0;
reg   [7:0] grp_bigint_math_bigint_compare_fu_194_b_q0;
wire    grp_bigint_math_bigint_zero_fu_201_ap_start;
wire    grp_bigint_math_bigint_zero_fu_201_ap_idle;
wire    grp_bigint_math_bigint_zero_fu_201_ap_ready;
wire   [7:0] grp_bigint_math_bigint_zero_fu_201_in_r_address0;
wire    grp_bigint_math_bigint_zero_fu_201_in_r_ce0;
wire    grp_bigint_math_bigint_zero_fu_201_in_r_we0;
wire   [7:0] grp_bigint_math_bigint_zero_fu_201_in_r_d0;
wire    grp_bigint_math_bigint_zero_fu_207_ap_start;
wire    grp_bigint_math_bigint_zero_fu_207_ap_done;
wire    grp_bigint_math_bigint_zero_fu_207_ap_idle;
wire    grp_bigint_math_bigint_zero_fu_207_ap_ready;
wire   [7:0] grp_bigint_math_bigint_zero_fu_207_in_r_address0;
wire    grp_bigint_math_bigint_zero_fu_207_in_r_ce0;
wire    grp_bigint_math_bigint_zero_fu_207_in_r_we0;
wire   [7:0] grp_bigint_math_bigint_zero_fu_207_in_r_d0;
wire    grp_bigint_math_bigint_zero_fu_213_ap_start;
wire    grp_bigint_math_bigint_zero_fu_213_ap_done;
wire    grp_bigint_math_bigint_zero_fu_213_ap_idle;
wire    grp_bigint_math_bigint_zero_fu_213_ap_ready;
wire   [7:0] grp_bigint_math_bigint_zero_fu_213_in_r_address0;
wire    grp_bigint_math_bigint_zero_fu_213_in_r_ce0;
wire    grp_bigint_math_bigint_zero_fu_213_in_r_we0;
wire   [7:0] grp_bigint_math_bigint_zero_fu_213_in_r_d0;
reg   [8:0] i_i_reg_129;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_274;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_287;
reg   [8:0] i_i4_reg_140;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_296;
reg   [1:0] i_reg_151;
reg    ap_reg_grp_bigint_math_bigint_sub_1_fu_162_ap_start;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_316;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_324;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_331;
reg    ap_reg_grp_bigint_math_bigint_sub_fu_170_ap_start;
reg    ap_reg_grp_bigint_math_bigint_mul_fu_178_ap_start;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_347;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_354;
reg    ap_reg_grp_bigint_math_bigint_add_fu_186_ap_start;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_365;
reg    ap_reg_grp_bigint_math_bigint_compare_fu_194_ap_start;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_374;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_381;
reg    ap_reg_grp_bigint_math_bigint_zero_fu_201_ap_start;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_398;
reg    ap_reg_grp_bigint_math_bigint_zero_fu_207_ap_start;
reg    ap_reg_grp_bigint_math_bigint_zero_fu_213_ap_start;
reg   [17:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'b1;
#0 ap_reg_grp_bigint_math_bigint_sub_1_fu_162_ap_start = 1'b0;
#0 ap_reg_grp_bigint_math_bigint_sub_fu_170_ap_start = 1'b0;
#0 ap_reg_grp_bigint_math_bigint_mul_fu_178_ap_start = 1'b0;
#0 ap_reg_grp_bigint_math_bigint_add_fu_186_ap_start = 1'b0;
#0 ap_reg_grp_bigint_math_bigint_compare_fu_194_ap_start = 1'b0;
#0 ap_reg_grp_bigint_math_bigint_zero_fu_201_ap_start = 1'b0;
#0 ap_reg_grp_bigint_math_bigint_zero_fu_207_ap_start = 1'b0;
#0 ap_reg_grp_bigint_math_bigint_zero_fu_213_ap_start = 1'b0;
end

bigint_math_bigint_div_one #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
one_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(one_address0),
    .ce0(one_ce0),
    .q0(one_q0)
);

bigint_math_bigint_add_1_tempB #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
tempA_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tempA_address0),
    .ce0(tempA_ce0),
    .we0(tempA_we0),
    .d0(tempA_d0),
    .q0(tempA_q0)
);

bigint_math_bigint_add_1_tempB #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
tempB_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tempB_address0),
    .ce0(tempB_ce0),
    .we0(tempB_we0),
    .d0(tempB_d0),
    .q0(tempB_q0)
);

bigint_math_bigint_add_1_tempB #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
carry_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(carry_address0),
    .ce0(carry_ce0),
    .we0(carry_we0),
    .d0(carry_d0),
    .q0(carry_q0)
);

bigint_math_bigint_sub_1 grp_bigint_math_bigint_sub_1_fu_162(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bigint_math_bigint_sub_1_fu_162_ap_start),
    .ap_done(grp_bigint_math_bigint_sub_1_fu_162_ap_done),
    .ap_idle(grp_bigint_math_bigint_sub_1_fu_162_ap_idle),
    .ap_ready(grp_bigint_math_bigint_sub_1_fu_162_ap_ready),
    .out_r_address0(grp_bigint_math_bigint_sub_1_fu_162_out_r_address0),
    .out_r_ce0(grp_bigint_math_bigint_sub_1_fu_162_out_r_ce0),
    .out_r_we0(grp_bigint_math_bigint_sub_1_fu_162_out_r_we0),
    .out_r_d0(grp_bigint_math_bigint_sub_1_fu_162_out_r_d0),
    .out_r_q0(grp_bigint_math_bigint_sub_1_fu_162_out_r_q0),
    .b_address0(grp_bigint_math_bigint_sub_1_fu_162_b_address0),
    .b_ce0(grp_bigint_math_bigint_sub_1_fu_162_b_ce0),
    .b_q0(grp_bigint_math_bigint_sub_1_fu_162_b_q0)
);

bigint_math_bigint_sub grp_bigint_math_bigint_sub_fu_170(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bigint_math_bigint_sub_fu_170_ap_start),
    .ap_done(grp_bigint_math_bigint_sub_fu_170_ap_done),
    .ap_idle(grp_bigint_math_bigint_sub_fu_170_ap_idle),
    .ap_ready(grp_bigint_math_bigint_sub_fu_170_ap_ready),
    .out_r_address0(grp_bigint_math_bigint_sub_fu_170_out_r_address0),
    .out_r_ce0(grp_bigint_math_bigint_sub_fu_170_out_r_ce0),
    .out_r_we0(grp_bigint_math_bigint_sub_fu_170_out_r_we0),
    .out_r_d0(grp_bigint_math_bigint_sub_fu_170_out_r_d0),
    .a_address0(grp_bigint_math_bigint_sub_fu_170_a_address0),
    .a_ce0(grp_bigint_math_bigint_sub_fu_170_a_ce0),
    .a_q0(tempA_q0),
    .b_address0(grp_bigint_math_bigint_sub_fu_170_b_address0),
    .b_ce0(grp_bigint_math_bigint_sub_fu_170_b_ce0),
    .b_q0(carry_q0)
);

bigint_math_bigint_mul grp_bigint_math_bigint_mul_fu_178(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bigint_math_bigint_mul_fu_178_ap_start),
    .ap_done(grp_bigint_math_bigint_mul_fu_178_ap_done),
    .ap_idle(grp_bigint_math_bigint_mul_fu_178_ap_idle),
    .ap_ready(grp_bigint_math_bigint_mul_fu_178_ap_ready),
    .out_r_address0(grp_bigint_math_bigint_mul_fu_178_out_r_address0),
    .out_r_ce0(grp_bigint_math_bigint_mul_fu_178_out_r_ce0),
    .out_r_we0(grp_bigint_math_bigint_mul_fu_178_out_r_we0),
    .out_r_d0(grp_bigint_math_bigint_mul_fu_178_out_r_d0),
    .out_r_q0(carry_q0),
    .a_address0(grp_bigint_math_bigint_mul_fu_178_a_address0),
    .a_ce0(grp_bigint_math_bigint_mul_fu_178_a_ce0),
    .a_q0(tempB_q0),
    .b_address0(grp_bigint_math_bigint_mul_fu_178_b_address0),
    .b_ce0(grp_bigint_math_bigint_mul_fu_178_b_ce0),
    .b_q0(out_r_q0)
);

bigint_math_bigint_add grp_bigint_math_bigint_add_fu_186(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bigint_math_bigint_add_fu_186_ap_start),
    .ap_done(grp_bigint_math_bigint_add_fu_186_ap_done),
    .ap_idle(grp_bigint_math_bigint_add_fu_186_ap_idle),
    .ap_ready(grp_bigint_math_bigint_add_fu_186_ap_ready),
    .out_r_address0(grp_bigint_math_bigint_add_fu_186_out_r_address0),
    .out_r_ce0(grp_bigint_math_bigint_add_fu_186_out_r_ce0),
    .out_r_we0(grp_bigint_math_bigint_add_fu_186_out_r_we0),
    .out_r_d0(grp_bigint_math_bigint_add_fu_186_out_r_d0),
    .out_r_q0(out_r_q0),
    .b_address0(grp_bigint_math_bigint_add_fu_186_b_address0),
    .b_ce0(grp_bigint_math_bigint_add_fu_186_b_ce0),
    .b_q0(one_q0)
);

bigint_math_bigint_compare grp_bigint_math_bigint_compare_fu_194(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bigint_math_bigint_compare_fu_194_ap_start),
    .ap_done(grp_bigint_math_bigint_compare_fu_194_ap_done),
    .ap_idle(grp_bigint_math_bigint_compare_fu_194_ap_idle),
    .ap_ready(grp_bigint_math_bigint_compare_fu_194_ap_ready),
    .a_address0(grp_bigint_math_bigint_compare_fu_194_a_address0),
    .a_ce0(grp_bigint_math_bigint_compare_fu_194_a_ce0),
    .a_q0(grp_bigint_math_bigint_compare_fu_194_a_q0),
    .b_address0(grp_bigint_math_bigint_compare_fu_194_b_address0),
    .b_ce0(grp_bigint_math_bigint_compare_fu_194_b_ce0),
    .b_q0(grp_bigint_math_bigint_compare_fu_194_b_q0),
    .ap_return(grp_bigint_math_bigint_compare_fu_194_ap_return)
);

bigint_math_bigint_zero grp_bigint_math_bigint_zero_fu_201(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bigint_math_bigint_zero_fu_201_ap_start),
    .ap_done(grp_bigint_math_bigint_zero_fu_201_ap_done),
    .ap_idle(grp_bigint_math_bigint_zero_fu_201_ap_idle),
    .ap_ready(grp_bigint_math_bigint_zero_fu_201_ap_ready),
    .in_r_address0(grp_bigint_math_bigint_zero_fu_201_in_r_address0),
    .in_r_ce0(grp_bigint_math_bigint_zero_fu_201_in_r_ce0),
    .in_r_we0(grp_bigint_math_bigint_zero_fu_201_in_r_we0),
    .in_r_d0(grp_bigint_math_bigint_zero_fu_201_in_r_d0)
);

bigint_math_bigint_zero grp_bigint_math_bigint_zero_fu_207(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bigint_math_bigint_zero_fu_207_ap_start),
    .ap_done(grp_bigint_math_bigint_zero_fu_207_ap_done),
    .ap_idle(grp_bigint_math_bigint_zero_fu_207_ap_idle),
    .ap_ready(grp_bigint_math_bigint_zero_fu_207_ap_ready),
    .in_r_address0(grp_bigint_math_bigint_zero_fu_207_in_r_address0),
    .in_r_ce0(grp_bigint_math_bigint_zero_fu_207_in_r_ce0),
    .in_r_we0(grp_bigint_math_bigint_zero_fu_207_in_r_we0),
    .in_r_d0(grp_bigint_math_bigint_zero_fu_207_in_r_d0)
);

bigint_math_bigint_zero grp_bigint_math_bigint_zero_fu_213(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bigint_math_bigint_zero_fu_213_ap_start),
    .ap_done(grp_bigint_math_bigint_zero_fu_213_ap_done),
    .ap_idle(grp_bigint_math_bigint_zero_fu_213_ap_idle),
    .ap_ready(grp_bigint_math_bigint_zero_fu_213_ap_ready),
    .in_r_address0(grp_bigint_math_bigint_zero_fu_213_in_r_address0),
    .in_r_ce0(grp_bigint_math_bigint_zero_fu_213_in_r_ce0),
    .in_r_we0(grp_bigint_math_bigint_zero_fu_213_in_r_we0),
    .in_r_d0(grp_bigint_math_bigint_zero_fu_213_in_r_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_bigint_math_bigint_add_fu_186_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & ~(1'b0 == tmp_40_fu_261_p2))) begin
            ap_reg_grp_bigint_math_bigint_add_fu_186_ap_start <= 1'b1;
        end else if ((1'b1 == grp_bigint_math_bigint_add_fu_186_ap_ready)) begin
            ap_reg_grp_bigint_math_bigint_add_fu_186_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_bigint_math_bigint_compare_fu_194_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st14_fsm_13))) begin
            ap_reg_grp_bigint_math_bigint_compare_fu_194_ap_start <= 1'b1;
        end else if ((1'b1 == grp_bigint_math_bigint_compare_fu_194_ap_ready)) begin
            ap_reg_grp_bigint_math_bigint_compare_fu_194_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_bigint_math_bigint_mul_fu_178_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
            ap_reg_grp_bigint_math_bigint_mul_fu_178_ap_start <= 1'b1;
        end else if ((1'b1 == grp_bigint_math_bigint_mul_fu_178_ap_ready)) begin
            ap_reg_grp_bigint_math_bigint_mul_fu_178_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_bigint_math_bigint_sub_1_fu_162_ap_start <= 1'b0;
    end else begin
        if ((((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & (1'b0 == tmp_40_fu_261_p2) & ~(1'b0 == tmp_41_fu_267_p2)) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
            ap_reg_grp_bigint_math_bigint_sub_1_fu_162_ap_start <= 1'b1;
        end else if ((1'b1 == grp_bigint_math_bigint_sub_1_fu_162_ap_ready)) begin
            ap_reg_grp_bigint_math_bigint_sub_1_fu_162_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_bigint_math_bigint_sub_fu_170_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
            ap_reg_grp_bigint_math_bigint_sub_fu_170_ap_start <= 1'b1;
        end else if ((1'b1 == grp_bigint_math_bigint_sub_fu_170_ap_ready)) begin
            ap_reg_grp_bigint_math_bigint_sub_fu_170_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_bigint_math_bigint_zero_fu_201_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) | ((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(1'b0 == exitcond_i5_fu_238_p2)))) begin
            ap_reg_grp_bigint_math_bigint_zero_fu_201_ap_start <= 1'b1;
        end else if ((1'b1 == grp_bigint_math_bigint_zero_fu_201_ap_ready)) begin
            ap_reg_grp_bigint_math_bigint_zero_fu_201_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_bigint_math_bigint_zero_fu_207_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_grp_bigint_math_bigint_zero_fu_207_ap_start <= 1'b1;
        end else if ((1'b1 == grp_bigint_math_bigint_zero_fu_207_ap_ready)) begin
            ap_reg_grp_bigint_math_bigint_zero_fu_207_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_bigint_math_bigint_zero_fu_213_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_grp_bigint_math_bigint_zero_fu_213_ap_start <= 1'b1;
        end else if ((1'b1 == grp_bigint_math_bigint_zero_fu_213_ap_ready)) begin
            ap_reg_grp_bigint_math_bigint_zero_fu_213_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(exitcond_i_fu_221_p2 == 1'b0))) begin
        i_i4_reg_140 <= ap_const_lv9_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        i_i4_reg_140 <= i_1_reg_294;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        i_i_reg_129 <= i_11_reg_276;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~((1'b0 == grp_bigint_math_bigint_zero_fu_201_ap_done) | (1'b0 == grp_bigint_math_bigint_zero_fu_207_ap_done) | (1'b0 == grp_bigint_math_bigint_zero_fu_213_ap_done)))) begin
        i_i_reg_129 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~((1'b0 == grp_bigint_math_bigint_zero_fu_201_ap_done) | (1'b0 == grp_bigint_math_bigint_compare_fu_194_ap_done)) & (1'b0 == tmp_s_fu_255_p2))) begin
        i_reg_151 <= ap_const_lv2_1;
    end else if (((1'b1 == ap_sig_cseq_ST_st15_fsm_14) & ~(1'b0 == grp_bigint_math_bigint_compare_fu_194_ap_done))) begin
        i_reg_151 <= grp_bigint_math_bigint_compare_fu_194_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_11_reg_276 <= i_11_fu_227_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        i_1_reg_294 <= i_1_fu_244_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & (1'b0 == tmp_40_fu_261_p2))) begin
        tmp_41_reg_316 <= tmp_41_fu_267_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (1'b0 == exitcond_i5_fu_238_p2))) begin
        tmp_i6_reg_299[8 : 0] <= tmp_i6_fu_250_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (exitcond_i_fu_221_p2 == 1'b0))) begin
        tmp_i_reg_281[8 : 0] <= tmp_i_fu_233_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~((1'b0 == grp_bigint_math_bigint_zero_fu_201_ap_done) | (1'b0 == grp_bigint_math_bigint_compare_fu_194_ap_done)))) begin
        tmp_s_reg_309 <= tmp_s_fu_255_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        a_ce0 = 1'b1;
    end else begin
        a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | ((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & ~(((1'b0 == tmp_s_reg_309) & ~(1'b0 == tmp_41_reg_316) & (1'b0 == grp_bigint_math_bigint_sub_1_fu_162_ap_done)) | ((1'b0 == tmp_s_reg_309) & ~(1'b0 == tmp_41_reg_316) & (1'b0 == grp_bigint_math_bigint_sub_fu_170_ap_done)))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & ~(((1'b0 == tmp_s_reg_309) & ~(1'b0 == tmp_41_reg_316) & (1'b0 == grp_bigint_math_bigint_sub_1_fu_162_ap_done)) | ((1'b0 == tmp_s_reg_309) & ~(1'b0 == tmp_41_reg_316) & (1'b0 == grp_bigint_math_bigint_sub_fu_170_ap_done))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_126) begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_365) begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_347) begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_354) begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_381) begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_138) begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_324) begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_316) begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_331) begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_35) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_274) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_77) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_287) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_94) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_296) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_398) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_374) begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_110) begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        b_ce0 = 1'b1;
    end else begin
        b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        carry_address0 = ap_const_lv64_FF;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        carry_address0 = grp_bigint_math_bigint_zero_fu_213_in_r_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        carry_address0 = grp_bigint_math_bigint_compare_fu_194_b_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        carry_address0 = grp_bigint_math_bigint_mul_fu_178_out_r_address0;
    end else if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & (1'b0 == tmp_s_reg_309) & ~(1'b0 == tmp_41_reg_316))) begin
        carry_address0 = grp_bigint_math_bigint_sub_fu_170_b_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        carry_address0 = grp_bigint_math_bigint_sub_1_fu_162_out_r_address0;
    end else begin
        carry_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~((1'b0 == grp_bigint_math_bigint_zero_fu_201_ap_done) | (1'b0 == grp_bigint_math_bigint_compare_fu_194_ap_done)))) begin
        carry_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        carry_ce0 = grp_bigint_math_bigint_zero_fu_213_in_r_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        carry_ce0 = grp_bigint_math_bigint_compare_fu_194_b_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        carry_ce0 = grp_bigint_math_bigint_mul_fu_178_out_r_ce0;
    end else if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & (1'b0 == tmp_s_reg_309) & ~(1'b0 == tmp_41_reg_316))) begin
        carry_ce0 = grp_bigint_math_bigint_sub_fu_170_b_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        carry_ce0 = grp_bigint_math_bigint_sub_1_fu_162_out_r_ce0;
    end else begin
        carry_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        carry_d0 = ap_const_lv8_1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        carry_d0 = grp_bigint_math_bigint_zero_fu_213_in_r_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        carry_d0 = grp_bigint_math_bigint_mul_fu_178_out_r_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        carry_d0 = grp_bigint_math_bigint_sub_1_fu_162_out_r_d0;
    end else begin
        carry_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~((1'b0 == grp_bigint_math_bigint_zero_fu_201_ap_done) | (1'b0 == grp_bigint_math_bigint_compare_fu_194_ap_done)))) begin
        carry_we0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        carry_we0 = grp_bigint_math_bigint_zero_fu_213_in_r_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        carry_we0 = grp_bigint_math_bigint_mul_fu_178_out_r_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        carry_we0 = grp_bigint_math_bigint_sub_1_fu_162_out_r_we0;
    end else begin
        carry_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        grp_bigint_math_bigint_compare_fu_194_a_q0 = tempA_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        grp_bigint_math_bigint_compare_fu_194_a_q0 = tempB_q0;
    end else begin
        grp_bigint_math_bigint_compare_fu_194_a_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        grp_bigint_math_bigint_compare_fu_194_b_q0 = carry_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        grp_bigint_math_bigint_compare_fu_194_b_q0 = out_r_q0;
    end else begin
        grp_bigint_math_bigint_compare_fu_194_b_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & (1'b0 == tmp_s_reg_309) & ~(1'b0 == tmp_41_reg_316))) begin
        grp_bigint_math_bigint_sub_1_fu_162_b_q0 = one_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_bigint_math_bigint_sub_1_fu_162_b_q0 = tempB_q0;
    end else begin
        grp_bigint_math_bigint_sub_1_fu_162_b_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & (1'b0 == tmp_s_reg_309) & ~(1'b0 == tmp_41_reg_316))) begin
        grp_bigint_math_bigint_sub_1_fu_162_out_r_q0 = out_r_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_bigint_math_bigint_sub_1_fu_162_out_r_q0 = carry_q0;
    end else begin
        grp_bigint_math_bigint_sub_1_fu_162_out_r_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        one_address0 = grp_bigint_math_bigint_add_fu_186_b_address0;
    end else if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & (1'b0 == tmp_s_reg_309) & ~(1'b0 == tmp_41_reg_316))) begin
        one_address0 = grp_bigint_math_bigint_sub_1_fu_162_b_address0;
    end else begin
        one_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        one_ce0 = grp_bigint_math_bigint_add_fu_186_b_ce0;
    end else if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & (1'b0 == tmp_s_reg_309) & ~(1'b0 == tmp_41_reg_316))) begin
        one_ce0 = grp_bigint_math_bigint_sub_1_fu_162_b_ce0;
    end else begin
        one_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        out1_address0 = grp_bigint_math_bigint_zero_fu_201_in_r_address0;
    end else if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & (1'b0 == tmp_s_reg_309) & ~(1'b0 == tmp_41_reg_316))) begin
        out1_address0 = grp_bigint_math_bigint_sub_fu_170_out_r_address0;
    end else begin
        out1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        out1_ce0 = grp_bigint_math_bigint_zero_fu_201_in_r_ce0;
    end else if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & (1'b0 == tmp_s_reg_309) & ~(1'b0 == tmp_41_reg_316))) begin
        out1_ce0 = grp_bigint_math_bigint_sub_fu_170_out_r_ce0;
    end else begin
        out1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        out1_d0 = grp_bigint_math_bigint_zero_fu_201_in_r_d0;
    end else if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & (1'b0 == tmp_s_reg_309) & ~(1'b0 == tmp_41_reg_316))) begin
        out1_d0 = grp_bigint_math_bigint_sub_fu_170_out_r_d0;
    end else begin
        out1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        out1_we0 = grp_bigint_math_bigint_zero_fu_201_in_r_we0;
    end else if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & (1'b0 == tmp_s_reg_309) & ~(1'b0 == tmp_41_reg_316))) begin
        out1_we0 = grp_bigint_math_bigint_sub_fu_170_out_r_we0;
    end else begin
        out1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        out_r_address0 = grp_bigint_math_bigint_zero_fu_201_in_r_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        out_r_address0 = grp_bigint_math_bigint_compare_fu_194_b_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        out_r_address0 = grp_bigint_math_bigint_add_fu_186_out_r_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        out_r_address0 = grp_bigint_math_bigint_mul_fu_178_b_address0;
    end else if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & (1'b0 == tmp_s_reg_309) & ~(1'b0 == tmp_41_reg_316))) begin
        out_r_address0 = grp_bigint_math_bigint_sub_1_fu_162_out_r_address0;
    end else begin
        out_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        out_r_ce0 = grp_bigint_math_bigint_zero_fu_201_in_r_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        out_r_ce0 = grp_bigint_math_bigint_compare_fu_194_b_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        out_r_ce0 = grp_bigint_math_bigint_add_fu_186_out_r_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        out_r_ce0 = grp_bigint_math_bigint_mul_fu_178_b_ce0;
    end else if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & (1'b0 == tmp_s_reg_309) & ~(1'b0 == tmp_41_reg_316))) begin
        out_r_ce0 = grp_bigint_math_bigint_sub_1_fu_162_out_r_ce0;
    end else begin
        out_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        out_r_d0 = grp_bigint_math_bigint_zero_fu_201_in_r_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        out_r_d0 = grp_bigint_math_bigint_add_fu_186_out_r_d0;
    end else if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & (1'b0 == tmp_s_reg_309) & ~(1'b0 == tmp_41_reg_316))) begin
        out_r_d0 = grp_bigint_math_bigint_sub_1_fu_162_out_r_d0;
    end else begin
        out_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        out_r_we0 = grp_bigint_math_bigint_zero_fu_201_in_r_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        out_r_we0 = grp_bigint_math_bigint_add_fu_186_out_r_we0;
    end else if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & (1'b0 == tmp_s_reg_309) & ~(1'b0 == tmp_41_reg_316))) begin
        out_r_we0 = grp_bigint_math_bigint_sub_1_fu_162_out_r_we0;
    end else begin
        out_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        tempA_address0 = tmp_i_reg_281;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempA_address0 = grp_bigint_math_bigint_zero_fu_201_in_r_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        tempA_address0 = grp_bigint_math_bigint_compare_fu_194_a_address0;
    end else if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & (1'b0 == tmp_s_reg_309) & ~(1'b0 == tmp_41_reg_316))) begin
        tempA_address0 = grp_bigint_math_bigint_sub_fu_170_a_address0;
    end else begin
        tempA_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        tempA_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempA_ce0 = grp_bigint_math_bigint_zero_fu_201_in_r_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        tempA_ce0 = grp_bigint_math_bigint_compare_fu_194_a_ce0;
    end else if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & (1'b0 == tmp_s_reg_309) & ~(1'b0 == tmp_41_reg_316))) begin
        tempA_ce0 = grp_bigint_math_bigint_sub_fu_170_a_ce0;
    end else begin
        tempA_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        tempA_d0 = a_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempA_d0 = grp_bigint_math_bigint_zero_fu_201_in_r_d0;
    end else begin
        tempA_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        tempA_we0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempA_we0 = grp_bigint_math_bigint_zero_fu_201_in_r_we0;
    end else begin
        tempA_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        tempB_address0 = tmp_i6_reg_299;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempB_address0 = grp_bigint_math_bigint_zero_fu_207_in_r_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        tempB_address0 = grp_bigint_math_bigint_compare_fu_194_a_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        tempB_address0 = grp_bigint_math_bigint_mul_fu_178_a_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        tempB_address0 = grp_bigint_math_bigint_sub_1_fu_162_b_address0;
    end else begin
        tempB_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        tempB_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempB_ce0 = grp_bigint_math_bigint_zero_fu_207_in_r_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        tempB_ce0 = grp_bigint_math_bigint_compare_fu_194_a_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        tempB_ce0 = grp_bigint_math_bigint_mul_fu_178_a_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        tempB_ce0 = grp_bigint_math_bigint_sub_1_fu_162_b_ce0;
    end else begin
        tempB_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        tempB_d0 = b_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempB_d0 = grp_bigint_math_bigint_zero_fu_207_in_r_d0;
    end else begin
        tempB_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        tempB_we0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempB_we0 = grp_bigint_math_bigint_zero_fu_207_in_r_we0;
    end else begin
        tempB_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if (~((1'b0 == grp_bigint_math_bigint_zero_fu_201_ap_done) | (1'b0 == grp_bigint_math_bigint_zero_fu_207_ap_done) | (1'b0 == grp_bigint_math_bigint_zero_fu_213_ap_done))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : begin
            if (~(exitcond_i_fu_221_p2 == 1'b0)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st4_fsm_3 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st5_fsm_4 : begin
            if (~(1'b0 == exitcond_i5_fu_238_p2)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st6_fsm_5 : begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st7_fsm_6 : begin
            if (~(1'b0 == grp_bigint_math_bigint_zero_fu_201_ap_done)) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        end
        ap_ST_st8_fsm_7 : begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : begin
            if ((~((1'b0 == grp_bigint_math_bigint_zero_fu_201_ap_done) | (1'b0 == grp_bigint_math_bigint_compare_fu_194_ap_done)) & ~(1'b0 == tmp_s_fu_255_p2))) begin
                ap_NS_fsm = ap_ST_st18_fsm_17;
            end else if ((~((1'b0 == grp_bigint_math_bigint_zero_fu_201_ap_done) | (1'b0 == grp_bigint_math_bigint_compare_fu_194_ap_done)) & (1'b0 == tmp_s_fu_255_p2))) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end
        end
        ap_ST_st10_fsm_9 : begin
            if (((1'b0 == tmp_40_fu_261_p2) & (1'b0 == tmp_41_fu_267_p2))) begin
                ap_NS_fsm = ap_ST_st18_fsm_17;
            end else if (((1'b0 == tmp_40_fu_261_p2) & ~(1'b0 == tmp_41_fu_267_p2))) begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end
        end
        ap_ST_st11_fsm_10 : begin
            if (~(1'b0 == grp_bigint_math_bigint_add_fu_186_ap_done)) begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end
        end
        ap_ST_st12_fsm_11 : begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : begin
            if (~(1'b0 == grp_bigint_math_bigint_mul_fu_178_ap_done)) begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end else begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end
        end
        ap_ST_st14_fsm_13 : begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : begin
            if (~(1'b0 == grp_bigint_math_bigint_compare_fu_194_ap_done)) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end
        end
        ap_ST_st16_fsm_15 : begin
            if (~(1'b0 == grp_bigint_math_bigint_sub_1_fu_162_ap_done)) begin
                ap_NS_fsm = ap_ST_st17_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end
        end
        ap_ST_st17_fsm_16 : begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : begin
            if (~(((1'b0 == tmp_s_reg_309) & ~(1'b0 == tmp_41_reg_316) & (1'b0 == grp_bigint_math_bigint_sub_1_fu_162_ap_done)) | ((1'b0 == tmp_s_reg_309) & ~(1'b0 == tmp_41_reg_316) & (1'b0 == grp_bigint_math_bigint_sub_fu_170_ap_done)))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st18_fsm_17;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_address0 = tmp_i_fu_233_p1;

always @ (*) begin
    ap_sig_110 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_126 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_138 = (1'b1 == ap_CS_fsm[ap_const_lv32_E]);
end

always @ (*) begin
    ap_sig_274 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_287 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_296 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_316 = (1'b1 == ap_CS_fsm[ap_const_lv32_10]);
end

always @ (*) begin
    ap_sig_324 = (1'b1 == ap_CS_fsm[ap_const_lv32_F]);
end

always @ (*) begin
    ap_sig_331 = (1'b1 == ap_CS_fsm[ap_const_lv32_11]);
end

always @ (*) begin
    ap_sig_347 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_35 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_354 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_365 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_374 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_381 = (1'b1 == ap_CS_fsm[ap_const_lv32_D]);
end

always @ (*) begin
    ap_sig_398 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_77 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_94 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

assign b_address0 = tmp_i6_fu_250_p1;

assign exitcond_i5_fu_238_p2 = ((i_i4_reg_140 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign exitcond_i_fu_221_p2 = ((i_i_reg_129 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign grp_bigint_math_bigint_add_fu_186_ap_start = ap_reg_grp_bigint_math_bigint_add_fu_186_ap_start;

assign grp_bigint_math_bigint_compare_fu_194_ap_start = ap_reg_grp_bigint_math_bigint_compare_fu_194_ap_start;

assign grp_bigint_math_bigint_mul_fu_178_ap_start = ap_reg_grp_bigint_math_bigint_mul_fu_178_ap_start;

assign grp_bigint_math_bigint_sub_1_fu_162_ap_start = ap_reg_grp_bigint_math_bigint_sub_1_fu_162_ap_start;

assign grp_bigint_math_bigint_sub_fu_170_ap_start = ap_reg_grp_bigint_math_bigint_sub_fu_170_ap_start;

assign grp_bigint_math_bigint_zero_fu_201_ap_start = ap_reg_grp_bigint_math_bigint_zero_fu_201_ap_start;

assign grp_bigint_math_bigint_zero_fu_207_ap_start = ap_reg_grp_bigint_math_bigint_zero_fu_207_ap_start;

assign grp_bigint_math_bigint_zero_fu_213_ap_start = ap_reg_grp_bigint_math_bigint_zero_fu_213_ap_start;

assign i_11_fu_227_p2 = (i_i_reg_129 + ap_const_lv9_1);

assign i_1_fu_244_p2 = (i_i4_reg_140 + ap_const_lv9_1);

assign tmp_40_fu_261_p2 = ((i_reg_151 == ap_const_lv2_1) ? 1'b1 : 1'b0);

assign tmp_41_fu_267_p2 = ((i_reg_151 == ap_const_lv2_3) ? 1'b1 : 1'b0);

assign tmp_i6_fu_250_p1 = i_i4_reg_140;

assign tmp_i_fu_233_p1 = i_i_reg_129;

assign tmp_s_fu_255_p2 = ((grp_bigint_math_bigint_compare_fu_194_ap_return == ap_const_lv2_0) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_i_reg_281[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    tmp_i6_reg_299[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
end

endmodule //bigint_math_bigint_div
