{"sections":[],"primaryContentSections":[{"declarations":[{"platforms":["macOS"],"tokens":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"USARTIODataRegister","kind":"identifier"},{"kind":"text","text":": "},{"text":"Self","kind":"typeIdentifier"},{"text":".","kind":"text"},{"kind":"typeIdentifier","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/PortDataType","preciseIdentifier":"s:7CoreAVR8UARTPortP12PortDataTypeQa","text":"PortDataType"},{"kind":"text","text":" { "},{"kind":"keyword","text":"get"},{"text":" ","kind":"text"},{"text":"set","kind":"keyword"},{"text":" }","kind":"text"}],"languages":["swift"]}],"kind":"declarations"}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/uartport\/usartiodataregister"]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/USARTIODataRegister"},"schemaVersion":{"patch":0,"major":0,"minor":3},"kind":"symbol","metadata":{"modules":[{"name":"CoreAVR"}],"externalID":"s:7CoreAVR8UARTPortP19USARTIODataRegister12PortDataTypeQzvpZ","required":true,"fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"USARTIODataRegister"},{"kind":"text","text":": "},{"text":"Self","kind":"typeIdentifier"},{"text":".","kind":"text"},{"text":"PortDataType","preciseIdentifier":"s:7CoreAVR8UARTPortP12PortDataTypeQa","kind":"typeIdentifier"}],"title":"USARTIODataRegister","roleHeading":"Type Property","role":"symbol","symbolKind":"property"},"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort"]]},"references":{"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/USARTIODataRegister":{"role":"symbol","abstract":[],"kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"USARTIODataRegister"},{"kind":"text","text":": "},{"text":"Self","kind":"typeIdentifier"},{"kind":"text","text":"."},{"kind":"typeIdentifier","text":"PortDataType","preciseIdentifier":"s:7CoreAVR8UARTPortP12PortDataTypeQa"}],"title":"USARTIODataRegister","type":"topic","required":true,"url":"\/documentation\/coreavr\/uartport\/usartiodataregister","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/USARTIODataRegister"},"doc://CoreAVR/documentation/CoreAVR/UARTPort":{"abstract":[],"fragments":[{"text":"protocol","kind":"keyword"},{"kind":"text","text":" "},{"text":"UARTPort","kind":"identifier"}],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort","title":"UARTPort","type":"topic","role":"symbol","navigatorTitle":[{"kind":"identifier","text":"UARTPort"}],"url":"\/documentation\/coreavr\/uartport"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/PortDataType":{"role":"symbol","abstract":[],"kind":"symbol","fragments":[{"text":"associatedtype","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"PortDataType"},{"kind":"text","text":" : "},{"preciseIdentifier":"s:Sz","text":"BinaryInteger","kind":"typeIdentifier"}],"title":"PortDataType","type":"topic","required":true,"url":"\/documentation\/coreavr\/uartport\/portdatatype","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/PortDataType"}}}