<stg><name>sha256_prepare_2</name>


<trans_list>

<trans id="73" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="64">
<![CDATA[
.preheader165.preheader:0  %data1_V = alloca [64 x i8], align 1

]]></Node>
<StgValue><ssdm name="data1_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
.preheader165.preheader:1  br label %.preheader165

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader165:0  %i_0 = phi i6 [ %i_2, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 0, %.preheader165.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader165:1  %icmp_ln134 = icmp eq i6 %i_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader165:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader165:3  %i_2 = add i6 %i_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader165:4  br i1 %icmp_ln134, label %0, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:1  %trunc_ln135_1 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %i_0, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln135_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:2  %zext_ln135_1 = zext i3 %trunc_ln135_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln135_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:3  %input_V_addr = getelementptr [8 x i32]* %input_V, i64 0, i64 %zext_ln135_1

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:8  %input_V_load = load i32* %input_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %data1_V_addr = getelementptr [64 x i8]* %data1_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="data1_V_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:1  store i8 -128, i8* %data1_V_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:0  %zext_ln135 = zext i6 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:4  %trunc_ln135 = trunc i6 %i_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln135"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:5  %shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln135, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:6  %sub_ln135 = sub i5 -8, %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln135"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="5">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:7  %zext_ln135_2 = zext i5 %sub_ln135 to i32

]]></Node>
<StgValue><ssdm name="zext_ln135_2"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:8  %input_V_load = load i32* %input_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:9  %lshr_ln1503 = lshr i32 %input_V_load, %zext_ln135_2

]]></Node>
<StgValue><ssdm name="lshr_ln1503"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:10  %trunc_ln1503 = trunc i32 %lshr_ln1503 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln1503"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:11  %data1_V_addr_2 = getelementptr [64 x i8]* %data1_V, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="data1_V_addr_2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:12  store i8 %trunc_ln1503, i8* %data1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:13  br label %.preheader165

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i1_0 = phi i6 [ -31, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln140 = icmp eq i6 %i1_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln140, label %.preheader164.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln141 = zext i6 %i1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %data1_V_addr_1 = getelementptr [64 x i8]* %data1_V, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="data1_V_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:2  store i8 0, i8* %data1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i = add i6 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.preheader164.preheader:0  br label %.preheader164

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader164:0  %i2_0 = phi i4 [ %i_3, %_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 0, %.preheader164.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader164:1  %icmp_ln146 = icmp eq i4 %i2_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln146"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader164:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader164:3  %i_3 = add i4 %i2_0, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader164:4  br i1 %icmp_ln146, label %.preheader.preheader, label %_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:0  %xor_ln147 = xor i4 %i2_0, -1

]]></Node>
<StgValue><ssdm name="xor_ln147"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="4">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:1  %sext_ln147 = sext i4 %xor_ln147 to i6

]]></Node>
<StgValue><ssdm name="sext_ln147"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="6">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:2  %zext_ln147 = zext i6 %sext_ln147 to i64

]]></Node>
<StgValue><ssdm name="zext_ln147"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="4">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:3  %trunc_ln147 = trunc i4 %i2_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln147"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:4  %op2_assign_1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln147, i3 0)

]]></Node>
<StgValue><ssdm name="op2_assign_1"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="6">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:5  %zext_ln1503 = zext i6 %op2_assign_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln1503"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:6  %lshr_ln1503_1 = lshr i9 -256, %zext_ln1503

]]></Node>
<StgValue><ssdm name="lshr_ln1503_1"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="9">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:7  %trunc_ln1503_19 = trunc i9 %lshr_ln1503_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln1503_19"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:8  %data1_V_addr_4 = getelementptr [64 x i8]* %data1_V, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="data1_V_addr_4"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:9  store i8 %trunc_ln1503_19, i8* %data1_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:10  br label %.preheader164

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %i3_0 = phi i7 [ %i_4, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln150 = icmp eq i7 %i3_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln150"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %i_4 = add i7 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln150, label %4, label %3

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln151 = zext i7 %i3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln151"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %data1_V_addr_3 = getelementptr [64 x i8]* %data1_V, i64 0, i64 %zext_ln151

]]></Node>
<StgValue><ssdm name="data1_V_addr_3"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="6">
<![CDATA[
:2  %data1_V_load = load i8* %data1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="data1_V_load"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln153"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="6">
<![CDATA[
:2  %data1_V_load = load i8* %data1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="data1_V_load"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %data_V_addr = getelementptr [64 x i8]* %data_V, i64 0, i64 %zext_ln151

]]></Node>
<StgValue><ssdm name="data_V_addr"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:4  store i8 %data1_V_load, i8* %data_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="85" name="input_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="data_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="88" from="StgValue_87" to="data1_V" fromId="87" toId="8">
</dataflow>
<dataflow id="89" from="i_2" to="i_0" fromId="13" toId="10">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="90" from="br_ln134" to="i_0" fromId="32" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="92" from="StgValue_91" to="i_0" fromId="91" toId="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="93" from="br_ln134" to="i_0" fromId="9" toId="10">
</dataflow>
<dataflow id="94" from="i_0" to="icmp_ln134" fromId="10" toId="11">
</dataflow>
<dataflow id="96" from="StgValue_95" to="icmp_ln134" fromId="95" toId="11">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="97" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_99" to="empty" fromId="99" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_99" to="empty" fromId="99" toId="12">
</dataflow>
<dataflow id="102" from="StgValue_99" to="empty" fromId="99" toId="12">
</dataflow>
<dataflow id="103" from="i_0" to="i_2" fromId="10" toId="13">
</dataflow>
<dataflow id="105" from="StgValue_104" to="i_2" fromId="104" toId="13">
</dataflow>
<dataflow id="106" from="icmp_ln134" to="br_ln134" fromId="11" toId="14">
</dataflow>
<dataflow id="108" from="_ssdm_op_PartSelect.i3.i6.i32.i32" to="trunc_ln135_1" fromId="107" toId="15">
</dataflow>
<dataflow id="109" from="i_0" to="trunc_ln135_1" fromId="10" toId="15">
</dataflow>
<dataflow id="111" from="StgValue_110" to="trunc_ln135_1" fromId="110" toId="15">
</dataflow>
<dataflow id="113" from="StgValue_112" to="trunc_ln135_1" fromId="112" toId="15">
</dataflow>
<dataflow id="114" from="trunc_ln135_1" to="zext_ln135_1" fromId="15" toId="16">
</dataflow>
<dataflow id="115" from="input_V" to="input_V_addr" fromId="85" toId="17">
</dataflow>
<dataflow id="117" from="StgValue_116" to="input_V_addr" fromId="116" toId="17">
</dataflow>
<dataflow id="118" from="zext_ln135_1" to="input_V_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="119" from="input_V_addr" to="input_V_load" fromId="17" toId="18">
</dataflow>
<dataflow id="120" from="data1_V" to="data1_V_addr" fromId="8" toId="19">
</dataflow>
<dataflow id="121" from="StgValue_116" to="data1_V_addr" fromId="116" toId="19">
</dataflow>
<dataflow id="122" from="StgValue_99" to="data1_V_addr" fromId="99" toId="19">
</dataflow>
<dataflow id="124" from="StgValue_123" to="store_ln137" fromId="123" toId="20">
</dataflow>
<dataflow id="125" from="data1_V_addr" to="store_ln137" fromId="19" toId="20">
</dataflow>
<dataflow id="126" from="i_0" to="zext_ln135" fromId="10" toId="22">
</dataflow>
<dataflow id="127" from="i_0" to="trunc_ln135" fromId="10" toId="23">
</dataflow>
<dataflow id="129" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="shl_ln" fromId="128" toId="24">
</dataflow>
<dataflow id="130" from="trunc_ln135" to="shl_ln" fromId="23" toId="24">
</dataflow>
<dataflow id="132" from="StgValue_131" to="shl_ln" fromId="131" toId="24">
</dataflow>
<dataflow id="134" from="StgValue_133" to="sub_ln135" fromId="133" toId="25">
</dataflow>
<dataflow id="135" from="shl_ln" to="sub_ln135" fromId="24" toId="25">
</dataflow>
<dataflow id="136" from="sub_ln135" to="zext_ln135_2" fromId="25" toId="26">
</dataflow>
<dataflow id="137" from="input_V_addr" to="input_V_load" fromId="17" toId="27">
</dataflow>
<dataflow id="138" from="input_V_load" to="lshr_ln1503" fromId="27" toId="28">
</dataflow>
<dataflow id="139" from="zext_ln135_2" to="lshr_ln1503" fromId="26" toId="28">
</dataflow>
<dataflow id="140" from="lshr_ln1503" to="trunc_ln1503" fromId="28" toId="29">
</dataflow>
<dataflow id="141" from="data1_V" to="data1_V_addr_2" fromId="8" toId="30">
</dataflow>
<dataflow id="142" from="StgValue_116" to="data1_V_addr_2" fromId="116" toId="30">
</dataflow>
<dataflow id="143" from="zext_ln135" to="data1_V_addr_2" fromId="22" toId="30">
</dataflow>
<dataflow id="144" from="trunc_ln1503" to="store_ln135" fromId="29" toId="31">
</dataflow>
<dataflow id="145" from="data1_V_addr_2" to="store_ln135" fromId="30" toId="31">
</dataflow>
<dataflow id="147" from="StgValue_146" to="i1_0" fromId="146" toId="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="148" from="br_ln140" to="i1_0" fromId="21" toId="33">
</dataflow>
<dataflow id="149" from="i" to="i1_0" fromId="40" toId="33">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="150" from="br_ln140" to="i1_0" fromId="41" toId="33">
<BackEdge/>
</dataflow>
<dataflow id="151" from="i1_0" to="icmp_ln140" fromId="33" toId="34">
</dataflow>
<dataflow id="153" from="StgValue_152" to="icmp_ln140" fromId="152" toId="34">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecLoopTripCount" to="empty_12" fromId="97" toId="35">
</dataflow>
<dataflow id="156" from="StgValue_155" to="empty_12" fromId="155" toId="35">
</dataflow>
<dataflow id="157" from="StgValue_155" to="empty_12" fromId="155" toId="35">
</dataflow>
<dataflow id="158" from="StgValue_155" to="empty_12" fromId="155" toId="35">
</dataflow>
<dataflow id="159" from="icmp_ln140" to="br_ln140" fromId="34" toId="36">
</dataflow>
<dataflow id="160" from="i1_0" to="zext_ln141" fromId="33" toId="37">
</dataflow>
<dataflow id="161" from="data1_V" to="data1_V_addr_1" fromId="8" toId="38">
</dataflow>
<dataflow id="162" from="StgValue_116" to="data1_V_addr_1" fromId="116" toId="38">
</dataflow>
<dataflow id="163" from="zext_ln141" to="data1_V_addr_1" fromId="37" toId="38">
</dataflow>
<dataflow id="165" from="StgValue_164" to="store_ln141" fromId="164" toId="39">
</dataflow>
<dataflow id="166" from="data1_V_addr_1" to="store_ln141" fromId="38" toId="39">
</dataflow>
<dataflow id="167" from="i1_0" to="i" fromId="33" toId="40">
</dataflow>
<dataflow id="168" from="StgValue_104" to="i" fromId="104" toId="40">
</dataflow>
<dataflow id="169" from="i_3" to="i2_0" fromId="46" toId="43">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="170" from="br_ln146" to="i2_0" fromId="58" toId="43">
<BackEdge/>
</dataflow>
<dataflow id="172" from="StgValue_171" to="i2_0" fromId="171" toId="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="173" from="br_ln146" to="i2_0" fromId="42" toId="43">
</dataflow>
<dataflow id="174" from="i2_0" to="icmp_ln146" fromId="43" toId="44">
</dataflow>
<dataflow id="176" from="StgValue_175" to="icmp_ln146" fromId="175" toId="44">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecLoopTripCount" to="empty_13" fromId="97" toId="45">
</dataflow>
<dataflow id="179" from="StgValue_178" to="empty_13" fromId="178" toId="45">
</dataflow>
<dataflow id="180" from="StgValue_178" to="empty_13" fromId="178" toId="45">
</dataflow>
<dataflow id="181" from="StgValue_178" to="empty_13" fromId="178" toId="45">
</dataflow>
<dataflow id="182" from="i2_0" to="i_3" fromId="43" toId="46">
</dataflow>
<dataflow id="184" from="StgValue_183" to="i_3" fromId="183" toId="46">
</dataflow>
<dataflow id="185" from="icmp_ln146" to="br_ln146" fromId="44" toId="47">
</dataflow>
<dataflow id="186" from="i2_0" to="xor_ln147" fromId="43" toId="48">
</dataflow>
<dataflow id="188" from="StgValue_187" to="xor_ln147" fromId="187" toId="48">
</dataflow>
<dataflow id="189" from="xor_ln147" to="sext_ln147" fromId="48" toId="49">
</dataflow>
<dataflow id="190" from="sext_ln147" to="zext_ln147" fromId="49" toId="50">
</dataflow>
<dataflow id="191" from="i2_0" to="trunc_ln147" fromId="43" toId="51">
</dataflow>
<dataflow id="193" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="op2_assign_1" fromId="192" toId="52">
</dataflow>
<dataflow id="194" from="trunc_ln147" to="op2_assign_1" fromId="51" toId="52">
</dataflow>
<dataflow id="195" from="StgValue_131" to="op2_assign_1" fromId="131" toId="52">
</dataflow>
<dataflow id="196" from="op2_assign_1" to="zext_ln1503" fromId="52" toId="53">
</dataflow>
<dataflow id="198" from="StgValue_197" to="lshr_ln1503_1" fromId="197" toId="54">
</dataflow>
<dataflow id="199" from="zext_ln1503" to="lshr_ln1503_1" fromId="53" toId="54">
</dataflow>
<dataflow id="200" from="lshr_ln1503_1" to="trunc_ln1503_19" fromId="54" toId="55">
</dataflow>
<dataflow id="201" from="data1_V" to="data1_V_addr_4" fromId="8" toId="56">
</dataflow>
<dataflow id="202" from="StgValue_116" to="data1_V_addr_4" fromId="116" toId="56">
</dataflow>
<dataflow id="203" from="zext_ln147" to="data1_V_addr_4" fromId="50" toId="56">
</dataflow>
<dataflow id="204" from="trunc_ln1503_19" to="store_ln147" fromId="55" toId="57">
</dataflow>
<dataflow id="205" from="data1_V_addr_4" to="store_ln147" fromId="56" toId="57">
</dataflow>
<dataflow id="206" from="i_4" to="i3_0" fromId="63" toId="60">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="207" from="br_ln150" to="i3_0" fromId="72" toId="60">
<BackEdge/>
</dataflow>
<dataflow id="209" from="StgValue_208" to="i3_0" fromId="208" toId="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="210" from="br_ln150" to="i3_0" fromId="59" toId="60">
</dataflow>
<dataflow id="211" from="i3_0" to="icmp_ln150" fromId="60" toId="61">
</dataflow>
<dataflow id="213" from="StgValue_212" to="icmp_ln150" fromId="212" toId="61">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecLoopTripCount" to="empty_14" fromId="97" toId="62">
</dataflow>
<dataflow id="216" from="StgValue_215" to="empty_14" fromId="215" toId="62">
</dataflow>
<dataflow id="217" from="StgValue_215" to="empty_14" fromId="215" toId="62">
</dataflow>
<dataflow id="218" from="StgValue_215" to="empty_14" fromId="215" toId="62">
</dataflow>
<dataflow id="219" from="i3_0" to="i_4" fromId="60" toId="63">
</dataflow>
<dataflow id="221" from="StgValue_220" to="i_4" fromId="220" toId="63">
</dataflow>
<dataflow id="222" from="icmp_ln150" to="br_ln150" fromId="61" toId="64">
</dataflow>
<dataflow id="223" from="i3_0" to="zext_ln151" fromId="60" toId="65">
</dataflow>
<dataflow id="224" from="data1_V" to="data1_V_addr_3" fromId="8" toId="66">
</dataflow>
<dataflow id="225" from="StgValue_116" to="data1_V_addr_3" fromId="116" toId="66">
</dataflow>
<dataflow id="226" from="zext_ln151" to="data1_V_addr_3" fromId="65" toId="66">
</dataflow>
<dataflow id="227" from="data1_V_addr_3" to="data1_V_load" fromId="66" toId="67">
</dataflow>
<dataflow id="228" from="data1_V_addr_3" to="data1_V_load" fromId="66" toId="69">
</dataflow>
<dataflow id="229" from="data_V" to="data_V_addr" fromId="86" toId="70">
</dataflow>
<dataflow id="230" from="StgValue_116" to="data_V_addr" fromId="116" toId="70">
</dataflow>
<dataflow id="231" from="zext_ln151" to="data_V_addr" fromId="65" toId="70">
</dataflow>
<dataflow id="232" from="data1_V_load" to="store_ln151" fromId="69" toId="71">
</dataflow>
<dataflow id="233" from="data_V_addr" to="store_ln151" fromId="70" toId="71">
</dataflow>
<dataflow id="234" from="icmp_ln134" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="235" from="icmp_ln140" to="StgValue_4" fromId="34" toId="4">
</dataflow>
<dataflow id="236" from="icmp_ln146" to="StgValue_5" fromId="44" toId="5">
</dataflow>
<dataflow id="237" from="icmp_ln150" to="StgValue_6" fromId="61" toId="6">
</dataflow>
</dataflows>


</stg>
