Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,7
design__inferred_latch__count,0
design__instance__count,4269
design__instance__area,51362
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0006132892449386418
power__switching__total,0.0002531466307118535
power__leakage__total,0.0000050745884436764754
power__total,0.0008715104777365923
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2771145058524853
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2780608044742877
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10709072820529446
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.916349466687702
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.107091
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.779919
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.311949336303106
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.3147021898816713
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6029176217823099
timing__setup__ws__corner:nom_slow_1p08V_125C,10.867692831034375
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.602918
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,10.867693
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2894020938140703
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2917355051220696
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2901888256271456
timing__setup__ws__corner:nom_typ_1p20V_25C,14.081332942682847
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.290189
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,14.081333
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2771145058524853
clock__skew__worst_setup,0.2780608044742877
timing__hold__ws,0.10709072820529446
timing__setup__ws,10.867692831034375
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107091
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,10.867693
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,4269
design__instance__area__stdcell,51362
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.405431
design__instance__utilization__stdcell,0.405431
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,2
design__instance__area__class:buffer,18.144
design__instance__count__class:inverter,182
design__instance__area__class:inverter,1083.2
design__instance__count__class:sequential_cell,197
design__instance__area__class:sequential_cell,9293.36
design__instance__count__class:multi_input_combinational_cell,3288
design__instance__area__class:multi_input_combinational_cell,33484.8
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,546
design__instance__area__class:timing_repair_buffer,7010.84
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,113275
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,5
design__instance__area__class:clock_inverter,27.216
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,198
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,4480
route__net__special,2
route__drc_errors__iter:0,3962
route__wirelength__iter:0,130034
route__drc_errors__iter:1,2139
route__wirelength__iter:1,128947
route__drc_errors__iter:2,2153
route__wirelength__iter:2,128407
route__drc_errors__iter:3,373
route__wirelength__iter:3,127420
route__drc_errors__iter:4,48
route__wirelength__iter:4,127330
route__drc_errors__iter:5,10
route__wirelength__iter:5,127316
route__drc_errors__iter:6,0
route__wirelength__iter:6,127324
route__drc_errors,0
route__wirelength,127324
route__vias,30180
route__vias__singlecut,30180
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,631.275
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,138
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,138
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,138
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,138
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000865584
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000934512
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000194699
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000934512
design_powergrid__voltage__worst,0.00000934512
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000934512
design_powergrid__drop__worst__net:VPWR,0.00000865584
design_powergrid__voltage__worst__net:VGND,0.00000934512
design_powergrid__drop__worst__net:VGND,0.00000934512
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000225999999999999996125820377057547005961168906651437282562255859375
ir__drop__worst,0.000008660000000000000095162593083397695181702147237956523895263671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
