<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>display-demo: ADC Register Definitions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>ADC Register Definitions<br/>
<small>
[<a class="el" href="group__regs__group.html">Internal Register Definitions</a>]</small>
</h1>
<p><div class="dynheader">
Collaboration diagram for ADC Register Definitions:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__adc__regs__group.png" border="0" alt="" usemap="#group____adc____regs____group_map"/>
<map name="group____adc____regs____group_map" id="group____adc____regs____group">
<area shape="rect" href="group__regs__group.html" title="Internal Register Definitions" alt="" coords="5,5,187,35"/></map></td></tr></table></center>
</div>
</p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Register offsets</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp4a62382976860438a14af799a52f6146"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gaf6d884547ef6686ac2f360371afa4e13">ADC_CTRLA</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register A.  <a href="#gaf6d884547ef6686ac2f360371afa4e13"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gab163fd33f1af53ffd1fb64ebad3825e2">ADC_CTRLB</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register B.  <a href="#gab163fd33f1af53ffd1fb64ebad3825e2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga278ef01cfdfcc83b985d853d36461b41">ADC_REFCTRL</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reference control.  <a href="#ga278ef01cfdfcc83b985d853d36461b41"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gac17155e6293ba740b7ce234e52e22290">ADC_EVCTRL</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event control.  <a href="#gac17155e6293ba740b7ce234e52e22290"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gab1d0703f6d84b37cbaa587a1a4515dd4">ADC_PRESCALER</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC clock prescaling.  <a href="#gab1d0703f6d84b37cbaa587a1a4515dd4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga8b87827557538ed8f1f725834346b2e3">ADC_INTFLAGS</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt flags for ADC channels.  <a href="#ga8b87827557538ed8f1f725834346b2e3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gaf56445315c08bca6e50a2150929dbb12">ADC_TEMP</a>&nbsp;&nbsp;&nbsp;0x07</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Temporary register for 16-bit reads.  <a href="#gaf56445315c08bca6e50a2150929dbb12"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga770fb14c2a7256ae8327b988da6d955d">ADC_CALL</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC calibration low byte.  <a href="#ga770fb14c2a7256ae8327b988da6d955d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gac662ae1238c023e4c93e53b157743c12">ADC_CALH</a>&nbsp;&nbsp;&nbsp;0x0D</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC calibration high byte.  <a href="#gac662ae1238c023e4c93e53b157743c12"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gad114033479be6236eb55745e0eb11518">ADC_CH0RESL</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 0 result low byte.  <a href="#gad114033479be6236eb55745e0eb11518"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga8962630ef985aaf8d8ba4462cd59dcad">ADC_CH0RESH</a>&nbsp;&nbsp;&nbsp;0x11</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 0 result high byte.  <a href="#ga8962630ef985aaf8d8ba4462cd59dcad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga26ef7aaa40e0d325a67ea1ad1f7fe001">ADC_CH1RESL</a>&nbsp;&nbsp;&nbsp;0x12</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 1 result low byte.  <a href="#ga26ef7aaa40e0d325a67ea1ad1f7fe001"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga11737efa7654a4586037e01e95510206">ADC_CH1RESH</a>&nbsp;&nbsp;&nbsp;0x13</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 1 result high byte.  <a href="#ga11737efa7654a4586037e01e95510206"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga28add6600fedfc5dce23be489ad95353">ADC_CH2RESL</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 2 result low byte.  <a href="#ga28add6600fedfc5dce23be489ad95353"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga1d46001eaa99dce30fc8442080fbf2fc">ADC_CH2RESH</a>&nbsp;&nbsp;&nbsp;0x15</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 2 result high byte.  <a href="#ga1d46001eaa99dce30fc8442080fbf2fc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga7e52154fee7b6ff224f137c4fc75ea91">ADC_CH3RESL</a>&nbsp;&nbsp;&nbsp;0x16</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 3 result low byte.  <a href="#ga7e52154fee7b6ff224f137c4fc75ea91"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga6640a6c433a5768a1a49e45a3069a2b4">ADC_CH3RESH</a>&nbsp;&nbsp;&nbsp;0x17</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 3 result high byte.  <a href="#ga6640a6c433a5768a1a49e45a3069a2b4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gad9a222455850befdddb60efff5b2ae86">ADC_CMPL</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC compare low byte.  <a href="#gad9a222455850befdddb60efff5b2ae86"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga5ff63a4eb46cdf0c8892c43dd208ddbc">ADC_CMPH</a>&nbsp;&nbsp;&nbsp;0x19</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC compare high byte.  <a href="#ga5ff63a4eb46cdf0c8892c43dd208ddbc"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bitfields in CTRLA</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp777ffde28bb7158a63b1de16537b5ea8"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga67a2475edec76d18872df09c7a7ce9ab">ADC_ENABLE_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC enable.  <a href="#ga67a2475edec76d18872df09c7a7ce9ab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gae3408de8859d09169ad2f190b67fff0c">ADC_FLUSH_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC flush.  <a href="#gae3408de8859d09169ad2f190b67fff0c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gae553dcfd309f877a488b2a8b082d1e4a">ADC_CHSTART_START</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel start single conversion.  <a href="#gae553dcfd309f877a488b2a8b082d1e4a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga079b9f825a7394db524f5f141a7453da">ADC_CHSTART_SIZE</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel start single conversion.  <a href="#ga079b9f825a7394db524f5f141a7453da"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga3ab1f01774cf004afa63d0455d51da49">ADC_DMASEL_START</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel DMA request selection.  <a href="#ga3ab1f01774cf004afa63d0455d51da49"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga74e93aa8661bc39edc46a19079914d79">ADC_DMASEL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel DMA request selection.  <a href="#ga74e93aa8661bc39edc46a19079914d79"></a><br/></td></tr>
<tr><td colspan="2"><h2>CHSTART bitfield values</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpb60e52eec9cbb241931fa43daddec311"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gac19a6df32e64638964430ae84cca7b76">ADC_CHSTART_0</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start conversion on ADC channel 0.  <a href="#gac19a6df32e64638964430ae84cca7b76"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga5f758c13e8049c0e4ef3bdc6f519b989">ADC_CHSTART_1</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start conversion on ADC channel 1.  <a href="#ga5f758c13e8049c0e4ef3bdc6f519b989"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gacb599fa91833e4fe935967ed14d0fb65">ADC_CHSTART_2</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start conversion on ADC channel 2.  <a href="#gacb599fa91833e4fe935967ed14d0fb65"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga2ec2c8236f3e204da8946ff9bd8a7282">ADC_CHSTART_3</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start conversion on ADC channel 3.  <a href="#ga2ec2c8236f3e204da8946ff9bd8a7282"></a><br/></td></tr>
<tr><td colspan="2"><h2>DMASEL bitfield values</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp413cf8da793362801277239eeb560b4b"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gabde1ac420ec745d4a2fa2058d386adac">ADC_DMASEL_OFF</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No combined DMA request.  <a href="#gabde1ac420ec745d4a2fa2058d386adac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga7084179500a1cf14487a7947b4b34a8a">ADC_DMASEL_CH01</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 0 and 1 can trigger DMA.  <a href="#ga7084179500a1cf14487a7947b4b34a8a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga5f3de0f01602bae2a97aad0f0cded74f">ADC_DMASEL_CH012</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 0, 1 and 2 can trigger DMA.  <a href="#ga5f3de0f01602bae2a97aad0f0cded74f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gae9679fe90856c81b217eeaa55bc2ba9a">ADC_DMASEL_CH0123</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">All ADC channels can trigger DMA.  <a href="#gae9679fe90856c81b217eeaa55bc2ba9a"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bitfields in CTRLB</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpf26a9e5e7313a1b7a2f1eb47b704a592"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gae1ff551bc5ce7c08c72fc7303f56cc78">ADC_RESOLUTION_START</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC conversion resolution.  <a href="#gae1ff551bc5ce7c08c72fc7303f56cc78"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga39acdef47d17a5aa1fe40b52b9bbe57e">ADC_RESOLUTION_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC conversion resolution.  <a href="#ga39acdef47d17a5aa1fe40b52b9bbe57e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga74bb56e6ac245d0deb248996c16530cf">ADC_FREERUN_BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC free running mode.  <a href="#ga74bb56e6ac245d0deb248996c16530cf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga42c5ee97d435c87cbd2f78efec636708">ADC_CONVMODE_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC signed/unsigned conversion mode.  <a href="#ga42c5ee97d435c87cbd2f78efec636708"></a><br/></td></tr>
<tr><td colspan="2"><h2>RESOLUTION bitfield values</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpf1e6054a7d970d53c78fb0a6e7683b1a"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gac1c41d620b2ca698d257aaa1f6de82e5">ADC_RESOLUTION_12BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">12-bit result, right adjusted  <a href="#gac1c41d620b2ca698d257aaa1f6de82e5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga602571a2293ba97c8a6177277c0e11c9">ADC_RESOLUTION_8BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8-bit result, right adjusted  <a href="#ga602571a2293ba97c8a6177277c0e11c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga7239c3867c4ce8fb3a68c45b2bea3dd7">ADC_RESOLUTION_LEFT12BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">12-bit result, left adjusted  <a href="#ga7239c3867c4ce8fb3a68c45b2bea3dd7"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bitfields in REFCTRL</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp86626150f3b1e33aa27cc43e60551bda"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga33625dfa8ea444f7bd4a5083515f0b31">ADC_TEMPREF_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable temperature reference for measurement.  <a href="#ga33625dfa8ea444f7bd4a5083515f0b31"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga66f4b3f90ecfda0f5e0abdfb2655a9b1">ADC_BANDGAP_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable bandgap for measurement.  <a href="#ga66f4b3f90ecfda0f5e0abdfb2655a9b1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gaa898768b35fd6bfd2591d9103ac5773f">ADC_REFSEL_START</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC reference selection.  <a href="#gaa898768b35fd6bfd2591d9103ac5773f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gae40eed1f76821ac38592f233e9749e61">ADC_REFSEL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC reference selection.  <a href="#gae40eed1f76821ac38592f233e9749e61"></a><br/></td></tr>
<tr><td colspan="2"><h2>REFSEL bitfield values</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpde5cf8d75a6067f579140b658c1956f5"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gaec5f536976d3b250e7d2d13341518901">ADC_REFSEL_INT1V</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal 1.00 V as reference.  <a href="#gaec5f536976d3b250e7d2d13341518901"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gae407869826e0360657971c2550ea84d5">ADC_REFSEL_INTVCC</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal VCC/1.6 V as reference.  <a href="#gae407869826e0360657971c2550ea84d5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga4fbfc7c82eb48adc89440cdbaed8e5d2">ADC_REFSEL_AREFA</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External reference from AREFA.  <a href="#ga4fbfc7c82eb48adc89440cdbaed8e5d2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga43c7360dd13e90ae7ca0f1e804a192f7">ADC_REFSEL_AREFB</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External reference from AREFB.  <a href="#ga43c7360dd13e90ae7ca0f1e804a192f7"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bitfields in EVCTRL</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp0618a11360ea6b413656bd717160a5b3"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gaa94ddd5a7783adc8ef8bf33eb31da620">ADC_EVACT_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC event mode.  <a href="#gaa94ddd5a7783adc8ef8bf33eb31da620"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga3cd12a6d4384be9e11fbb359c759840e">ADC_EVACT_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC event mode.  <a href="#ga3cd12a6d4384be9e11fbb359c759840e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga00dda5c4dc269f6970a5f2eb76431307">ADC_EVSEL_START</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC event line selection.  <a href="#ga00dda5c4dc269f6970a5f2eb76431307"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga604b08837c647193efd667a7dbcf3935">ADC_EVSEL_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC event line selection.  <a href="#ga604b08837c647193efd667a7dbcf3935"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga78a0a9d02682fe4e0f7a6f1e2e36ff2f">ADC_SWEEP_START</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel sweep selection.  <a href="#ga78a0a9d02682fe4e0f7a6f1e2e36ff2f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gaad67d5fb736045ffea294870ef68bdea">ADC_SWEEP_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel sweep selection.  <a href="#gaad67d5fb736045ffea294870ef68bdea"></a><br/></td></tr>
<tr><td colspan="2"><h2>EVACT bitfield values</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp4f7578b4706f71364107c8ff113964aa"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga316825e64c69488d6f90a509a45d4d3d">ADC_EVACT_NONE</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">&lt; No event action  <a href="#ga316825e64c69488d6f90a509a45d4d3d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga5340d4a0958c03ed7aeda90fec8cf8d2">ADC_EVACT_CH0</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Lowest event line triggers conversion on ADC channel 0.  <a href="#ga5340d4a0958c03ed7aeda90fec8cf8d2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gaa4bda8dd081eb469249dd04155e1bf2f">ADC_EVACT_CH01</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two lowest event lines trigger conversions on ADC channels 0 and 1.  <a href="#gaa4bda8dd081eb469249dd04155e1bf2f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga5b1208bfe8a28d4cc8e0da5fac5759b1">ADC_EVACT_CH012</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Three lowest event lines trigger conversions on ADC channels 0, 1 and 2.  <a href="#ga5b1208bfe8a28d4cc8e0da5fac5759b1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga45098aac4e800857651c2d99d03e42a4">ADC_EVACT_CH0123</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">All event lines trigger conversions on the respective ADC channels.  <a href="#ga45098aac4e800857651c2d99d03e42a4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga1f7cc0240e423e78364224c8dbe5bfc5">ADC_EVACT_SWEEP</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Lowest event line triggers channel sweep.  <a href="#ga1f7cc0240e423e78364224c8dbe5bfc5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga5fcad49039920d5c2985b21ad0e1bf4a">ADC_EVACT_SYNCSWEEP</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Lowest event line triggers channel sweep with synchronization.  <a href="#ga5fcad49039920d5c2985b21ad0e1bf4a"></a><br/></td></tr>
<tr><td colspan="2"><h2>EVSEL bitfield values</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpf3a814f86fa210e356f08b7d40ee4ed4"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga1816a7e3ddadf5da9f223ccea0ff62ac">ADC_EVSEL_0123</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event channels 0, 1, 2 and 3 as event lines.  <a href="#ga1816a7e3ddadf5da9f223ccea0ff62ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga22aec3d9ce80c47d7f56f2d638d99f88">ADC_EVSEL_1234</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event channels 1, 2, 3 and 4 as event lines.  <a href="#ga22aec3d9ce80c47d7f56f2d638d99f88"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gac9290602b8bad294b21bbe9d7668a142">ADC_EVSEL_2345</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event channels 2, 3, 4 and 5 as event lines.  <a href="#gac9290602b8bad294b21bbe9d7668a142"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga6387a13fddabfbeb363231e1ead6824a">ADC_EVSEL_3456</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event channels 3, 4, 5 and 6 as event lines.  <a href="#ga6387a13fddabfbeb363231e1ead6824a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga2a01100742aa7c4dd4bda02624866cbc">ADC_EVSEL_4567</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event channels 4, 5, 6 and 7 as event lines.  <a href="#ga2a01100742aa7c4dd4bda02624866cbc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gad8963b9e516239e4bde637cad99b6607">ADC_EVSEL_567</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event channels 5, 6, and 7 as event lines.  <a href="#gad8963b9e516239e4bde637cad99b6607"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga3b4df1b454dbe988f38aa353d9faa546">ADC_EVSEL_67</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event channels 6 and 7 as event lines.  <a href="#ga3b4df1b454dbe988f38aa353d9faa546"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga31f019447a405436e37247ca7a9b7456">ADC_EVSEL_7</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event channel 7 as event line.  <a href="#ga31f019447a405436e37247ca7a9b7456"></a><br/></td></tr>
<tr><td colspan="2"><h2>SWEEP bitfield values</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp85d9f9510925e7345867daf569a19cab"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga31d35ed34539ef5285090ea7d9caf784">ADC_SWEEP_0</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sweep ADC channel 0 only.  <a href="#ga31d35ed34539ef5285090ea7d9caf784"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga6b2048015e976c5a193baad15e78f7df">ADC_SWEEP_01</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sweep ADC channels 0 and 1.  <a href="#ga6b2048015e976c5a193baad15e78f7df"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gac9db9bd543cb1208a793215675284720">ADC_SWEEP_012</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sweep ADC channels 0, 1 and 2.  <a href="#gac9db9bd543cb1208a793215675284720"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gab1907ecb9fad7be927b2974ae40b5f15">ADC_SWEEP_0123</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sweep all ADC channels.  <a href="#gab1907ecb9fad7be927b2974ae40b5f15"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bitfields in PRESCALER</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp1fdd58c9533fab8b74c7d33aded0b7aa"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga0982aa94c9f8a1bc7ce273e29a13f247">ADC_PRESCALER_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC clock prescaling.  <a href="#ga0982aa94c9f8a1bc7ce273e29a13f247"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga265ea3ef077c39199488d8c3e3f82a66">ADC_PRESCALER_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC clock prescaling.  <a href="#ga265ea3ef077c39199488d8c3e3f82a66"></a><br/></td></tr>
<tr><td colspan="2"><h2>PRESCALER bitfield values</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp704a6ee0da52fc3ddebc5699f1dea579"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga62a58c75c3a24f086d84f60bf3afd33a">ADC_PRESCALER_DIV4</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale peripheral clock by 4.  <a href="#ga62a58c75c3a24f086d84f60bf3afd33a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gae973f3cc1fc9374a4b8f9c55f3a8eb10">ADC_PRESCALER_DIV8</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale peripheral clock by 8.  <a href="#gae973f3cc1fc9374a4b8f9c55f3a8eb10"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga96e2a988db479997383ccea7ec5e819c">ADC_PRESCALER_DIV16</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale peripheral clock by 16.  <a href="#ga96e2a988db479997383ccea7ec5e819c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gaac043e62fbfa506d4bf18588935221f2">ADC_PRESCALER_DIV32</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale peripheral clock by 32.  <a href="#gaac043e62fbfa506d4bf18588935221f2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gadd0b9e0fb712bf3d85686cd9dfe1fb76">ADC_PRESCALER_DIV64</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale peripheral clock by 64.  <a href="#gadd0b9e0fb712bf3d85686cd9dfe1fb76"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga8fd38c31812fd08c401502907577f3f8">ADC_PRESCALER_DIV128</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale peripheral clock by 128.  <a href="#ga8fd38c31812fd08c401502907577f3f8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga01602c5853d9e7d791eb3c1844203fee">ADC_PRESCALER_DIV256</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale peripheral clock by 256.  <a href="#ga01602c5853d9e7d791eb3c1844203fee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga4917e5a3b9a9d261d500e7d2c2eca0da">ADC_PRESCALER_DIV512</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale peripheral clock by 512.  <a href="#ga4917e5a3b9a9d261d500e7d2c2eca0da"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bitfields in INTFLAGS</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp109e4b8ee3cad2584e31cbf2d13c853e"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga5582dd7fd04a3badcfe96dcbef4d3852">ADC_CH0IF_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 0 interrupt flag.  <a href="#ga5582dd7fd04a3badcfe96dcbef4d3852"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga5163305da22745f80802cecc65e957cd">ADC_CH1IF_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 1 interrupt flag.  <a href="#ga5163305da22745f80802cecc65e957cd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gac835d9be27ea92a8d6656a27fa316a3d">ADC_CH2IF_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 2 interrupt flag.  <a href="#gac835d9be27ea92a8d6656a27fa316a3d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga19f006169f687942a88fa533a72ada63">ADC_CH3IF_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 3 interrupt flag.  <a href="#ga19f006169f687942a88fa533a72ada63"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bit manipulation macros</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp985364f9862511c06835e6b4d720df5f"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga80ecdd953589e207c152f152825b0c66">ADC_BIT</a>(name)&nbsp;&nbsp;&nbsp;(1U &lt;&lt; ADC_##name##_BIT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bit <em>name</em> set.  <a href="#ga80ecdd953589e207c152f152825b0c66"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga4abfc318fce4f4456c9791186882e2d8">ADC_BF</a>(name, value)&nbsp;&nbsp;&nbsp;((value) &lt;&lt; ADC_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bitfield <em>name</em> set to <em>value</em>.  <a href="#ga4abfc318fce4f4456c9791186882e2d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gaea23d77004aa1cbf0628e4ef26db80b9">ADC_BFMASK</a>(name)&nbsp;&nbsp;&nbsp;(((1U &lt;&lt; ADC_##name##_SIZE) - 1) &lt;&lt; ADC_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask of the bitfield <em>name</em>.  <a href="#gaea23d77004aa1cbf0628e4ef26db80b9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga452969ff21b7e5fdc610e3ec6008284d">ADC_BFEXT</a>(name, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the value of bitfield <em>name</em> from <em>regval</em>.  <a href="#ga452969ff21b7e5fdc610e3ec6008284d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gaa21be154a84e1083a54b00e57199c22c">ADC_BFINS</a>(name, value, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>.  <a href="#gaa21be154a84e1083a54b00e57199c22c"></a><br/></td></tr>
<tr><td colspan="2"><h2>Register access macros</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp7dbcd9758a0808fd96aaaf6d942fa607"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gaa16fd47ee4b92730eab49f5f3e792e6b">adc_read_reg</a>(base, reg)&nbsp;&nbsp;&nbsp;mmio_read8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(base) + ADC_##reg))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read the value of register <em>reg</em> on ADC with base address <em>base</em>.  <a href="#gaa16fd47ee4b92730eab49f5f3e792e6b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga083b8efeb02f2acb1199cc99e377d77c">adc_write_reg</a>(base, reg, value)&nbsp;&nbsp;&nbsp;mmio_write8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(base) + ADC_##reg), (value))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to register <em>reg</em> on ADC with base address <em>base</em>.  <a href="#ga083b8efeb02f2acb1199cc99e377d77c"></a><br/></td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga66f4b3f90ecfda0f5e0abdfb2655a9b1"></a><!-- doxytag: member="xmega_adc.h::ADC_BANDGAP_BIT" ref="ga66f4b3f90ecfda0f5e0abdfb2655a9b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_BANDGAP_BIT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable bandgap for measurement. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00122">122</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4abfc318fce4f4456c9791186882e2d8"></a><!-- doxytag: member="xmega_adc.h::ADC_BF" ref="ga4abfc318fce4f4456c9791186882e2d8" args="(name, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_BF</td>
          <td>(</td>
          <td class="paramtype">name, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((value) &lt;&lt; ADC_##name##_START)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Create a mask with bitfield <em>name</em> set to <em>value</em>. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00216">216</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

<p>Referenced by <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00218">touch_priv_adc_init()</a>, and <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00311">touch_priv_adc_start()</a>.</p>

</div>
</div>
<a class="anchor" id="ga452969ff21b7e5fdc610e3ec6008284d"></a><!-- doxytag: member="xmega_adc.h::ADC_BFEXT" ref="ga452969ff21b7e5fdc610e3ec6008284d" args="(name, regval)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_BFEXT</td>
          <td>(</td>
          <td class="paramtype">name, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">regval&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(((regval) &gt;&gt; ADC_##name##_START) \
                &amp; ((1U &lt;&lt; ADC_##name##_SIZE) - 1))
</pre></div>
<p>Extract the value of bitfield <em>name</em> from <em>regval</em>. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00222">222</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa21be154a84e1083a54b00e57199c22c"></a><!-- doxytag: member="xmega_adc.h::ADC_BFINS" ref="gaa21be154a84e1083a54b00e57199c22c" args="(name, value, regval)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_BFINS</td>
          <td>(</td>
          <td class="paramtype">name, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">regval&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(((regval) &amp; ~(((1U &lt;&lt; ADC_##name##_SIZE) - 1) \
                        &lt;&lt; ADC_##name##_START)) \
        | <a class="code" href="group__adc__regs__group.html#ga4abfc318fce4f4456c9791186882e2d8" title="Create a mask with bitfield name set to value.">ADC_BF</a>(name, value))
</pre></div>
<p>Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00226">226</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaea23d77004aa1cbf0628e4ef26db80b9"></a><!-- doxytag: member="xmega_adc.h::ADC_BFMASK" ref="gaea23d77004aa1cbf0628e4ef26db80b9" args="(name)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_BFMASK</td>
          <td>(</td>
          <td class="paramtype">name&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(((1U &lt;&lt; ADC_##name##_SIZE) - 1) &lt;&lt; ADC_##name##_START)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Create a mask of the bitfield <em>name</em>. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00219">219</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

<p>Referenced by <a class="el" href="board_2xplain_2include_2board_2touch_2resistive_2touch_8h_source.html#l00079">board_disable_touch_adc()</a>.</p>

</div>
</div>
<a class="anchor" id="ga80ecdd953589e207c152f152825b0c66"></a><!-- doxytag: member="xmega_adc.h::ADC_BIT" ref="ga80ecdd953589e207c152f152825b0c66" args="(name)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_BIT</td>
          <td>(</td>
          <td class="paramtype">name&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(1U &lt;&lt; ADC_##name##_BIT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Create a mask with bit <em>name</em> set. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00213">213</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

<p>Referenced by <a class="el" href="board_2xplain_2include_2board_2touch_2resistive_2touch_8h_source.html#l00079">board_disable_touch_adc()</a>, <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00266">touch_priv_adc_clear_int_flag()</a>, <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00218">touch_priv_adc_init()</a>, and <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00311">touch_priv_adc_start()</a>.</p>

</div>
</div>
<a class="anchor" id="gac662ae1238c023e4c93e53b157743c12"></a><!-- doxytag: member="xmega_adc.h::ADC_CALH" ref="gac662ae1238c023e4c93e53b157743c12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CALH&nbsp;&nbsp;&nbsp;0x0D</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC calibration high byte. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00063">63</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga770fb14c2a7256ae8327b988da6d955d"></a><!-- doxytag: member="xmega_adc.h::ADC_CALL" ref="ga770fb14c2a7256ae8327b988da6d955d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CALL&nbsp;&nbsp;&nbsp;0x0C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC calibration low byte. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00062">62</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5582dd7fd04a3badcfe96dcbef4d3852"></a><!-- doxytag: member="xmega_adc.h::ADC_CH0IF_BIT" ref="ga5582dd7fd04a3badcfe96dcbef4d3852" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CH0IF_BIT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel 0 interrupt flag. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00204">204</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8962630ef985aaf8d8ba4462cd59dcad"></a><!-- doxytag: member="xmega_adc.h::ADC_CH0RESH" ref="ga8962630ef985aaf8d8ba4462cd59dcad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CH0RESH&nbsp;&nbsp;&nbsp;0x11</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel 0 result high byte. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00066">66</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad114033479be6236eb55745e0eb11518"></a><!-- doxytag: member="xmega_adc.h::ADC_CH0RESL" ref="gad114033479be6236eb55745e0eb11518" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CH0RESL&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel 0 result low byte. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00065">65</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5163305da22745f80802cecc65e957cd"></a><!-- doxytag: member="xmega_adc.h::ADC_CH1IF_BIT" ref="ga5163305da22745f80802cecc65e957cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CH1IF_BIT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel 1 interrupt flag. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00205">205</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga11737efa7654a4586037e01e95510206"></a><!-- doxytag: member="xmega_adc.h::ADC_CH1RESH" ref="ga11737efa7654a4586037e01e95510206" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CH1RESH&nbsp;&nbsp;&nbsp;0x13</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel 1 result high byte. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00068">68</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga26ef7aaa40e0d325a67ea1ad1f7fe001"></a><!-- doxytag: member="xmega_adc.h::ADC_CH1RESL" ref="ga26ef7aaa40e0d325a67ea1ad1f7fe001" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CH1RESL&nbsp;&nbsp;&nbsp;0x12</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel 1 result low byte. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00067">67</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac835d9be27ea92a8d6656a27fa316a3d"></a><!-- doxytag: member="xmega_adc.h::ADC_CH2IF_BIT" ref="gac835d9be27ea92a8d6656a27fa316a3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CH2IF_BIT&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel 2 interrupt flag. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00206">206</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d46001eaa99dce30fc8442080fbf2fc"></a><!-- doxytag: member="xmega_adc.h::ADC_CH2RESH" ref="ga1d46001eaa99dce30fc8442080fbf2fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CH2RESH&nbsp;&nbsp;&nbsp;0x15</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel 2 result high byte. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00070">70</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga28add6600fedfc5dce23be489ad95353"></a><!-- doxytag: member="xmega_adc.h::ADC_CH2RESL" ref="ga28add6600fedfc5dce23be489ad95353" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CH2RESL&nbsp;&nbsp;&nbsp;0x14</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel 2 result low byte. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00069">69</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga19f006169f687942a88fa533a72ada63"></a><!-- doxytag: member="xmega_adc.h::ADC_CH3IF_BIT" ref="ga19f006169f687942a88fa533a72ada63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CH3IF_BIT&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel 3 interrupt flag. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00207">207</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6640a6c433a5768a1a49e45a3069a2b4"></a><!-- doxytag: member="xmega_adc.h::ADC_CH3RESH" ref="ga6640a6c433a5768a1a49e45a3069a2b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CH3RESH&nbsp;&nbsp;&nbsp;0x17</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel 3 result high byte. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00072">72</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e52154fee7b6ff224f137c4fc75ea91"></a><!-- doxytag: member="xmega_adc.h::ADC_CH3RESL" ref="ga7e52154fee7b6ff224f137c4fc75ea91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CH3RESL&nbsp;&nbsp;&nbsp;0x16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel 3 result low byte. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00071">71</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac19a6df32e64638964430ae84cca7b76"></a><!-- doxytag: member="xmega_adc.h::ADC_CHSTART_0" ref="gac19a6df32e64638964430ae84cca7b76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSTART_0&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Start conversion on ADC channel 0. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00090">90</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

<p>Referenced by <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00311">touch_priv_adc_start()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f758c13e8049c0e4ef3bdc6f519b989"></a><!-- doxytag: member="xmega_adc.h::ADC_CHSTART_1" ref="ga5f758c13e8049c0e4ef3bdc6f519b989" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSTART_1&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Start conversion on ADC channel 1. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00091">91</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

<p>Referenced by <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00311">touch_priv_adc_start()</a>.</p>

</div>
</div>
<a class="anchor" id="gacb599fa91833e4fe935967ed14d0fb65"></a><!-- doxytag: member="xmega_adc.h::ADC_CHSTART_2" ref="gacb599fa91833e4fe935967ed14d0fb65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSTART_2&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Start conversion on ADC channel 2. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00092">92</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ec2c8236f3e204da8946ff9bd8a7282"></a><!-- doxytag: member="xmega_adc.h::ADC_CHSTART_3" ref="ga2ec2c8236f3e204da8946ff9bd8a7282" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSTART_3&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Start conversion on ADC channel 3. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00093">93</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga079b9f825a7394db524f5f141a7453da"></a><!-- doxytag: member="xmega_adc.h::ADC_CHSTART_SIZE" ref="ga079b9f825a7394db524f5f141a7453da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSTART_SIZE&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel start single conversion. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00083">83</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae553dcfd309f877a488b2a8b082d1e4a"></a><!-- doxytag: member="xmega_adc.h::ADC_CHSTART_START" ref="gae553dcfd309f877a488b2a8b082d1e4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSTART_START&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel start single conversion. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00082">82</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ff63a4eb46cdf0c8892c43dd208ddbc"></a><!-- doxytag: member="xmega_adc.h::ADC_CMPH" ref="ga5ff63a4eb46cdf0c8892c43dd208ddbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CMPH&nbsp;&nbsp;&nbsp;0x19</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC compare high byte. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00074">74</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad9a222455850befdddb60efff5b2ae86"></a><!-- doxytag: member="xmega_adc.h::ADC_CMPL" ref="gad9a222455850befdddb60efff5b2ae86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CMPL&nbsp;&nbsp;&nbsp;0x18</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC compare low byte. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00073">73</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga42c5ee97d435c87cbd2f78efec636708"></a><!-- doxytag: member="xmega_adc.h::ADC_CONVMODE_BIT" ref="ga42c5ee97d435c87cbd2f78efec636708" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CONVMODE_BIT&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC signed/unsigned conversion mode. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00109">109</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf6d884547ef6686ac2f360371afa4e13"></a><!-- doxytag: member="xmega_adc.h::ADC_CTRLA" ref="gaf6d884547ef6686ac2f360371afa4e13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CTRLA&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Control register A. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00053">53</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab163fd33f1af53ffd1fb64ebad3825e2"></a><!-- doxytag: member="xmega_adc.h::ADC_CTRLB" ref="gab163fd33f1af53ffd1fb64ebad3825e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CTRLB&nbsp;&nbsp;&nbsp;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Control register B. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00054">54</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7084179500a1cf14487a7947b4b34a8a"></a><!-- doxytag: member="xmega_adc.h::ADC_DMASEL_CH01" ref="ga7084179500a1cf14487a7947b4b34a8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DMASEL_CH01&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel 0 and 1 can trigger DMA. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00099">99</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f3de0f01602bae2a97aad0f0cded74f"></a><!-- doxytag: member="xmega_adc.h::ADC_DMASEL_CH012" ref="ga5f3de0f01602bae2a97aad0f0cded74f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DMASEL_CH012&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel 0, 1 and 2 can trigger DMA. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00100">100</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae9679fe90856c81b217eeaa55bc2ba9a"></a><!-- doxytag: member="xmega_adc.h::ADC_DMASEL_CH0123" ref="gae9679fe90856c81b217eeaa55bc2ba9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DMASEL_CH0123&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>All ADC channels can trigger DMA. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00101">101</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabde1ac420ec745d4a2fa2058d386adac"></a><!-- doxytag: member="xmega_adc.h::ADC_DMASEL_OFF" ref="gabde1ac420ec745d4a2fa2058d386adac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DMASEL_OFF&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>No combined DMA request. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00098">98</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga74e93aa8661bc39edc46a19079914d79"></a><!-- doxytag: member="xmega_adc.h::ADC_DMASEL_SIZE" ref="ga74e93aa8661bc39edc46a19079914d79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DMASEL_SIZE&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel DMA request selection. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00085">85</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ab1f01774cf004afa63d0455d51da49"></a><!-- doxytag: member="xmega_adc.h::ADC_DMASEL_START" ref="ga3ab1f01774cf004afa63d0455d51da49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DMASEL_START&nbsp;&nbsp;&nbsp;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel DMA request selection. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00084">84</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga67a2475edec76d18872df09c7a7ce9ab"></a><!-- doxytag: member="xmega_adc.h::ADC_ENABLE_BIT" ref="ga67a2475edec76d18872df09c7a7ce9ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ENABLE_BIT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC enable. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00079">79</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5340d4a0958c03ed7aeda90fec8cf8d2"></a><!-- doxytag: member="xmega_adc.h::ADC_EVACT_CH0" ref="ga5340d4a0958c03ed7aeda90fec8cf8d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EVACT_CH0&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Lowest event line triggers conversion on ADC channel 0. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00151">151</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4bda8dd081eb469249dd04155e1bf2f"></a><!-- doxytag: member="xmega_adc.h::ADC_EVACT_CH01" ref="gaa4bda8dd081eb469249dd04155e1bf2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EVACT_CH01&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Two lowest event lines trigger conversions on ADC channels 0 and 1. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00153">153</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b1208bfe8a28d4cc8e0da5fac5759b1"></a><!-- doxytag: member="xmega_adc.h::ADC_EVACT_CH012" ref="ga5b1208bfe8a28d4cc8e0da5fac5759b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EVACT_CH012&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Three lowest event lines trigger conversions on ADC channels 0, 1 and 2. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00155">155</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga45098aac4e800857651c2d99d03e42a4"></a><!-- doxytag: member="xmega_adc.h::ADC_EVACT_CH0123" ref="ga45098aac4e800857651c2d99d03e42a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EVACT_CH0123&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>All event lines trigger conversions on the respective ADC channels. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00157">157</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga316825e64c69488d6f90a509a45d4d3d"></a><!-- doxytag: member="xmega_adc.h::ADC_EVACT_NONE" ref="ga316825e64c69488d6f90a509a45d4d3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EVACT_NONE&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>&lt; No event action </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00149">149</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3cd12a6d4384be9e11fbb359c759840e"></a><!-- doxytag: member="xmega_adc.h::ADC_EVACT_SIZE" ref="ga3cd12a6d4384be9e11fbb359c759840e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EVACT_SIZE&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC event mode. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00139">139</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa94ddd5a7783adc8ef8bf33eb31da620"></a><!-- doxytag: member="xmega_adc.h::ADC_EVACT_START" ref="gaa94ddd5a7783adc8ef8bf33eb31da620" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EVACT_START&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC event mode. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00138">138</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f7cc0240e423e78364224c8dbe5bfc5"></a><!-- doxytag: member="xmega_adc.h::ADC_EVACT_SWEEP" ref="ga1f7cc0240e423e78364224c8dbe5bfc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EVACT_SWEEP&nbsp;&nbsp;&nbsp;5</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Lowest event line triggers channel sweep. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00159">159</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5fcad49039920d5c2985b21ad0e1bf4a"></a><!-- doxytag: member="xmega_adc.h::ADC_EVACT_SYNCSWEEP" ref="ga5fcad49039920d5c2985b21ad0e1bf4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EVACT_SYNCSWEEP&nbsp;&nbsp;&nbsp;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Lowest event line triggers channel sweep with synchronization. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00161">161</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac17155e6293ba740b7ce234e52e22290"></a><!-- doxytag: member="xmega_adc.h::ADC_EVCTRL" ref="gac17155e6293ba740b7ce234e52e22290" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EVCTRL&nbsp;&nbsp;&nbsp;0x03</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Event control. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00056">56</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1816a7e3ddadf5da9f223ccea0ff62ac"></a><!-- doxytag: member="xmega_adc.h::ADC_EVSEL_0123" ref="ga1816a7e3ddadf5da9f223ccea0ff62ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EVSEL_0123&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Event channels 0, 1, 2 and 3 as event lines. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00166">166</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga22aec3d9ce80c47d7f56f2d638d99f88"></a><!-- doxytag: member="xmega_adc.h::ADC_EVSEL_1234" ref="ga22aec3d9ce80c47d7f56f2d638d99f88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EVSEL_1234&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Event channels 1, 2, 3 and 4 as event lines. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00167">167</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac9290602b8bad294b21bbe9d7668a142"></a><!-- doxytag: member="xmega_adc.h::ADC_EVSEL_2345" ref="gac9290602b8bad294b21bbe9d7668a142" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EVSEL_2345&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Event channels 2, 3, 4 and 5 as event lines. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00168">168</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6387a13fddabfbeb363231e1ead6824a"></a><!-- doxytag: member="xmega_adc.h::ADC_EVSEL_3456" ref="ga6387a13fddabfbeb363231e1ead6824a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EVSEL_3456&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Event channels 3, 4, 5 and 6 as event lines. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00169">169</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a01100742aa7c4dd4bda02624866cbc"></a><!-- doxytag: member="xmega_adc.h::ADC_EVSEL_4567" ref="ga2a01100742aa7c4dd4bda02624866cbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EVSEL_4567&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Event channels 4, 5, 6 and 7 as event lines. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00170">170</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad8963b9e516239e4bde637cad99b6607"></a><!-- doxytag: member="xmega_adc.h::ADC_EVSEL_567" ref="gad8963b9e516239e4bde637cad99b6607" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EVSEL_567&nbsp;&nbsp;&nbsp;5</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Event channels 5, 6, and 7 as event lines. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00171">171</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b4df1b454dbe988f38aa353d9faa546"></a><!-- doxytag: member="xmega_adc.h::ADC_EVSEL_67" ref="ga3b4df1b454dbe988f38aa353d9faa546" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EVSEL_67&nbsp;&nbsp;&nbsp;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Event channels 6 and 7 as event lines. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00172">172</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga31f019447a405436e37247ca7a9b7456"></a><!-- doxytag: member="xmega_adc.h::ADC_EVSEL_7" ref="ga31f019447a405436e37247ca7a9b7456" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EVSEL_7&nbsp;&nbsp;&nbsp;7</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Event channel 7 as event line. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00173">173</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga604b08837c647193efd667a7dbcf3935"></a><!-- doxytag: member="xmega_adc.h::ADC_EVSEL_SIZE" ref="ga604b08837c647193efd667a7dbcf3935" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EVSEL_SIZE&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC event line selection. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00141">141</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga00dda5c4dc269f6970a5f2eb76431307"></a><!-- doxytag: member="xmega_adc.h::ADC_EVSEL_START" ref="ga00dda5c4dc269f6970a5f2eb76431307" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EVSEL_START&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC event line selection. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00140">140</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae3408de8859d09169ad2f190b67fff0c"></a><!-- doxytag: member="xmega_adc.h::ADC_FLUSH_BIT" ref="gae3408de8859d09169ad2f190b67fff0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_FLUSH_BIT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC flush. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00080">80</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga74bb56e6ac245d0deb248996c16530cf"></a><!-- doxytag: member="xmega_adc.h::ADC_FREERUN_BIT" ref="ga74bb56e6ac245d0deb248996c16530cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_FREERUN_BIT&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC free running mode. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00108">108</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b87827557538ed8f1f725834346b2e3"></a><!-- doxytag: member="xmega_adc.h::ADC_INTFLAGS" ref="ga8b87827557538ed8f1f725834346b2e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_INTFLAGS&nbsp;&nbsp;&nbsp;0x06</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt flags for ADC channels. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00059">59</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab1d0703f6d84b37cbaa587a1a4515dd4"></a><!-- doxytag: member="xmega_adc.h::ADC_PRESCALER" ref="gab1d0703f6d84b37cbaa587a1a4515dd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PRESCALER&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC clock prescaling. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00057">57</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8fd38c31812fd08c401502907577f3f8"></a><!-- doxytag: member="xmega_adc.h::ADC_PRESCALER_DIV128" ref="ga8fd38c31812fd08c401502907577f3f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PRESCALER_DIV128&nbsp;&nbsp;&nbsp;5</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescale peripheral clock by 128. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00197">197</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96e2a988db479997383ccea7ec5e819c"></a><!-- doxytag: member="xmega_adc.h::ADC_PRESCALER_DIV16" ref="ga96e2a988db479997383ccea7ec5e819c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PRESCALER_DIV16&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescale peripheral clock by 16. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00194">194</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga01602c5853d9e7d791eb3c1844203fee"></a><!-- doxytag: member="xmega_adc.h::ADC_PRESCALER_DIV256" ref="ga01602c5853d9e7d791eb3c1844203fee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PRESCALER_DIV256&nbsp;&nbsp;&nbsp;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescale peripheral clock by 256. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00198">198</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaac043e62fbfa506d4bf18588935221f2"></a><!-- doxytag: member="xmega_adc.h::ADC_PRESCALER_DIV32" ref="gaac043e62fbfa506d4bf18588935221f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PRESCALER_DIV32&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescale peripheral clock by 32. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00195">195</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga62a58c75c3a24f086d84f60bf3afd33a"></a><!-- doxytag: member="xmega_adc.h::ADC_PRESCALER_DIV4" ref="ga62a58c75c3a24f086d84f60bf3afd33a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PRESCALER_DIV4&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescale peripheral clock by 4. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00192">192</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4917e5a3b9a9d261d500e7d2c2eca0da"></a><!-- doxytag: member="xmega_adc.h::ADC_PRESCALER_DIV512" ref="ga4917e5a3b9a9d261d500e7d2c2eca0da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PRESCALER_DIV512&nbsp;&nbsp;&nbsp;7</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescale peripheral clock by 512. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00199">199</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

<p>Referenced by <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00218">touch_priv_adc_init()</a>.</p>

</div>
</div>
<a class="anchor" id="gadd0b9e0fb712bf3d85686cd9dfe1fb76"></a><!-- doxytag: member="xmega_adc.h::ADC_PRESCALER_DIV64" ref="gadd0b9e0fb712bf3d85686cd9dfe1fb76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PRESCALER_DIV64&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescale peripheral clock by 64. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00196">196</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae973f3cc1fc9374a4b8f9c55f3a8eb10"></a><!-- doxytag: member="xmega_adc.h::ADC_PRESCALER_DIV8" ref="gae973f3cc1fc9374a4b8f9c55f3a8eb10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PRESCALER_DIV8&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescale peripheral clock by 8. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00193">193</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga265ea3ef077c39199488d8c3e3f82a66"></a><!-- doxytag: member="xmega_adc.h::ADC_PRESCALER_SIZE" ref="ga265ea3ef077c39199488d8c3e3f82a66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PRESCALER_SIZE&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC clock prescaling. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00187">187</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0982aa94c9f8a1bc7ce273e29a13f247"></a><!-- doxytag: member="xmega_adc.h::ADC_PRESCALER_START" ref="ga0982aa94c9f8a1bc7ce273e29a13f247" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PRESCALER_START&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC clock prescaling. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00186">186</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa16fd47ee4b92730eab49f5f3e792e6b"></a><!-- doxytag: member="xmega_adc.h::adc_read_reg" ref="gaa16fd47ee4b92730eab49f5f3e792e6b" args="(base, reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define adc_read_reg</td>
          <td>(</td>
          <td class="paramtype">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">reg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;mmio_read8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(base) + ADC_##reg))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Read the value of register <em>reg</em> on ADC with base address <em>base</em>. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00235">235</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

<p>Referenced by <a class="el" href="board_2xplain_2include_2board_2touch_2resistive_2touch_8h_source.html#l00079">board_disable_touch_adc()</a>, and <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00324">touch_priv_adc_get_x()</a>.</p>

</div>
</div>
<a class="anchor" id="ga278ef01cfdfcc83b985d853d36461b41"></a><!-- doxytag: member="xmega_adc.h::ADC_REFCTRL" ref="ga278ef01cfdfcc83b985d853d36461b41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_REFCTRL&nbsp;&nbsp;&nbsp;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reference control. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00055">55</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4fbfc7c82eb48adc89440cdbaed8e5d2"></a><!-- doxytag: member="xmega_adc.h::ADC_REFSEL_AREFA" ref="ga4fbfc7c82eb48adc89440cdbaed8e5d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_REFSEL_AREFA&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>External reference from AREFA. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00132">132</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga43c7360dd13e90ae7ca0f1e804a192f7"></a><!-- doxytag: member="xmega_adc.h::ADC_REFSEL_AREFB" ref="ga43c7360dd13e90ae7ca0f1e804a192f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_REFSEL_AREFB&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>External reference from AREFB. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00133">133</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaec5f536976d3b250e7d2d13341518901"></a><!-- doxytag: member="xmega_adc.h::ADC_REFSEL_INT1V" ref="gaec5f536976d3b250e7d2d13341518901" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_REFSEL_INT1V&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Internal 1.00 V as reference. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00130">130</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae407869826e0360657971c2550ea84d5"></a><!-- doxytag: member="xmega_adc.h::ADC_REFSEL_INTVCC" ref="gae407869826e0360657971c2550ea84d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_REFSEL_INTVCC&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Internal VCC/1.6 V as reference. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00131">131</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

<p>Referenced by <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00218">touch_priv_adc_init()</a>.</p>

</div>
</div>
<a class="anchor" id="gae40eed1f76821ac38592f233e9749e61"></a><!-- doxytag: member="xmega_adc.h::ADC_REFSEL_SIZE" ref="gae40eed1f76821ac38592f233e9749e61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_REFSEL_SIZE&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC reference selection. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00125">125</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa898768b35fd6bfd2591d9103ac5773f"></a><!-- doxytag: member="xmega_adc.h::ADC_REFSEL_START" ref="gaa898768b35fd6bfd2591d9103ac5773f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_REFSEL_START&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC reference selection. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00124">124</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac1c41d620b2ca698d257aaa1f6de82e5"></a><!-- doxytag: member="xmega_adc.h::ADC_RESOLUTION_12BIT" ref="gac1c41d620b2ca698d257aaa1f6de82e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_RESOLUTION_12BIT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>12-bit result, right adjusted </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00114">114</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

<p>Referenced by <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00218">touch_priv_adc_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga602571a2293ba97c8a6177277c0e11c9"></a><!-- doxytag: member="xmega_adc.h::ADC_RESOLUTION_8BIT" ref="ga602571a2293ba97c8a6177277c0e11c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_RESOLUTION_8BIT&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>8-bit result, right adjusted </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00115">115</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7239c3867c4ce8fb3a68c45b2bea3dd7"></a><!-- doxytag: member="xmega_adc.h::ADC_RESOLUTION_LEFT12BIT" ref="ga7239c3867c4ce8fb3a68c45b2bea3dd7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_RESOLUTION_LEFT12BIT&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>12-bit result, left adjusted </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00116">116</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga39acdef47d17a5aa1fe40b52b9bbe57e"></a><!-- doxytag: member="xmega_adc.h::ADC_RESOLUTION_SIZE" ref="ga39acdef47d17a5aa1fe40b52b9bbe57e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_RESOLUTION_SIZE&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC conversion resolution. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00107">107</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae1ff551bc5ce7c08c72fc7303f56cc78"></a><!-- doxytag: member="xmega_adc.h::ADC_RESOLUTION_START" ref="gae1ff551bc5ce7c08c72fc7303f56cc78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_RESOLUTION_START&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC conversion resolution. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00106">106</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga31d35ed34539ef5285090ea7d9caf784"></a><!-- doxytag: member="xmega_adc.h::ADC_SWEEP_0" ref="ga31d35ed34539ef5285090ea7d9caf784" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SWEEP_0&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sweep ADC channel 0 only. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00178">178</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b2048015e976c5a193baad15e78f7df"></a><!-- doxytag: member="xmega_adc.h::ADC_SWEEP_01" ref="ga6b2048015e976c5a193baad15e78f7df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SWEEP_01&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sweep ADC channels 0 and 1. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00179">179</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac9db9bd543cb1208a793215675284720"></a><!-- doxytag: member="xmega_adc.h::ADC_SWEEP_012" ref="gac9db9bd543cb1208a793215675284720" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SWEEP_012&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sweep ADC channels 0, 1 and 2. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00180">180</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab1907ecb9fad7be927b2974ae40b5f15"></a><!-- doxytag: member="xmega_adc.h::ADC_SWEEP_0123" ref="gab1907ecb9fad7be927b2974ae40b5f15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SWEEP_0123&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sweep all ADC channels. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00181">181</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad67d5fb736045ffea294870ef68bdea"></a><!-- doxytag: member="xmega_adc.h::ADC_SWEEP_SIZE" ref="gaad67d5fb736045ffea294870ef68bdea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SWEEP_SIZE&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel sweep selection. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00143">143</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga78a0a9d02682fe4e0f7a6f1e2e36ff2f"></a><!-- doxytag: member="xmega_adc.h::ADC_SWEEP_START" ref="ga78a0a9d02682fe4e0f7a6f1e2e36ff2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SWEEP_START&nbsp;&nbsp;&nbsp;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel sweep selection. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00142">142</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf56445315c08bca6e50a2150929dbb12"></a><!-- doxytag: member="xmega_adc.h::ADC_TEMP" ref="gaf56445315c08bca6e50a2150929dbb12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TEMP&nbsp;&nbsp;&nbsp;0x07</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Temporary register for 16-bit reads. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00060">60</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga33625dfa8ea444f7bd4a5083515f0b31"></a><!-- doxytag: member="xmega_adc.h::ADC_TEMPREF_BIT" ref="ga33625dfa8ea444f7bd4a5083515f0b31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TEMPREF_BIT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable temperature reference for measurement. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00121">121</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga083b8efeb02f2acb1199cc99e377d77c"></a><!-- doxytag: member="xmega_adc.h::adc_write_reg" ref="ga083b8efeb02f2acb1199cc99e377d77c" args="(base, reg, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define adc_write_reg</td>
          <td>(</td>
          <td class="paramtype">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;mmio_write8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(base) + ADC_##reg), (value))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Write <em>value</em> to register <em>reg</em> on ADC with base address <em>base</em>. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00238">238</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

<p>Referenced by <a class="el" href="board_2xplain_2include_2board_2touch_2resistive_2touch_8h_source.html#l00079">board_disable_touch_adc()</a>, <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00266">touch_priv_adc_clear_int_flag()</a>, <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00218">touch_priv_adc_init()</a>, and <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00311">touch_priv_adc_start()</a>.</p>

</div>
</div>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 14:10:01 2010 for display-demo by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
