# Tiny Tapeout project information
project:
  title:       "AXI-Stream TCP/UART Bridge"     # Project title
  author:      "IEEE ASIC"     # Your name
  discord:     ""     # Your discord username
  description: "A UART to AXI-Stream bridge with a TCP-like handler" # One line description
  language:    "SystemVerilog"
  clock_hz:    50000000      # 50 MHz clock

  # How many tiles your design occupies?
  tiles: "1x1"

  # Your top module name must start with "tt_um_".
  top_module:  "tt_um_top" # <-- MUST start with tt_um_

  # List ALL project's source files here.
  source_files:
    - "uart_axi_bridge.sv"    # <-- ADDED
    - "axi_stream_if.sv"
    - "crc32.sv"
    - "ethernet_info.svh"
    - "ethernet_ipv4_handler.sv"
    - "tcp_brain.sv"
    - "tcp_handler.sv"
    - "tcp_reorder_buffer.sv"
    - "tcp_sender.sv"
    - "tcp_top.sv"
    - "uart_axi_bridge.sv"
    - "tt_um_top.sv"
    - "UART_wrapper.sv"
    - "uart_top.sv"

# The pinout of your project.
pinout:
  # Inputs
  ui[0]: "uart_rx"  # <-- CONNECTED
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "uart_tx"  # <-- CONNECTED
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
