vendor_name = ModelSim
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/sumador_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/program_counter_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/mux2_1_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/IF_ID_Reg_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/sumador.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/program_counter.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/mux2_1.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/IF_ID_Reg.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/new_clk.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/extend.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/register_file.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/register_file_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/extend_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/Control_Unit.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/EXE_MEM_Reg.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/alu.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/sumadorExe.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/mux_Exe.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/compuerta.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/compuerta_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/Control_Unit_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/ID_EXE_Reg.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/ID_EXE_Reg_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/MEM_WB_Reg.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/WriteBack/mux_WB.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/fetch.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/fetch_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/decode.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/memory.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/decode_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/memory_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/vga.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/pll.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/vgaController.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/videoGen.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/shiftLPC.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/shiftLPC_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/muxDeco.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/muxSrc.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/aluFlags.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/IMem_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/IMem.mif
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/execute.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/execute_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/aluFlags_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/procesador_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/IMem.qip
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/IMem.v
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/contador_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMemory.mif
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMemory.qip
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMemory.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_aeo1.tdf
source_file = 1, imem.mif
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_trj2.tdf
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/decode_dla.tdf
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/decode_61a.tdf
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/mux_tfb.tdf
design_name = procesador
instance = comp, \vgaclk~output , vgaclk~output, procesador, 1
instance = comp, \hsync~output , hsync~output, procesador, 1
instance = comp, \vsync~output , vsync~output, procesador, 1
instance = comp, \sync_b~output , sync_b~output, procesador, 1
instance = comp, \blank_b~output , blank_b~output, procesador, 1
instance = comp, \r[0]~output , r[0]~output, procesador, 1
instance = comp, \r[1]~output , r[1]~output, procesador, 1
instance = comp, \r[2]~output , r[2]~output, procesador, 1
instance = comp, \r[3]~output , r[3]~output, procesador, 1
instance = comp, \r[4]~output , r[4]~output, procesador, 1
instance = comp, \r[5]~output , r[5]~output, procesador, 1
instance = comp, \r[6]~output , r[6]~output, procesador, 1
instance = comp, \r[7]~output , r[7]~output, procesador, 1
instance = comp, \g[0]~output , g[0]~output, procesador, 1
instance = comp, \g[1]~output , g[1]~output, procesador, 1
instance = comp, \g[2]~output , g[2]~output, procesador, 1
instance = comp, \g[3]~output , g[3]~output, procesador, 1
instance = comp, \g[4]~output , g[4]~output, procesador, 1
instance = comp, \g[5]~output , g[5]~output, procesador, 1
instance = comp, \g[6]~output , g[6]~output, procesador, 1
instance = comp, \g[7]~output , g[7]~output, procesador, 1
instance = comp, \b[0]~output , b[0]~output, procesador, 1
instance = comp, \b[1]~output , b[1]~output, procesador, 1
instance = comp, \b[2]~output , b[2]~output, procesador, 1
instance = comp, \b[3]~output , b[3]~output, procesador, 1
instance = comp, \b[4]~output , b[4]~output, procesador, 1
instance = comp, \b[5]~output , b[5]~output, procesador, 1
instance = comp, \b[6]~output , b[6]~output, procesador, 1
instance = comp, \b[7]~output , b[7]~output, procesador, 1
instance = comp, \clk~input , clk~input, procesador, 1
instance = comp, \vga_inst|vgapll|toggle~0 , vga_inst|vgapll|toggle~0, procesador, 1
instance = comp, \vga_inst|vgapll|toggle~feeder , vga_inst|vgapll|toggle~feeder, procesador, 1
instance = comp, \vga_inst|vgapll|toggle , vga_inst|vgapll|toggle, procesador, 1
instance = comp, \vga_inst|vgaCont|Add0~21 , vga_inst|vgaCont|Add0~21, procesador, 1
instance = comp, \vga_inst|vgaCont|x[0] , vga_inst|vgaCont|x[0], procesador, 1
instance = comp, \vga_inst|vgaCont|Add0~33 , vga_inst|vgaCont|Add0~33, procesador, 1
instance = comp, \vga_inst|vgaCont|x[1]~feeder , vga_inst|vgaCont|x[1]~feeder, procesador, 1
instance = comp, \vga_inst|vgaCont|x[1] , vga_inst|vgaCont|x[1], procesador, 1
instance = comp, \vga_inst|vgaCont|Add0~37 , vga_inst|vgaCont|Add0~37, procesador, 1
instance = comp, \vga_inst|vgaCont|x[2]~DUPLICATE , vga_inst|vgaCont|x[2]~DUPLICATE, procesador, 1
instance = comp, \vga_inst|vgaCont|Add0~25 , vga_inst|vgaCont|Add0~25, procesador, 1
instance = comp, \vga_inst|vgaCont|x[3] , vga_inst|vgaCont|x[3], procesador, 1
instance = comp, \vga_inst|vgaCont|Add0~29 , vga_inst|vgaCont|Add0~29, procesador, 1
instance = comp, \vga_inst|vgaCont|x[4] , vga_inst|vgaCont|x[4], procesador, 1
instance = comp, \vga_inst|vgaCont|Add0~5 , vga_inst|vgaCont|Add0~5, procesador, 1
instance = comp, \vga_inst|vgaCont|x[6] , vga_inst|vgaCont|x[6], procesador, 1
instance = comp, \vga_inst|vgaCont|Add0~17 , vga_inst|vgaCont|Add0~17, procesador, 1
instance = comp, \vga_inst|vgaCont|x[7] , vga_inst|vgaCont|x[7], procesador, 1
instance = comp, \vga_inst|vgaCont|Add0~1 , vga_inst|vgaCont|Add0~1, procesador, 1
instance = comp, \vga_inst|vgaCont|Equal0~0 , vga_inst|vgaCont|Equal0~0, procesador, 1
instance = comp, \vga_inst|vgaCont|x~0 , vga_inst|vgaCont|x~0, procesador, 1
instance = comp, \vga_inst|vgaCont|x[8] , vga_inst|vgaCont|x[8], procesador, 1
instance = comp, \vga_inst|vgaCont|Add0~9 , vga_inst|vgaCont|Add0~9, procesador, 1
instance = comp, \vga_inst|vgaCont|x~1 , vga_inst|vgaCont|x~1, procesador, 1
instance = comp, \vga_inst|vgaCont|x[9] , vga_inst|vgaCont|x[9], procesador, 1
instance = comp, \vga_inst|vgaCont|Add0~13 , vga_inst|vgaCont|Add0~13, procesador, 1
instance = comp, \vga_inst|vgaCont|x~2 , vga_inst|vgaCont|x~2, procesador, 1
instance = comp, \vga_inst|vgaCont|x[5] , vga_inst|vgaCont|x[5], procesador, 1
instance = comp, \vga_inst|vgaCont|x[7]~DUPLICATE , vga_inst|vgaCont|x[7]~DUPLICATE, procesador, 1
instance = comp, \vga_inst|vgaCont|hsync~0 , vga_inst|vgaCont|hsync~0, procesador, 1
instance = comp, \vga_inst|vgaCont|Equal0~2 , vga_inst|vgaCont|Equal0~2, procesador, 1
instance = comp, \vga_inst|vgaCont|Equal0~3 , vga_inst|vgaCont|Equal0~3, procesador, 1
instance = comp, \vga_inst|vgaCont|y[0] , vga_inst|vgaCont|y[0], procesador, 1
instance = comp, \vga_inst|vgaCont|Add1~5 , vga_inst|vgaCont|Add1~5, procesador, 1
instance = comp, \vga_inst|vgaCont|y~5 , vga_inst|vgaCont|y~5, procesador, 1
instance = comp, \vga_inst|vgaCont|y[6] , vga_inst|vgaCont|y[6], procesador, 1
instance = comp, \vga_inst|vgaCont|Add1~25 , vga_inst|vgaCont|Add1~25, procesador, 1
instance = comp, \vga_inst|vgaCont|Add1~29 , vga_inst|vgaCont|Add1~29, procesador, 1
instance = comp, \vga_inst|vgaCont|Equal0~1 , vga_inst|vgaCont|Equal0~1, procesador, 1
instance = comp, \vga_inst|vgaCont|y~8 , vga_inst|vgaCont|y~8, procesador, 1
instance = comp, \vga_inst|vgaCont|y[2]~DUPLICATE , vga_inst|vgaCont|y[2]~DUPLICATE, procesador, 1
instance = comp, \vga_inst|vgaCont|Add1~33 , vga_inst|vgaCont|Add1~33, procesador, 1
instance = comp, \vga_inst|vgaCont|Add1~37 , vga_inst|vgaCont|Add1~37, procesador, 1
instance = comp, \vga_inst|vgaCont|y~9 , vga_inst|vgaCont|y~9, procesador, 1
instance = comp, \vga_inst|vgaCont|y[4] , vga_inst|vgaCont|y[4], procesador, 1
instance = comp, \vga_inst|vgaCont|Add1~9 , vga_inst|vgaCont|Add1~9, procesador, 1
instance = comp, \vga_inst|vgaCont|y~4 , vga_inst|vgaCont|y~4, procesador, 1
instance = comp, \vga_inst|vgaCont|y[5] , vga_inst|vgaCont|y[5], procesador, 1
instance = comp, \vga_inst|vgaCont|Add1~13 , vga_inst|vgaCont|Add1~13, procesador, 1
instance = comp, \vga_inst|vgaCont|y~2 , vga_inst|vgaCont|y~2, procesador, 1
instance = comp, \vga_inst|vgaCont|y[9] , vga_inst|vgaCont|y[9], procesador, 1
instance = comp, \vga_inst|vgaCont|Add1~17 , vga_inst|vgaCont|Add1~17, procesador, 1
instance = comp, \vga_inst|vgaCont|y~6 , vga_inst|vgaCont|y~6, procesador, 1
instance = comp, \vga_inst|vgaCont|y[7] , vga_inst|vgaCont|y[7], procesador, 1
instance = comp, \vga_inst|vgaCont|Add1~21 , vga_inst|vgaCont|Add1~21, procesador, 1
instance = comp, \vga_inst|vgaCont|y~10 , vga_inst|vgaCont|y~10, procesador, 1
instance = comp, \vga_inst|vgaCont|y[8] , vga_inst|vgaCont|y[8], procesador, 1
instance = comp, \vga_inst|vgaCont|Add1~1 , vga_inst|vgaCont|Add1~1, procesador, 1
instance = comp, \vga_inst|vgaCont|y~0 , vga_inst|vgaCont|y~0, procesador, 1
instance = comp, \vga_inst|vgaCont|y~1 , vga_inst|vgaCont|y~1, procesador, 1
instance = comp, \vga_inst|vgaCont|y~3 , vga_inst|vgaCont|y~3, procesador, 1
instance = comp, \vga_inst|vgaCont|y[3]~DUPLICATE , vga_inst|vgaCont|y[3]~DUPLICATE, procesador, 1
instance = comp, \vga_inst|vgaCont|y~11 , vga_inst|vgaCont|y~11, procesador, 1
instance = comp, \vga_inst|vgaCont|y~12 , vga_inst|vgaCont|y~12, procesador, 1
instance = comp, \vga_inst|vgaCont|Equal0~6 , vga_inst|vgaCont|Equal0~6, procesador, 1
instance = comp, \vga_inst|vgaCont|Equal0~4 , vga_inst|vgaCont|Equal0~4, procesador, 1
instance = comp, \vga_inst|vgaCont|Equal0~5 , vga_inst|vgaCont|Equal0~5, procesador, 1
instance = comp, \vga_inst|vgaCont|y~13 , vga_inst|vgaCont|y~13, procesador, 1
instance = comp, \vga_inst|vgaCont|y[0]~DUPLICATE , vga_inst|vgaCont|y[0]~DUPLICATE, procesador, 1
instance = comp, \vga_inst|vgaCont|y~7 , vga_inst|vgaCont|y~7, procesador, 1
instance = comp, \vga_inst|vgaCont|y[1] , vga_inst|vgaCont|y[1], procesador, 1
instance = comp, \vga_inst|vgaCont|y[2] , vga_inst|vgaCont|y[2], procesador, 1
instance = comp, \vga_inst|vgaCont|vsync~0 , vga_inst|vgaCont|vsync~0, procesador, 1
instance = comp, \vga_inst|vgaVideoGen|LessThan1~0 , vga_inst|vgaVideoGen|LessThan1~0, procesador, 1
instance = comp, \vga_inst|vgaCont|vsync~1 , vga_inst|vgaCont|vsync~1, procesador, 1
instance = comp, \vga_inst|vgaCont|sync_b , vga_inst|vgaCont|sync_b, procesador, 1
instance = comp, \vga_inst|vgaCont|LessThan7~0 , vga_inst|vgaCont|LessThan7~0, procesador, 1
instance = comp, \vga_inst|vgaCont|blank_b~0 , vga_inst|vgaCont|blank_b~0, procesador, 1
instance = comp, \vga_inst|vgaCont|Add2~13 , vga_inst|vgaCont|Add2~13, procesador, 1
instance = comp, \vga_inst|vgaCont|always0~3 , vga_inst|vgaCont|always0~3, procesador, 1
instance = comp, \vga_inst|vgaCont|always0~1 , vga_inst|vgaCont|always0~1, procesador, 1
instance = comp, \vga_inst|vgaCont|always0~4 , vga_inst|vgaCont|always0~4, procesador, 1
instance = comp, \vga_inst|vgaCont|always0~2 , vga_inst|vgaCont|always0~2, procesador, 1
instance = comp, \vga_inst|vgaCont|y~16 , vga_inst|vgaCont|y~16, procesador, 1
instance = comp, \vga_inst|vgaCont|y~15 , vga_inst|vgaCont|y~15, procesador, 1
instance = comp, \vga_inst|vgaCont|y~14 , vga_inst|vgaCont|y~14, procesador, 1
instance = comp, \vga_inst|vgaCont|y~18 , vga_inst|vgaCont|y~18, procesador, 1
instance = comp, \vga_inst|vgaCont|y~17 , vga_inst|vgaCont|y~17, procesador, 1
instance = comp, \vga_inst|vgaCont|always0~0 , vga_inst|vgaCont|always0~0, procesador, 1
instance = comp, \vga_inst|vgaCont|always0~5 , vga_inst|vgaCont|always0~5, procesador, 1
instance = comp, \vga_inst|vgaCont|always0~8 , vga_inst|vgaCont|always0~8, procesador, 1
instance = comp, \vga_inst|vgaCont|always0~9 , vga_inst|vgaCont|always0~9, procesador, 1
instance = comp, \vga_inst|vgaCont|y~20 , vga_inst|vgaCont|y~20, procesador, 1
instance = comp, \vga_inst|vgaCont|y[3] , vga_inst|vgaCont|y[3], procesador, 1
instance = comp, \vga_inst|vgaCont|y~21 , vga_inst|vgaCont|y~21, procesador, 1
instance = comp, \vga_inst|vgaCont|always0~7 , vga_inst|vgaCont|always0~7, procesador, 1
instance = comp, \vga_inst|vgaCont|y~19 , vga_inst|vgaCont|y~19, procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[1]~0 , vga_inst|vgaCont|readAddress[1]~0, procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[1]~2 , vga_inst|vgaCont|readAddress[1]~2, procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[1]~3 , vga_inst|vgaCont|readAddress[1]~3, procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[1]~4 , vga_inst|vgaCont|readAddress[1]~4, procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[1]~1 , vga_inst|vgaCont|readAddress[1]~1, procesador, 1
instance = comp, \vga_inst|vgaCont|always0~6 , vga_inst|vgaCont|always0~6, procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[1]~5 , vga_inst|vgaCont|readAddress[1]~5, procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[0] , vga_inst|vgaCont|readAddress[0], procesador, 1
instance = comp, \vga_inst|vgaCont|Add2~17 , vga_inst|vgaCont|Add2~17, procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[1] , vga_inst|vgaCont|readAddress[1], procesador, 1
instance = comp, \vga_inst|vgaCont|Add2~21 , vga_inst|vgaCont|Add2~21, procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[2] , vga_inst|vgaCont|readAddress[2], procesador, 1
instance = comp, \vga_inst|vgaCont|Add2~25 , vga_inst|vgaCont|Add2~25, procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[3] , vga_inst|vgaCont|readAddress[3], procesador, 1
instance = comp, \vga_inst|vgaCont|Add2~29 , vga_inst|vgaCont|Add2~29, procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[4] , vga_inst|vgaCont|readAddress[4], procesador, 1
instance = comp, \vga_inst|vgaCont|Add2~33 , vga_inst|vgaCont|Add2~33, procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[5] , vga_inst|vgaCont|readAddress[5], procesador, 1
instance = comp, \vga_inst|vgaCont|Add2~37 , vga_inst|vgaCont|Add2~37, procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[6] , vga_inst|vgaCont|readAddress[6], procesador, 1
instance = comp, \vga_inst|vgaCont|Add2~41 , vga_inst|vgaCont|Add2~41, procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[7] , vga_inst|vgaCont|readAddress[7], procesador, 1
instance = comp, \vga_inst|vgaCont|Add2~45 , vga_inst|vgaCont|Add2~45, procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[8] , vga_inst|vgaCont|readAddress[8], procesador, 1
instance = comp, \vga_inst|vgaCont|Add2~49 , vga_inst|vgaCont|Add2~49, procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[9] , vga_inst|vgaCont|readAddress[9], procesador, 1
instance = comp, \vga_inst|vgaCont|Add2~53 , vga_inst|vgaCont|Add2~53, procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[10] , vga_inst|vgaCont|readAddress[10], procesador, 1
instance = comp, \vga_inst|vgaCont|Add2~57 , vga_inst|vgaCont|Add2~57, procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[11] , vga_inst|vgaCont|readAddress[11], procesador, 1
instance = comp, \vga_inst|vgaCont|Add2~61 , vga_inst|vgaCont|Add2~61, procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[12] , vga_inst|vgaCont|readAddress[12], procesador, 1
instance = comp, \vga_inst|vgaCont|Add2~5 , vga_inst|vgaCont|Add2~5, procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[13] , vga_inst|vgaCont|readAddress[13], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder , dataMem_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[0] , dataMem_inst|altsyncram_component|auto_generated|address_reg_b[0], procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[15] , vga_inst|vgaCont|readAddress[15], procesador, 1
instance = comp, \vga_inst|vgaCont|Add2~9 , vga_inst|vgaCont|Add2~9, procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[14] , vga_inst|vgaCont|readAddress[14], procesador, 1
instance = comp, \vga_inst|vgaCont|Add2~1 , vga_inst|vgaCont|Add2~1, procesador, 1
instance = comp, \vga_inst|vgaCont|readAddress[15]~DUPLICATE , vga_inst|vgaCont|readAddress[15]~DUPLICATE, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[2] , dataMem_inst|altsyncram_component|auto_generated|address_reg_b[2], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder , dataMem_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[1] , dataMem_inst|altsyncram_component|auto_generated|address_reg_b[1], procesador, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, procesador, 1
instance = comp, \~GND , ~GND, procesador, 1
instance = comp, \sum_inst|Add0~1 , sum_inst|Add0~1, procesador, 1
instance = comp, \rst~input , rst~input, procesador, 1
instance = comp, \rst~inputCLKENA0 , rst~inputCLKENA0, procesador, 1
instance = comp, \fetch|pc_plus2_reg[0] , fetch|pc_plus2_reg[0], procesador, 1
instance = comp, \decode|pc_plus2_reg[0]~feeder , decode|pc_plus2_reg[0]~feeder, procesador, 1
instance = comp, \decode|pc_plus2_reg[0] , decode|pc_plus2_reg[0], procesador, 1
instance = comp, \pc_inst|q[0]~feeder , pc_inst|q[0]~feeder, procesador, 1
instance = comp, \sum_inst|Add0~5 , sum_inst|Add0~5, procesador, 1
instance = comp, \fetch|pc_plus2_reg[1] , fetch|pc_plus2_reg[1], procesador, 1
instance = comp, \decode|pc_plus2_reg[1] , decode|pc_plus2_reg[1], procesador, 1
instance = comp, \pc_inst|q[1]~feeder , pc_inst|q[1]~feeder, procesador, 1
instance = comp, \sum_inst|Add0~9 , sum_inst|Add0~9, procesador, 1
instance = comp, \fetch|pc_plus2_reg[2] , fetch|pc_plus2_reg[2], procesador, 1
instance = comp, \decode|pc_plus2_reg[2] , decode|pc_plus2_reg[2], procesador, 1
instance = comp, \pc_inst|q[2]~feeder , pc_inst|q[2]~feeder, procesador, 1
instance = comp, \pc_inst|q[2] , pc_inst|q[2], procesador, 1
instance = comp, \sum_inst|Add0~13 , sum_inst|Add0~13, procesador, 1
instance = comp, \fetch|pc_plus2_reg[3] , fetch|pc_plus2_reg[3], procesador, 1
instance = comp, \decode|pc_plus2_reg[3]~feeder , decode|pc_plus2_reg[3]~feeder, procesador, 1
instance = comp, \decode|pc_plus2_reg[3] , decode|pc_plus2_reg[3], procesador, 1
instance = comp, \pc_inst|q[3]~feeder , pc_inst|q[3]~feeder, procesador, 1
instance = comp, \pc_inst|q[3] , pc_inst|q[3], procesador, 1
instance = comp, \sum_inst|Add0~17 , sum_inst|Add0~17, procesador, 1
instance = comp, \fetch|pc_plus2_reg[4] , fetch|pc_plus2_reg[4], procesador, 1
instance = comp, \decode|pc_plus2_reg[4] , decode|pc_plus2_reg[4], procesador, 1
instance = comp, \pc_inst|q[4]~feeder , pc_inst|q[4]~feeder, procesador, 1
instance = comp, \pc_inst|q[4] , pc_inst|q[4], procesador, 1
instance = comp, \sum_inst|Add0~21 , sum_inst|Add0~21, procesador, 1
instance = comp, \fetch|pc_plus2_reg[5] , fetch|pc_plus2_reg[5], procesador, 1
instance = comp, \decode|pc_plus2_reg[5] , decode|pc_plus2_reg[5], procesador, 1
instance = comp, \pc_inst|q[5]~feeder , pc_inst|q[5]~feeder, procesador, 1
instance = comp, \pc_inst|q[5] , pc_inst|q[5], procesador, 1
instance = comp, \sum_inst|Add0~25 , sum_inst|Add0~25, procesador, 1
instance = comp, \fetch|pc_plus2_reg[6] , fetch|pc_plus2_reg[6], procesador, 1
instance = comp, \decode|pc_plus2_reg[6]~feeder , decode|pc_plus2_reg[6]~feeder, procesador, 1
instance = comp, \decode|pc_plus2_reg[6] , decode|pc_plus2_reg[6], procesador, 1
instance = comp, \pc_inst|q[6]~feeder , pc_inst|q[6]~feeder, procesador, 1
instance = comp, \pc_inst|q[6] , pc_inst|q[6], procesador, 1
instance = comp, \sum_inst|Add0~29 , sum_inst|Add0~29, procesador, 1
instance = comp, \fetch|pc_plus2_reg[7]~feeder , fetch|pc_plus2_reg[7]~feeder, procesador, 1
instance = comp, \fetch|pc_plus2_reg[7] , fetch|pc_plus2_reg[7], procesador, 1
instance = comp, \decode|pc_plus2_reg[7]~feeder , decode|pc_plus2_reg[7]~feeder, procesador, 1
instance = comp, \decode|pc_plus2_reg[7] , decode|pc_plus2_reg[7], procesador, 1
instance = comp, \pc_inst|q[7]~feeder , pc_inst|q[7]~feeder, procesador, 1
instance = comp, \pc_inst|q[7] , pc_inst|q[7], procesador, 1
instance = comp, \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 , IMem_inst|altsyncram_component|auto_generated|ram_block1a0, procesador, 1
instance = comp, \fetch|instruction_reg[15] , fetch|instruction_reg[15], procesador, 1
instance = comp, \control_inst|Decoder1~0 , control_inst|Decoder1~0, procesador, 1
instance = comp, \decode|aluControl[2] , decode|aluControl[2], procesador, 1
instance = comp, \control_inst|WideOr3~0 , control_inst|WideOr3~0, procesador, 1
instance = comp, \decode|aluControl[0] , decode|aluControl[0], procesador, 1
instance = comp, \fetch|instruction_reg[13] , fetch|instruction_reg[13], procesador, 1
instance = comp, \control_inst|WideOr2~0 , control_inst|WideOr2~0, procesador, 1
instance = comp, \decode|aluControl[1] , decode|aluControl[1], procesador, 1
instance = comp, \control_inst|branch~0 , control_inst|branch~0, procesador, 1
instance = comp, \decode|aluControl[3] , decode|aluControl[3], procesador, 1
instance = comp, \alu_inst|Selector0~0 , alu_inst|Selector0~0, procesador, 1
instance = comp, \aluFlags_inst|nOut , aluFlags_inst|nOut, procesador, 1
instance = comp, \control_inst|branch~1 , control_inst|branch~1, procesador, 1
instance = comp, \decode|branch , decode|branch, procesador, 1
instance = comp, \control_inst|jump~0 , control_inst|jump~0, procesador, 1
instance = comp, \decode|jump , decode|jump, procesador, 1
instance = comp, \compuerta_inst|pcSrcE , compuerta_inst|pcSrcE, procesador, 1
instance = comp, \pc_inst|q[1] , pc_inst|q[1], procesador, 1
instance = comp, \fetch|instruction_reg[12] , fetch|instruction_reg[12], procesador, 1
instance = comp, \pc_inst|q[7]~0 , pc_inst|q[7]~0, procesador, 1
instance = comp, \pc_inst|q[0] , pc_inst|q[0], procesador, 1
instance = comp, \fetch|instruction_reg[14] , fetch|instruction_reg[14], procesador, 1
instance = comp, \control_inst|WideOr1~0 , control_inst|WideOr1~0, procesador, 1
instance = comp, \decode|resultSrc[0] , decode|resultSrc[0], procesador, 1
instance = comp, \EMReg_inst|resultSrc_reg[0] , EMReg_inst|resultSrc_reg[0], procesador, 1
instance = comp, \memory|resultSrc_reg[0] , memory|resultSrc_reg[0], procesador, 1
instance = comp, \memory|aluRes_reg[13]~feeder , memory|aluRes_reg[13]~feeder, procesador, 1
instance = comp, \memory|aluRes_reg[13] , memory|aluRes_reg[13], procesador, 1
instance = comp, \mux3a1_inst|Mux2~0 , mux3a1_inst|Mux2~0, procesador, 1
instance = comp, \control_inst|WideOr0~0 , control_inst|WideOr0~0, procesador, 1
instance = comp, \decode|regWrite , decode|regWrite, procesador, 1
instance = comp, \EMReg_inst|regWrite_reg , EMReg_inst|regWrite_reg, procesador, 1
instance = comp, \memory|regWrite_reg , memory|regWrite_reg, procesador, 1
instance = comp, \fetch|instruction_reg[9] , fetch|instruction_reg[9], procesador, 1
instance = comp, \decode|rd_reg[1]~feeder , decode|rd_reg[1]~feeder, procesador, 1
instance = comp, \decode|rd_reg[1] , decode|rd_reg[1], procesador, 1
instance = comp, \EMReg_inst|rd_reg[1] , EMReg_inst|rd_reg[1], procesador, 1
instance = comp, \memory|rd_reg[1]~feeder , memory|rd_reg[1]~feeder, procesador, 1
instance = comp, \memory|rd_reg[1] , memory|rd_reg[1], procesador, 1
instance = comp, \fetch|instruction_reg[8] , fetch|instruction_reg[8], procesador, 1
instance = comp, \decode|rd_reg[0]~feeder , decode|rd_reg[0]~feeder, procesador, 1
instance = comp, \decode|rd_reg[0] , decode|rd_reg[0], procesador, 1
instance = comp, \EMReg_inst|rd_reg[0] , EMReg_inst|rd_reg[0], procesador, 1
instance = comp, \memory|rd_reg[0] , memory|rd_reg[0], procesador, 1
instance = comp, \fetch|instruction_reg[11] , fetch|instruction_reg[11], procesador, 1
instance = comp, \decode|rd_reg[3]~feeder , decode|rd_reg[3]~feeder, procesador, 1
instance = comp, \decode|rd_reg[3] , decode|rd_reg[3], procesador, 1
instance = comp, \EMReg_inst|rd_reg[3]~feeder , EMReg_inst|rd_reg[3]~feeder, procesador, 1
instance = comp, \EMReg_inst|rd_reg[3] , EMReg_inst|rd_reg[3], procesador, 1
instance = comp, \memory|rd_reg[3]~feeder , memory|rd_reg[3]~feeder, procesador, 1
instance = comp, \memory|rd_reg[3] , memory|rd_reg[3], procesador, 1
instance = comp, \fetch|instruction_reg[10] , fetch|instruction_reg[10], procesador, 1
instance = comp, \decode|rd_reg[2] , decode|rd_reg[2], procesador, 1
instance = comp, \EMReg_inst|rd_reg[2]~feeder , EMReg_inst|rd_reg[2]~feeder, procesador, 1
instance = comp, \EMReg_inst|rd_reg[2] , EMReg_inst|rd_reg[2], procesador, 1
instance = comp, \memory|rd_reg[2] , memory|rd_reg[2], procesador, 1
instance = comp, \regFile_inst|Decoder0~14 , regFile_inst|Decoder0~14, procesador, 1
instance = comp, \regFile_inst|registers[11][13] , regFile_inst|registers[11][13], procesador, 1
instance = comp, \fetch|instruction_reg[4]~feeder , fetch|instruction_reg[4]~feeder, procesador, 1
instance = comp, \fetch|instruction_reg[4] , fetch|instruction_reg[4], procesador, 1
instance = comp, \control_inst|WideOr4~0 , control_inst|WideOr4~0, procesador, 1
instance = comp, \muxRF1|result[0]~2 , muxRF1|result[0]~2, procesador, 1
instance = comp, \regFile_inst|registers[9][13]~feeder , regFile_inst|registers[9][13]~feeder, procesador, 1
instance = comp, \regFile_inst|Decoder0~6 , regFile_inst|Decoder0~6, procesador, 1
instance = comp, \regFile_inst|registers[9][13] , regFile_inst|registers[9][13], procesador, 1
instance = comp, \regFile_inst|registers[8][13]~feeder , regFile_inst|registers[8][13]~feeder, procesador, 1
instance = comp, \regFile_inst|Decoder0~2 , regFile_inst|Decoder0~2, procesador, 1
instance = comp, \regFile_inst|registers[8][13] , regFile_inst|registers[8][13], procesador, 1
instance = comp, \regFile_inst|Decoder0~10 , regFile_inst|Decoder0~10, procesador, 1
instance = comp, \regFile_inst|registers[10][13] , regFile_inst|registers[10][13], procesador, 1
instance = comp, \fetch|instruction_reg[5] , fetch|instruction_reg[5], procesador, 1
instance = comp, \muxRF1|result[1]~3 , muxRF1|result[1]~3, procesador, 1
instance = comp, \regFile_inst|Mux2~2 , regFile_inst|Mux2~2, procesador, 1
instance = comp, \fetch|instruction_reg[7] , fetch|instruction_reg[7], procesador, 1
instance = comp, \muxRF1|result[3]~1 , muxRF1|result[3]~1, procesador, 1
instance = comp, \regFile_inst|Decoder0~1 , regFile_inst|Decoder0~1, procesador, 1
instance = comp, \regFile_inst|registers[4][13] , regFile_inst|registers[4][13], procesador, 1
instance = comp, \regFile_inst|Decoder0~5 , regFile_inst|Decoder0~5, procesador, 1
instance = comp, \regFile_inst|registers[5][13] , regFile_inst|registers[5][13], procesador, 1
instance = comp, \regFile_inst|registers[6][13]~feeder , regFile_inst|registers[6][13]~feeder, procesador, 1
instance = comp, \regFile_inst|Decoder0~9 , regFile_inst|Decoder0~9, procesador, 1
instance = comp, \regFile_inst|registers[6][13] , regFile_inst|registers[6][13], procesador, 1
instance = comp, \regFile_inst|Decoder0~13 , regFile_inst|Decoder0~13, procesador, 1
instance = comp, \regFile_inst|registers[7][13] , regFile_inst|registers[7][13], procesador, 1
instance = comp, \regFile_inst|Mux2~1 , regFile_inst|Mux2~1, procesador, 1
instance = comp, \fetch|instruction_reg[6] , fetch|instruction_reg[6], procesador, 1
instance = comp, \muxRF1|result[2]~0 , muxRF1|result[2]~0, procesador, 1
instance = comp, \regFile_inst|Decoder0~3 , regFile_inst|Decoder0~3, procesador, 1
instance = comp, \regFile_inst|registers[12][13] , regFile_inst|registers[12][13], procesador, 1
instance = comp, \regFile_inst|Decoder0~11 , regFile_inst|Decoder0~11, procesador, 1
instance = comp, \regFile_inst|registers[14][13] , regFile_inst|registers[14][13], procesador, 1
instance = comp, \regFile_inst|Decoder0~7 , regFile_inst|Decoder0~7, procesador, 1
instance = comp, \regFile_inst|registers[13][13] , regFile_inst|registers[13][13], procesador, 1
instance = comp, \regFile_inst|registers[15][13]~feeder , regFile_inst|registers[15][13]~feeder, procesador, 1
instance = comp, \regFile_inst|Decoder0~15 , regFile_inst|Decoder0~15, procesador, 1
instance = comp, \regFile_inst|registers[15][13] , regFile_inst|registers[15][13], procesador, 1
instance = comp, \regFile_inst|Mux2~3 , regFile_inst|Mux2~3, procesador, 1
instance = comp, \regFile_inst|Decoder0~4 , regFile_inst|Decoder0~4, procesador, 1
instance = comp, \regFile_inst|registers[1][13] , regFile_inst|registers[1][13], procesador, 1
instance = comp, \regFile_inst|registers[2][13]~feeder , regFile_inst|registers[2][13]~feeder, procesador, 1
instance = comp, \regFile_inst|Decoder0~8 , regFile_inst|Decoder0~8, procesador, 1
instance = comp, \regFile_inst|registers[2][13] , regFile_inst|registers[2][13], procesador, 1
instance = comp, \regFile_inst|registers[3][13]~feeder , regFile_inst|registers[3][13]~feeder, procesador, 1
instance = comp, \regFile_inst|Decoder0~12 , regFile_inst|Decoder0~12, procesador, 1
instance = comp, \regFile_inst|registers[3][13] , regFile_inst|registers[3][13], procesador, 1
instance = comp, \regFile_inst|Decoder0~0 , regFile_inst|Decoder0~0, procesador, 1
instance = comp, \regFile_inst|registers[0][13] , regFile_inst|registers[0][13], procesador, 1
instance = comp, \regFile_inst|Mux2~0 , regFile_inst|Mux2~0, procesador, 1
instance = comp, \regFile_inst|Mux2~4 , regFile_inst|Mux2~4, procesador, 1
instance = comp, \regFile_inst|RD1_temp[13] , regFile_inst|RD1_temp[13], procesador, 1
instance = comp, \fetch|instruction_reg[0] , fetch|instruction_reg[0], procesador, 1
instance = comp, \control_inst|mxSource~0 , control_inst|mxSource~0, procesador, 1
instance = comp, \decode|op1_reg[13] , decode|op1_reg[13], procesador, 1
instance = comp, \decode|aluControl[3]~DUPLICATE , decode|aluControl[3]~DUPLICATE, procesador, 1
instance = comp, \decode|aluControl[1]~DUPLICATE , decode|aluControl[1]~DUPLICATE, procesador, 1
instance = comp, \decode|aluControl[0]~DUPLICATE , decode|aluControl[0]~DUPLICATE, procesador, 1
instance = comp, \EMReg_inst|aluRes_reg[10]~0 , EMReg_inst|aluRes_reg[10]~0, procesador, 1
instance = comp, \control_inst|Selector0~0 , control_inst|Selector0~0, procesador, 1
instance = comp, \decode|aluSrc , decode|aluSrc, procesador, 1
instance = comp, \fetch|instruction_reg[3]~feeder , fetch|instruction_reg[3]~feeder, procesador, 1
instance = comp, \fetch|instruction_reg[3] , fetch|instruction_reg[3], procesador, 1
instance = comp, \muxRF2|result[3]~3 , muxRF2|result[3]~3, procesador, 1
instance = comp, \fetch|instruction_reg[2] , fetch|instruction_reg[2], procesador, 1
instance = comp, \muxRF2|result[2]~2 , muxRF2|result[2]~2, procesador, 1
instance = comp, \regFile_inst|registers[13][13]~DUPLICATE , regFile_inst|registers[13][13]~DUPLICATE, procesador, 1
instance = comp, \muxRF2|result[0]~0 , muxRF2|result[0]~0, procesador, 1
instance = comp, \fetch|instruction_reg[1] , fetch|instruction_reg[1], procesador, 1
instance = comp, \muxRF2|result[1]~1 , muxRF2|result[1]~1, procesador, 1
instance = comp, \regFile_inst|Mux18~3 , regFile_inst|Mux18~3, procesador, 1
instance = comp, \regFile_inst|Mux18~0 , regFile_inst|Mux18~0, procesador, 1
instance = comp, \regFile_inst|Mux18~1 , regFile_inst|Mux18~1, procesador, 1
instance = comp, \regFile_inst|Mux18~2 , regFile_inst|Mux18~2, procesador, 1
instance = comp, \regFile_inst|Mux18~4 , regFile_inst|Mux18~4, procesador, 1
instance = comp, \regFile_inst|RD2_temp[13] , regFile_inst|RD2_temp[13], procesador, 1
instance = comp, \decode|op2_reg[13]~DUPLICATE , decode|op2_reg[13]~DUPLICATE, procesador, 1
instance = comp, \EMReg_inst|aluRes_reg[10]~1 , EMReg_inst|aluRes_reg[10]~1, procesador, 1
instance = comp, \regFile_inst|registers[1][12] , regFile_inst|registers[1][12], procesador, 1
instance = comp, \regFile_inst|registers[9][12] , regFile_inst|registers[9][12], procesador, 1
instance = comp, \regFile_inst|registers[13][12]~feeder , regFile_inst|registers[13][12]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[13][12] , regFile_inst|registers[13][12], procesador, 1
instance = comp, \regFile_inst|registers[5][12] , regFile_inst|registers[5][12], procesador, 1
instance = comp, \regFile_inst|Mux3~1 , regFile_inst|Mux3~1, procesador, 1
instance = comp, \regFile_inst|registers[8][12]~feeder , regFile_inst|registers[8][12]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[8][12] , regFile_inst|registers[8][12], procesador, 1
instance = comp, \regFile_inst|registers[12][12]~feeder , regFile_inst|registers[12][12]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[12][12]~DUPLICATE , regFile_inst|registers[12][12]~DUPLICATE, procesador, 1
instance = comp, \regFile_inst|registers[0][12] , regFile_inst|registers[0][12], procesador, 1
instance = comp, \regFile_inst|Mux3~0 , regFile_inst|Mux3~0, procesador, 1
instance = comp, \regFile_inst|registers[7][12] , regFile_inst|registers[7][12], procesador, 1
instance = comp, \regFile_inst|registers[3][12]~feeder , regFile_inst|registers[3][12]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[3][12] , regFile_inst|registers[3][12], procesador, 1
instance = comp, \regFile_inst|registers[11][12] , regFile_inst|registers[11][12], procesador, 1
instance = comp, \regFile_inst|registers[15][12] , regFile_inst|registers[15][12], procesador, 1
instance = comp, \regFile_inst|Mux3~3 , regFile_inst|Mux3~3, procesador, 1
instance = comp, \regFile_inst|registers[10][12] , regFile_inst|registers[10][12], procesador, 1
instance = comp, \regFile_inst|registers[6][12] , regFile_inst|registers[6][12], procesador, 1
instance = comp, \regFile_inst|registers[2][12]~feeder , regFile_inst|registers[2][12]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[2][12] , regFile_inst|registers[2][12], procesador, 1
instance = comp, \regFile_inst|registers[14][12] , regFile_inst|registers[14][12], procesador, 1
instance = comp, \regFile_inst|Mux3~2 , regFile_inst|Mux3~2, procesador, 1
instance = comp, \regFile_inst|Mux3~4 , regFile_inst|Mux3~4, procesador, 1
instance = comp, \regFile_inst|RD1_temp[12] , regFile_inst|RD1_temp[12], procesador, 1
instance = comp, \decode|op1_reg[12]~feeder , decode|op1_reg[12]~feeder, procesador, 1
instance = comp, \decode|op1_reg[12] , decode|op1_reg[12], procesador, 1
instance = comp, \regFile_inst|registers[1][11] , regFile_inst|registers[1][11], procesador, 1
instance = comp, \regFile_inst|registers[3][11] , regFile_inst|registers[3][11], procesador, 1
instance = comp, \regFile_inst|registers[2][11]~feeder , regFile_inst|registers[2][11]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[2][11] , regFile_inst|registers[2][11], procesador, 1
instance = comp, \regFile_inst|registers[0][11] , regFile_inst|registers[0][11], procesador, 1
instance = comp, \regFile_inst|Mux20~0 , regFile_inst|Mux20~0, procesador, 1
instance = comp, \regFile_inst|registers[13][11]~feeder , regFile_inst|registers[13][11]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[13][11] , regFile_inst|registers[13][11], procesador, 1
instance = comp, \regFile_inst|registers[15][11] , regFile_inst|registers[15][11], procesador, 1
instance = comp, \regFile_inst|registers[12][11]~feeder , regFile_inst|registers[12][11]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[12][11] , regFile_inst|registers[12][11], procesador, 1
instance = comp, \regFile_inst|registers[14][11] , regFile_inst|registers[14][11], procesador, 1
instance = comp, \regFile_inst|Mux20~3 , regFile_inst|Mux20~3, procesador, 1
instance = comp, \regFile_inst|registers[11][11] , regFile_inst|registers[11][11], procesador, 1
instance = comp, \regFile_inst|registers[8][11]~feeder , regFile_inst|registers[8][11]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[8][11] , regFile_inst|registers[8][11], procesador, 1
instance = comp, \regFile_inst|registers[9][11]~feeder , regFile_inst|registers[9][11]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[9][11] , regFile_inst|registers[9][11], procesador, 1
instance = comp, \regFile_inst|registers[10][11] , regFile_inst|registers[10][11], procesador, 1
instance = comp, \regFile_inst|Mux20~2 , regFile_inst|Mux20~2, procesador, 1
instance = comp, \regFile_inst|registers[6][11] , regFile_inst|registers[6][11], procesador, 1
instance = comp, \regFile_inst|registers[4][11]~feeder , regFile_inst|registers[4][11]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[4][11] , regFile_inst|registers[4][11], procesador, 1
instance = comp, \regFile_inst|registers[5][11]~DUPLICATE , regFile_inst|registers[5][11]~DUPLICATE, procesador, 1
instance = comp, \regFile_inst|registers[7][11] , regFile_inst|registers[7][11], procesador, 1
instance = comp, \regFile_inst|Mux20~1 , regFile_inst|Mux20~1, procesador, 1
instance = comp, \regFile_inst|Mux20~4 , regFile_inst|Mux20~4, procesador, 1
instance = comp, \regFile_inst|RD2_temp[11] , regFile_inst|RD2_temp[11], procesador, 1
instance = comp, \decode|op2_reg[11]~feeder , decode|op2_reg[11]~feeder, procesador, 1
instance = comp, \decode|op2_reg[11] , decode|op2_reg[11], procesador, 1
instance = comp, \regFile_inst|registers[9][10] , regFile_inst|registers[9][10], procesador, 1
instance = comp, \regFile_inst|registers[13][10]~feeder , regFile_inst|registers[13][10]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[13][10] , regFile_inst|registers[13][10], procesador, 1
instance = comp, \regFile_inst|registers[5][10] , regFile_inst|registers[5][10], procesador, 1
instance = comp, \regFile_inst|registers[1][10] , regFile_inst|registers[1][10], procesador, 1
instance = comp, \regFile_inst|Mux21~1 , regFile_inst|Mux21~1, procesador, 1
instance = comp, \regFile_inst|registers[8][10]~feeder , regFile_inst|registers[8][10]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[8][10] , regFile_inst|registers[8][10], procesador, 1
instance = comp, \regFile_inst|registers[4][10] , regFile_inst|registers[4][10], procesador, 1
instance = comp, \regFile_inst|registers[12][10] , regFile_inst|registers[12][10], procesador, 1
instance = comp, \regFile_inst|registers[0][10] , regFile_inst|registers[0][10], procesador, 1
instance = comp, \regFile_inst|Mux21~0 , regFile_inst|Mux21~0, procesador, 1
instance = comp, \regFile_inst|registers[7][10] , regFile_inst|registers[7][10], procesador, 1
instance = comp, \regFile_inst|registers[15][10] , regFile_inst|registers[15][10], procesador, 1
instance = comp, \regFile_inst|registers[11][10] , regFile_inst|registers[11][10], procesador, 1
instance = comp, \regFile_inst|Mux21~3 , regFile_inst|Mux21~3, procesador, 1
instance = comp, \regFile_inst|registers[6][10]~feeder , regFile_inst|registers[6][10]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[6][10] , regFile_inst|registers[6][10], procesador, 1
instance = comp, \regFile_inst|registers[2][10]~feeder , regFile_inst|registers[2][10]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[2][10] , regFile_inst|registers[2][10], procesador, 1
instance = comp, \regFile_inst|registers[10][10] , regFile_inst|registers[10][10], procesador, 1
instance = comp, \regFile_inst|registers[14][10]~feeder , regFile_inst|registers[14][10]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[14][10] , regFile_inst|registers[14][10], procesador, 1
instance = comp, \regFile_inst|Mux21~2 , regFile_inst|Mux21~2, procesador, 1
instance = comp, \regFile_inst|Mux21~4 , regFile_inst|Mux21~4, procesador, 1
instance = comp, \regFile_inst|RD2_temp[10] , regFile_inst|RD2_temp[10], procesador, 1
instance = comp, \decode|op2_reg[10]~feeder , decode|op2_reg[10]~feeder, procesador, 1
instance = comp, \decode|op2_reg[10]~DUPLICATE , decode|op2_reg[10]~DUPLICATE, procesador, 1
instance = comp, \regFile_inst|registers[15][9] , regFile_inst|registers[15][9], procesador, 1
instance = comp, \regFile_inst|registers[13][9]~1 , regFile_inst|registers[13][9]~1, procesador, 1
instance = comp, \regFile_inst|registers[13][9] , regFile_inst|registers[13][9], procesador, 1
instance = comp, \regFile_inst|registers[14][9] , regFile_inst|registers[14][9], procesador, 1
instance = comp, \regFile_inst|Mux6~3 , regFile_inst|Mux6~3, procesador, 1
instance = comp, \regFile_inst|registers[8][9] , regFile_inst|registers[8][9], procesador, 1
instance = comp, \regFile_inst|registers[10][9] , regFile_inst|registers[10][9], procesador, 1
instance = comp, \regFile_inst|registers[9][9]~feeder , regFile_inst|registers[9][9]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[9][9] , regFile_inst|registers[9][9], procesador, 1
instance = comp, \regFile_inst|registers[11][9] , regFile_inst|registers[11][9], procesador, 1
instance = comp, \regFile_inst|Mux6~2 , regFile_inst|Mux6~2, procesador, 1
instance = comp, \regFile_inst|registers[4][9] , regFile_inst|registers[4][9], procesador, 1
instance = comp, \regFile_inst|registers[7][9]~feeder , regFile_inst|registers[7][9]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[7][9] , regFile_inst|registers[7][9], procesador, 1
instance = comp, \regFile_inst|registers[6][9] , regFile_inst|registers[6][9], procesador, 1
instance = comp, \regFile_inst|registers[5][9] , regFile_inst|registers[5][9], procesador, 1
instance = comp, \regFile_inst|Mux6~1 , regFile_inst|Mux6~1, procesador, 1
instance = comp, \regFile_inst|registers[2][9]~feeder , regFile_inst|registers[2][9]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[2][9] , regFile_inst|registers[2][9], procesador, 1
instance = comp, \regFile_inst|registers[0][9] , regFile_inst|registers[0][9], procesador, 1
instance = comp, \regFile_inst|registers[3][9]~feeder , regFile_inst|registers[3][9]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[3][9] , regFile_inst|registers[3][9], procesador, 1
instance = comp, \regFile_inst|registers[1][9] , regFile_inst|registers[1][9], procesador, 1
instance = comp, \regFile_inst|Mux6~0 , regFile_inst|Mux6~0, procesador, 1
instance = comp, \regFile_inst|Mux6~4 , regFile_inst|Mux6~4, procesador, 1
instance = comp, \regFile_inst|RD1_temp[9] , regFile_inst|RD1_temp[9], procesador, 1
instance = comp, \decode|op1_reg[9]~feeder , decode|op1_reg[9]~feeder, procesador, 1
instance = comp, \decode|op1_reg[9] , decode|op1_reg[9], procesador, 1
instance = comp, \regFile_inst|registers[8][8]~DUPLICATE , regFile_inst|registers[8][8]~DUPLICATE, procesador, 1
instance = comp, \regFile_inst|registers[0][8] , regFile_inst|registers[0][8], procesador, 1
instance = comp, \regFile_inst|registers[12][8]~feeder , regFile_inst|registers[12][8]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[12][8] , regFile_inst|registers[12][8], procesador, 1
instance = comp, \regFile_inst|registers[4][8] , regFile_inst|registers[4][8], procesador, 1
instance = comp, \regFile_inst|Mux7~0 , regFile_inst|Mux7~0, procesador, 1
instance = comp, \regFile_inst|registers[1][8] , regFile_inst|registers[1][8], procesador, 1
instance = comp, \regFile_inst|registers[5][8] , regFile_inst|registers[5][8], procesador, 1
instance = comp, \regFile_inst|registers[13][8]~feeder , regFile_inst|registers[13][8]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[13][8] , regFile_inst|registers[13][8], procesador, 1
instance = comp, \regFile_inst|Mux7~1 , regFile_inst|Mux7~1, procesador, 1
instance = comp, \regFile_inst|registers[15][8] , regFile_inst|registers[15][8], procesador, 1
instance = comp, \regFile_inst|registers[3][8] , regFile_inst|registers[3][8], procesador, 1
instance = comp, \regFile_inst|registers[7][8] , regFile_inst|registers[7][8], procesador, 1
instance = comp, \regFile_inst|registers[11][8] , regFile_inst|registers[11][8], procesador, 1
instance = comp, \regFile_inst|Mux7~3 , regFile_inst|Mux7~3, procesador, 1
instance = comp, \regFile_inst|registers[6][8]~feeder , regFile_inst|registers[6][8]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[6][8] , regFile_inst|registers[6][8], procesador, 1
instance = comp, \regFile_inst|registers[2][8]~DUPLICATE , regFile_inst|registers[2][8]~DUPLICATE, procesador, 1
instance = comp, \regFile_inst|registers[10][8] , regFile_inst|registers[10][8], procesador, 1
instance = comp, \regFile_inst|registers[14][8] , regFile_inst|registers[14][8], procesador, 1
instance = comp, \regFile_inst|Mux7~2 , regFile_inst|Mux7~2, procesador, 1
instance = comp, \regFile_inst|Mux7~4 , regFile_inst|Mux7~4, procesador, 1
instance = comp, \regFile_inst|RD1_temp[8] , regFile_inst|RD1_temp[8], procesador, 1
instance = comp, \decode|op1_reg[8]~feeder , decode|op1_reg[8]~feeder, procesador, 1
instance = comp, \decode|op1_reg[8] , decode|op1_reg[8], procesador, 1
instance = comp, \regFile_inst|registers[6][7]~feeder , regFile_inst|registers[6][7]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[6][7] , regFile_inst|registers[6][7], procesador, 1
instance = comp, \regFile_inst|registers[4][7] , regFile_inst|registers[4][7], procesador, 1
instance = comp, \regFile_inst|registers[5][7] , regFile_inst|registers[5][7], procesador, 1
instance = comp, \regFile_inst|registers[7][7]~feeder , regFile_inst|registers[7][7]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[7][7] , regFile_inst|registers[7][7], procesador, 1
instance = comp, \regFile_inst|Mux24~1 , regFile_inst|Mux24~1, procesador, 1
instance = comp, \regFile_inst|registers[10][7]~feeder , regFile_inst|registers[10][7]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[10][7] , regFile_inst|registers[10][7], procesador, 1
instance = comp, \regFile_inst|registers[11][7]~feeder , regFile_inst|registers[11][7]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[11][7] , regFile_inst|registers[11][7], procesador, 1
instance = comp, \regFile_inst|registers[8][7]~feeder , regFile_inst|registers[8][7]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[8][7] , regFile_inst|registers[8][7], procesador, 1
instance = comp, \regFile_inst|Mux24~2 , regFile_inst|Mux24~2, procesador, 1
instance = comp, \regFile_inst|registers[13][7]~0 , regFile_inst|registers[13][7]~0, procesador, 1
instance = comp, \regFile_inst|registers[13][7] , regFile_inst|registers[13][7], procesador, 1
instance = comp, \regFile_inst|registers[12][7] , regFile_inst|registers[12][7], procesador, 1
instance = comp, \regFile_inst|registers[15][7]~DUPLICATE , regFile_inst|registers[15][7]~DUPLICATE, procesador, 1
instance = comp, \regFile_inst|registers[14][7] , regFile_inst|registers[14][7], procesador, 1
instance = comp, \regFile_inst|Mux24~3 , regFile_inst|Mux24~3, procesador, 1
instance = comp, \regFile_inst|registers[3][7] , regFile_inst|registers[3][7], procesador, 1
instance = comp, \regFile_inst|registers[2][7]~feeder , regFile_inst|registers[2][7]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[2][7] , regFile_inst|registers[2][7], procesador, 1
instance = comp, \regFile_inst|registers[1][7] , regFile_inst|registers[1][7], procesador, 1
instance = comp, \regFile_inst|registers[0][7] , regFile_inst|registers[0][7], procesador, 1
instance = comp, \regFile_inst|Mux24~0 , regFile_inst|Mux24~0, procesador, 1
instance = comp, \regFile_inst|Mux24~4 , regFile_inst|Mux24~4, procesador, 1
instance = comp, \regFile_inst|RD2_temp[7] , regFile_inst|RD2_temp[7], procesador, 1
instance = comp, \decode|op2_reg[7]~feeder , decode|op2_reg[7]~feeder, procesador, 1
instance = comp, \decode|op2_reg[7]~DUPLICATE , decode|op2_reg[7]~DUPLICATE, procesador, 1
instance = comp, \regFile_inst|registers[9][6] , regFile_inst|registers[9][6], procesador, 1
instance = comp, \regFile_inst|registers[1][6] , regFile_inst|registers[1][6], procesador, 1
instance = comp, \regFile_inst|registers[5][6] , regFile_inst|registers[5][6], procesador, 1
instance = comp, \regFile_inst|registers[13][6]~feeder , regFile_inst|registers[13][6]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[13][6] , regFile_inst|registers[13][6], procesador, 1
instance = comp, \regFile_inst|Mux9~1 , regFile_inst|Mux9~1, procesador, 1
instance = comp, \regFile_inst|registers[11][6] , regFile_inst|registers[11][6], procesador, 1
instance = comp, \regFile_inst|registers[15][6] , regFile_inst|registers[15][6], procesador, 1
instance = comp, \regFile_inst|registers[3][6] , regFile_inst|registers[3][6], procesador, 1
instance = comp, \regFile_inst|registers[7][6] , regFile_inst|registers[7][6], procesador, 1
instance = comp, \regFile_inst|Mux9~3 , regFile_inst|Mux9~3, procesador, 1
instance = comp, \regFile_inst|registers[2][6] , regFile_inst|registers[2][6], procesador, 1
instance = comp, \regFile_inst|registers[6][6]~feeder , regFile_inst|registers[6][6]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[6][6] , regFile_inst|registers[6][6], procesador, 1
instance = comp, \regFile_inst|registers[10][6]~feeder , regFile_inst|registers[10][6]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[10][6] , regFile_inst|registers[10][6], procesador, 1
instance = comp, \regFile_inst|registers[14][6] , regFile_inst|registers[14][6], procesador, 1
instance = comp, \regFile_inst|Mux9~2 , regFile_inst|Mux9~2, procesador, 1
instance = comp, \regFile_inst|registers[0][6] , regFile_inst|registers[0][6], procesador, 1
instance = comp, \regFile_inst|registers[8][6] , regFile_inst|registers[8][6], procesador, 1
instance = comp, \regFile_inst|registers[4][6] , regFile_inst|registers[4][6], procesador, 1
instance = comp, \regFile_inst|Mux9~0 , regFile_inst|Mux9~0, procesador, 1
instance = comp, \regFile_inst|Mux9~4 , regFile_inst|Mux9~4, procesador, 1
instance = comp, \regFile_inst|RD1_temp[6] , regFile_inst|RD1_temp[6], procesador, 1
instance = comp, \decode|op1_reg[6]~feeder , decode|op1_reg[6]~feeder, procesador, 1
instance = comp, \decode|op1_reg[6]~DUPLICATE , decode|op1_reg[6]~DUPLICATE, procesador, 1
instance = comp, \decode|ext_reg[6] , decode|ext_reg[6], procesador, 1
instance = comp, \memory|aluRes_reg[15] , memory|aluRes_reg[15], procesador, 1
instance = comp, \mux3a1_inst|Mux0~0 , mux3a1_inst|Mux0~0, procesador, 1
instance = comp, \regFile_inst|registers[11][15] , regFile_inst|registers[11][15], procesador, 1
instance = comp, \regFile_inst|registers[8][15] , regFile_inst|registers[8][15], procesador, 1
instance = comp, \regFile_inst|registers[9][15]~feeder , regFile_inst|registers[9][15]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[9][15] , regFile_inst|registers[9][15], procesador, 1
instance = comp, \regFile_inst|registers[10][15] , regFile_inst|registers[10][15], procesador, 1
instance = comp, \regFile_inst|Mux0~2 , regFile_inst|Mux0~2, procesador, 1
instance = comp, \regFile_inst|registers[5][15] , regFile_inst|registers[5][15], procesador, 1
instance = comp, \regFile_inst|registers[4][15]~feeder , regFile_inst|registers[4][15]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[4][15] , regFile_inst|registers[4][15], procesador, 1
instance = comp, \regFile_inst|registers[6][15] , regFile_inst|registers[6][15], procesador, 1
instance = comp, \regFile_inst|registers[7][15]~feeder , regFile_inst|registers[7][15]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[7][15] , regFile_inst|registers[7][15], procesador, 1
instance = comp, \regFile_inst|Mux0~1 , regFile_inst|Mux0~1, procesador, 1
instance = comp, \regFile_inst|registers[15][15] , regFile_inst|registers[15][15], procesador, 1
instance = comp, \regFile_inst|registers[12][15] , regFile_inst|registers[12][15], procesador, 1
instance = comp, \regFile_inst|registers[13][15] , regFile_inst|registers[13][15], procesador, 1
instance = comp, \regFile_inst|registers[14][15] , regFile_inst|registers[14][15], procesador, 1
instance = comp, \regFile_inst|Mux0~3 , regFile_inst|Mux0~3, procesador, 1
instance = comp, \regFile_inst|registers[2][15] , regFile_inst|registers[2][15], procesador, 1
instance = comp, \regFile_inst|registers[3][15]~feeder , regFile_inst|registers[3][15]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[3][15] , regFile_inst|registers[3][15], procesador, 1
instance = comp, \regFile_inst|registers[1][15] , regFile_inst|registers[1][15], procesador, 1
instance = comp, \regFile_inst|registers[0][15] , regFile_inst|registers[0][15], procesador, 1
instance = comp, \regFile_inst|Mux0~0 , regFile_inst|Mux0~0, procesador, 1
instance = comp, \regFile_inst|Mux0~4 , regFile_inst|Mux0~4, procesador, 1
instance = comp, \regFile_inst|RD1_temp[15] , regFile_inst|RD1_temp[15], procesador, 1
instance = comp, \decode|op1_reg[15] , decode|op1_reg[15], procesador, 1
instance = comp, \regFile_inst|Mux16~3 , regFile_inst|Mux16~3, procesador, 1
instance = comp, \regFile_inst|Mux16~0 , regFile_inst|Mux16~0, procesador, 1
instance = comp, \regFile_inst|registers[7][15]~DUPLICATE , regFile_inst|registers[7][15]~DUPLICATE, procesador, 1
instance = comp, \regFile_inst|registers[4][15]~DUPLICATE , regFile_inst|registers[4][15]~DUPLICATE, procesador, 1
instance = comp, \regFile_inst|Mux16~1 , regFile_inst|Mux16~1, procesador, 1
instance = comp, \regFile_inst|Mux16~2 , regFile_inst|Mux16~2, procesador, 1
instance = comp, \regFile_inst|Mux16~4 , regFile_inst|Mux16~4, procesador, 1
instance = comp, \regFile_inst|RD2_temp[15] , regFile_inst|RD2_temp[15], procesador, 1
instance = comp, \decode|op2_reg[15] , decode|op2_reg[15], procesador, 1
instance = comp, \regFile_inst|registers[4][14] , regFile_inst|registers[4][14], procesador, 1
instance = comp, \regFile_inst|registers[12][14]~feeder , regFile_inst|registers[12][14]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[12][14] , regFile_inst|registers[12][14], procesador, 1
instance = comp, \regFile_inst|registers[8][14] , regFile_inst|registers[8][14], procesador, 1
instance = comp, \regFile_inst|registers[0][14] , regFile_inst|registers[0][14], procesador, 1
instance = comp, \regFile_inst|Mux1~0 , regFile_inst|Mux1~0, procesador, 1
instance = comp, \regFile_inst|registers[7][14] , regFile_inst|registers[7][14], procesador, 1
instance = comp, \regFile_inst|registers[15][14] , regFile_inst|registers[15][14], procesador, 1
instance = comp, \regFile_inst|registers[3][14]~feeder , regFile_inst|registers[3][14]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[3][14] , regFile_inst|registers[3][14], procesador, 1
instance = comp, \regFile_inst|registers[11][14] , regFile_inst|registers[11][14], procesador, 1
instance = comp, \regFile_inst|Mux1~3 , regFile_inst|Mux1~3, procesador, 1
instance = comp, \regFile_inst|registers[5][14] , regFile_inst|registers[5][14], procesador, 1
instance = comp, \regFile_inst|registers[13][14] , regFile_inst|registers[13][14], procesador, 1
instance = comp, \regFile_inst|registers[1][14] , regFile_inst|registers[1][14], procesador, 1
instance = comp, \regFile_inst|Mux1~1 , regFile_inst|Mux1~1, procesador, 1
instance = comp, \regFile_inst|registers[2][14] , regFile_inst|registers[2][14], procesador, 1
instance = comp, \regFile_inst|registers[14][14] , regFile_inst|registers[14][14], procesador, 1
instance = comp, \regFile_inst|registers[6][14]~DUPLICATE , regFile_inst|registers[6][14]~DUPLICATE, procesador, 1
instance = comp, \regFile_inst|registers[10][14] , regFile_inst|registers[10][14], procesador, 1
instance = comp, \regFile_inst|Mux1~2 , regFile_inst|Mux1~2, procesador, 1
instance = comp, \regFile_inst|Mux1~4 , regFile_inst|Mux1~4, procesador, 1
instance = comp, \regFile_inst|RD1_temp[14] , regFile_inst|RD1_temp[14], procesador, 1
instance = comp, \decode|op1_reg[14] , decode|op1_reg[14], procesador, 1
instance = comp, \alu_inst|Add1~61 , alu_inst|Add1~61, procesador, 1
instance = comp, \alu_inst|Add1~9 , alu_inst|Add1~9, procesador, 1
instance = comp, \alu_inst|Add1~1 , alu_inst|Add1~1, procesador, 1
instance = comp, \alu_inst|Add0~9 , alu_inst|Add0~9, procesador, 1
instance = comp, \alu_inst|Add0~1 , alu_inst|Add0~1, procesador, 1
instance = comp, \alu_inst|Mux1~0 , alu_inst|Mux1~0, procesador, 1
instance = comp, \EMReg_inst|aluRes_reg[10]~2 , EMReg_inst|aluRes_reg[10]~2, procesador, 1
instance = comp, \EMReg_inst|aluRes_reg[14] , EMReg_inst|aluRes_reg[14], procesador, 1
instance = comp, \memory|aluRes_reg[14] , memory|aluRes_reg[14], procesador, 1
instance = comp, \mux3a1_inst|Mux1~0 , mux3a1_inst|Mux1~0, procesador, 1
instance = comp, \regFile_inst|registers[9][14]~feeder , regFile_inst|registers[9][14]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[9][14] , regFile_inst|registers[9][14], procesador, 1
instance = comp, \regFile_inst|Mux17~1 , regFile_inst|Mux17~1, procesador, 1
instance = comp, \regFile_inst|Mux17~0 , regFile_inst|Mux17~0, procesador, 1
instance = comp, \regFile_inst|registers[14][14]~DUPLICATE , regFile_inst|registers[14][14]~DUPLICATE, procesador, 1
instance = comp, \regFile_inst|registers[6][14] , regFile_inst|registers[6][14], procesador, 1
instance = comp, \regFile_inst|Mux17~2 , regFile_inst|Mux17~2, procesador, 1
instance = comp, \regFile_inst|Mux17~3 , regFile_inst|Mux17~3, procesador, 1
instance = comp, \regFile_inst|Mux17~4 , regFile_inst|Mux17~4, procesador, 1
instance = comp, \regFile_inst|RD2_temp[14] , regFile_inst|RD2_temp[14], procesador, 1
instance = comp, \decode|op2_reg[14] , decode|op2_reg[14], procesador, 1
instance = comp, \alu_inst|Add0~5 , alu_inst|Add0~5, procesador, 1
instance = comp, \alu_inst|Add1~5 , alu_inst|Add1~5, procesador, 1
instance = comp, \alu_inst|Mux0~0 , alu_inst|Mux0~0, procesador, 1
instance = comp, \EMReg_inst|aluRes_reg[15] , EMReg_inst|aluRes_reg[15], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|address_reg_a[2] , dataMem_inst|altsyncram_component|auto_generated|address_reg_a[2], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder , dataMem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|address_reg_a[1] , dataMem_inst|altsyncram_component|auto_generated|address_reg_a[1], procesador, 1
instance = comp, \control_inst|Decoder0~0 , control_inst|Decoder0~0, procesador, 1
instance = comp, \decode|memWrite , decode|memWrite, procesador, 1
instance = comp, \EMReg_inst|memWrite_reg~feeder , EMReg_inst|memWrite_reg~feeder, procesador, 1
instance = comp, \EMReg_inst|memWrite_reg , EMReg_inst|memWrite_reg, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1722w[3] , dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1722w[3], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0 , dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0 , dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0, procesador, 1
instance = comp, \EMReg_inst|op2_reg[5]~feeder , EMReg_inst|op2_reg[5]~feeder, procesador, 1
instance = comp, \EMReg_inst|op2_reg[5] , EMReg_inst|op2_reg[5], procesador, 1
instance = comp, \memory|aluRes_reg[0] , memory|aluRes_reg[0], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1692w[3] , dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1692w[3], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0 , dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0 , dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0, procesador, 1
instance = comp, \regFile_inst|registers[15][0] , regFile_inst|registers[15][0], procesador, 1
instance = comp, \regFile_inst|registers[7][0]~DUPLICATE , regFile_inst|registers[7][0]~DUPLICATE, procesador, 1
instance = comp, \regFile_inst|registers[3][0] , regFile_inst|registers[3][0], procesador, 1
instance = comp, \regFile_inst|registers[11][0] , regFile_inst|registers[11][0], procesador, 1
instance = comp, \regFile_inst|Mux31~3 , regFile_inst|Mux31~3, procesador, 1
instance = comp, \regFile_inst|registers[4][0]~DUPLICATE , regFile_inst|registers[4][0]~DUPLICATE, procesador, 1
instance = comp, \regFile_inst|registers[12][0] , regFile_inst|registers[12][0], procesador, 1
instance = comp, \regFile_inst|registers[8][0]~feeder , regFile_inst|registers[8][0]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[8][0] , regFile_inst|registers[8][0], procesador, 1
instance = comp, \regFile_inst|registers[0][0] , regFile_inst|registers[0][0], procesador, 1
instance = comp, \regFile_inst|Mux31~0 , regFile_inst|Mux31~0, procesador, 1
instance = comp, \regFile_inst|registers[10][0] , regFile_inst|registers[10][0], procesador, 1
instance = comp, \regFile_inst|registers[6][0]~feeder , regFile_inst|registers[6][0]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[6][0] , regFile_inst|registers[6][0], procesador, 1
instance = comp, \regFile_inst|registers[14][0] , regFile_inst|registers[14][0], procesador, 1
instance = comp, \regFile_inst|Mux31~2 , regFile_inst|Mux31~2, procesador, 1
instance = comp, \regFile_inst|registers[13][0]~feeder , regFile_inst|registers[13][0]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[13][0] , regFile_inst|registers[13][0], procesador, 1
instance = comp, \regFile_inst|registers[9][0] , regFile_inst|registers[9][0], procesador, 1
instance = comp, \regFile_inst|registers[5][0] , regFile_inst|registers[5][0], procesador, 1
instance = comp, \regFile_inst|registers[1][0] , regFile_inst|registers[1][0], procesador, 1
instance = comp, \regFile_inst|Mux31~1 , regFile_inst|Mux31~1, procesador, 1
instance = comp, \regFile_inst|Mux31~4 , regFile_inst|Mux31~4, procesador, 1
instance = comp, \regFile_inst|RD2_temp[0] , regFile_inst|RD2_temp[0], procesador, 1
instance = comp, \decode|op2_reg[0] , decode|op2_reg[0], procesador, 1
instance = comp, \EMReg_inst|op2_reg[0]~feeder , EMReg_inst|op2_reg[0]~feeder, procesador, 1
instance = comp, \EMReg_inst|op2_reg[0] , EMReg_inst|op2_reg[0], procesador, 1
instance = comp, \memory|aluRes_reg[1] , memory|aluRes_reg[1], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|address_reg_a[0] , dataMem_inst|altsyncram_component|auto_generated|address_reg_a[0], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1645w[3] , dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1645w[3], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w[3] , dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w[3], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w[3] , dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w[3], procesador, 1
instance = comp, \regFile_inst|registers[9][1] , regFile_inst|registers[9][1], procesador, 1
instance = comp, \regFile_inst|registers[11][1]~feeder , regFile_inst|registers[11][1]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[11][1] , regFile_inst|registers[11][1], procesador, 1
instance = comp, \regFile_inst|registers[10][1] , regFile_inst|registers[10][1], procesador, 1
instance = comp, \regFile_inst|Mux30~2 , regFile_inst|Mux30~2, procesador, 1
instance = comp, \regFile_inst|registers[6][1] , regFile_inst|registers[6][1], procesador, 1
instance = comp, \regFile_inst|registers[4][1] , regFile_inst|registers[4][1], procesador, 1
instance = comp, \regFile_inst|registers[5][1] , regFile_inst|registers[5][1], procesador, 1
instance = comp, \regFile_inst|registers[7][1] , regFile_inst|registers[7][1], procesador, 1
instance = comp, \regFile_inst|Mux30~1 , regFile_inst|Mux30~1, procesador, 1
instance = comp, \regFile_inst|registers[15][1] , regFile_inst|registers[15][1], procesador, 1
instance = comp, \regFile_inst|registers[14][1] , regFile_inst|registers[14][1], procesador, 1
instance = comp, \regFile_inst|registers[12][1]~feeder , regFile_inst|registers[12][1]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[12][1] , regFile_inst|registers[12][1], procesador, 1
instance = comp, \regFile_inst|registers[13][1]~feeder , regFile_inst|registers[13][1]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[13][1] , regFile_inst|registers[13][1], procesador, 1
instance = comp, \regFile_inst|Mux30~3 , regFile_inst|Mux30~3, procesador, 1
instance = comp, \regFile_inst|registers[2][1] , regFile_inst|registers[2][1], procesador, 1
instance = comp, \regFile_inst|registers[0][1] , regFile_inst|registers[0][1], procesador, 1
instance = comp, \regFile_inst|registers[3][1] , regFile_inst|registers[3][1], procesador, 1
instance = comp, \regFile_inst|registers[1][1] , regFile_inst|registers[1][1], procesador, 1
instance = comp, \regFile_inst|Mux30~0 , regFile_inst|Mux30~0, procesador, 1
instance = comp, \regFile_inst|Mux30~4 , regFile_inst|Mux30~4, procesador, 1
instance = comp, \regFile_inst|RD2_temp[1] , regFile_inst|RD2_temp[1], procesador, 1
instance = comp, \decode|op2_reg[1] , decode|op2_reg[1], procesador, 1
instance = comp, \EMReg_inst|op2_reg[1] , EMReg_inst|op2_reg[1], procesador, 1
instance = comp, \EMReg_inst|op2_reg[2]~feeder , EMReg_inst|op2_reg[2]~feeder, procesador, 1
instance = comp, \EMReg_inst|op2_reg[2] , EMReg_inst|op2_reg[2], procesador, 1
instance = comp, \memory|aluRes_reg[3]~feeder , memory|aluRes_reg[3]~feeder, procesador, 1
instance = comp, \memory|aluRes_reg[3] , memory|aluRes_reg[3], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1712w[3] , dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1712w[3], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0 , dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0 , dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0, procesador, 1
instance = comp, \regFile_inst|registers[15][3] , regFile_inst|registers[15][3], procesador, 1
instance = comp, \regFile_inst|registers[12][3]~feeder , regFile_inst|registers[12][3]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[12][3] , regFile_inst|registers[12][3], procesador, 1
instance = comp, \regFile_inst|registers[13][3]~feeder , regFile_inst|registers[13][3]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[13][3] , regFile_inst|registers[13][3], procesador, 1
instance = comp, \regFile_inst|registers[14][3] , regFile_inst|registers[14][3], procesador, 1
instance = comp, \regFile_inst|Mux28~3 , regFile_inst|Mux28~3, procesador, 1
instance = comp, \regFile_inst|registers[2][3] , regFile_inst|registers[2][3], procesador, 1
instance = comp, \regFile_inst|registers[1][3] , regFile_inst|registers[1][3], procesador, 1
instance = comp, \regFile_inst|registers[3][3]~feeder , regFile_inst|registers[3][3]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[3][3] , regFile_inst|registers[3][3], procesador, 1
instance = comp, \regFile_inst|Mux28~0 , regFile_inst|Mux28~0, procesador, 1
instance = comp, \regFile_inst|registers[11][3] , regFile_inst|registers[11][3], procesador, 1
instance = comp, \regFile_inst|registers[10][3]~feeder , regFile_inst|registers[10][3]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[10][3] , regFile_inst|registers[10][3], procesador, 1
instance = comp, \regFile_inst|registers[9][3]~feeder , regFile_inst|registers[9][3]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[9][3] , regFile_inst|registers[9][3], procesador, 1
instance = comp, \regFile_inst|registers[8][3]~feeder , regFile_inst|registers[8][3]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[8][3] , regFile_inst|registers[8][3], procesador, 1
instance = comp, \regFile_inst|Mux28~2 , regFile_inst|Mux28~2, procesador, 1
instance = comp, \regFile_inst|registers[5][3] , regFile_inst|registers[5][3], procesador, 1
instance = comp, \regFile_inst|registers[7][3]~feeder , regFile_inst|registers[7][3]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[7][3] , regFile_inst|registers[7][3], procesador, 1
instance = comp, \regFile_inst|registers[6][3]~feeder , regFile_inst|registers[6][3]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[6][3] , regFile_inst|registers[6][3], procesador, 1
instance = comp, \regFile_inst|registers[4][3] , regFile_inst|registers[4][3], procesador, 1
instance = comp, \regFile_inst|Mux28~1 , regFile_inst|Mux28~1, procesador, 1
instance = comp, \regFile_inst|Mux28~4 , regFile_inst|Mux28~4, procesador, 1
instance = comp, \regFile_inst|RD2_temp[3] , regFile_inst|RD2_temp[3], procesador, 1
instance = comp, \decode|op2_reg[3]~feeder , decode|op2_reg[3]~feeder, procesador, 1
instance = comp, \decode|op2_reg[3] , decode|op2_reg[3], procesador, 1
instance = comp, \EMReg_inst|op2_reg[3] , EMReg_inst|op2_reg[3], procesador, 1
instance = comp, \memory|aluRes_reg[4]~feeder , memory|aluRes_reg[4]~feeder, procesador, 1
instance = comp, \memory|aluRes_reg[4] , memory|aluRes_reg[4], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1702w[3] , dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1702w[3], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0 , dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0 , dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0, procesador, 1
instance = comp, \regFile_inst|registers[4][4] , regFile_inst|registers[4][4], procesador, 1
instance = comp, \regFile_inst|registers[8][4] , regFile_inst|registers[8][4], procesador, 1
instance = comp, \regFile_inst|registers[12][4]~feeder , regFile_inst|registers[12][4]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[12][4] , regFile_inst|registers[12][4], procesador, 1
instance = comp, \regFile_inst|registers[0][4] , regFile_inst|registers[0][4], procesador, 1
instance = comp, \regFile_inst|Mux27~0 , regFile_inst|Mux27~0, procesador, 1
instance = comp, \regFile_inst|registers[5][4] , regFile_inst|registers[5][4], procesador, 1
instance = comp, \regFile_inst|registers[13][4] , regFile_inst|registers[13][4], procesador, 1
instance = comp, \regFile_inst|registers[1][4] , regFile_inst|registers[1][4], procesador, 1
instance = comp, \regFile_inst|Mux27~1 , regFile_inst|Mux27~1, procesador, 1
instance = comp, \regFile_inst|registers[15][4] , regFile_inst|registers[15][4], procesador, 1
instance = comp, \regFile_inst|registers[7][4] , regFile_inst|registers[7][4], procesador, 1
instance = comp, \regFile_inst|registers[3][4] , regFile_inst|registers[3][4], procesador, 1
instance = comp, \regFile_inst|registers[11][4] , regFile_inst|registers[11][4], procesador, 1
instance = comp, \regFile_inst|Mux27~3 , regFile_inst|Mux27~3, procesador, 1
instance = comp, \regFile_inst|registers[14][4] , regFile_inst|registers[14][4], procesador, 1
instance = comp, \regFile_inst|registers[6][4] , regFile_inst|registers[6][4], procesador, 1
instance = comp, \regFile_inst|registers[2][4] , regFile_inst|registers[2][4], procesador, 1
instance = comp, \regFile_inst|registers[10][4] , regFile_inst|registers[10][4], procesador, 1
instance = comp, \regFile_inst|Mux27~2 , regFile_inst|Mux27~2, procesador, 1
instance = comp, \regFile_inst|Mux27~4 , regFile_inst|Mux27~4, procesador, 1
instance = comp, \regFile_inst|RD2_temp[4] , regFile_inst|RD2_temp[4], procesador, 1
instance = comp, \decode|op2_reg[4]~feeder , decode|op2_reg[4]~feeder, procesador, 1
instance = comp, \decode|op2_reg[4]~DUPLICATE , decode|op2_reg[4]~DUPLICATE, procesador, 1
instance = comp, \EMReg_inst|op2_reg[4]~feeder , EMReg_inst|op2_reg[4]~feeder, procesador, 1
instance = comp, \EMReg_inst|op2_reg[4] , EMReg_inst|op2_reg[4], procesador, 1
instance = comp, \regFile_inst|registers[5][5] , regFile_inst|registers[5][5], procesador, 1
instance = comp, \regFile_inst|registers[4][5] , regFile_inst|registers[4][5], procesador, 1
instance = comp, \regFile_inst|registers[7][5] , regFile_inst|registers[7][5], procesador, 1
instance = comp, \regFile_inst|registers[6][5]~feeder , regFile_inst|registers[6][5]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[6][5] , regFile_inst|registers[6][5], procesador, 1
instance = comp, \regFile_inst|Mux10~1 , regFile_inst|Mux10~1, procesador, 1
instance = comp, \regFile_inst|registers[15][5] , regFile_inst|registers[15][5], procesador, 1
instance = comp, \regFile_inst|registers[14][5] , regFile_inst|registers[14][5], procesador, 1
instance = comp, \regFile_inst|registers[13][5] , regFile_inst|registers[13][5], procesador, 1
instance = comp, \regFile_inst|registers[12][5] , regFile_inst|registers[12][5], procesador, 1
instance = comp, \regFile_inst|Mux10~3 , regFile_inst|Mux10~3, procesador, 1
instance = comp, \regFile_inst|registers[3][5]~feeder , regFile_inst|registers[3][5]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[3][5] , regFile_inst|registers[3][5], procesador, 1
instance = comp, \regFile_inst|registers[2][5] , regFile_inst|registers[2][5], procesador, 1
instance = comp, \regFile_inst|registers[0][5] , regFile_inst|registers[0][5], procesador, 1
instance = comp, \regFile_inst|registers[1][5] , regFile_inst|registers[1][5], procesador, 1
instance = comp, \regFile_inst|Mux10~0 , regFile_inst|Mux10~0, procesador, 1
instance = comp, \regFile_inst|registers[9][5] , regFile_inst|registers[9][5], procesador, 1
instance = comp, \regFile_inst|registers[8][5] , regFile_inst|registers[8][5], procesador, 1
instance = comp, \regFile_inst|registers[11][5] , regFile_inst|registers[11][5], procesador, 1
instance = comp, \regFile_inst|Mux10~2 , regFile_inst|Mux10~2, procesador, 1
instance = comp, \regFile_inst|Mux10~4 , regFile_inst|Mux10~4, procesador, 1
instance = comp, \regFile_inst|RD1_temp[5] , regFile_inst|RD1_temp[5], procesador, 1
instance = comp, \decode|op1_reg[5] , decode|op1_reg[5], procesador, 1
instance = comp, \decode|ext_reg[5] , decode|ext_reg[5], procesador, 1
instance = comp, \decode|ext_reg[4] , decode|ext_reg[4], procesador, 1
instance = comp, \decode|ext_reg[3] , decode|ext_reg[3], procesador, 1
instance = comp, \regFile_inst|registers[2][2]~feeder , regFile_inst|registers[2][2]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[2][2] , regFile_inst|registers[2][2], procesador, 1
instance = comp, \regFile_inst|registers[6][2] , regFile_inst|registers[6][2], procesador, 1
instance = comp, \regFile_inst|registers[14][2] , regFile_inst|registers[14][2], procesador, 1
instance = comp, \regFile_inst|registers[10][2] , regFile_inst|registers[10][2], procesador, 1
instance = comp, \regFile_inst|Mux13~2 , regFile_inst|Mux13~2, procesador, 1
instance = comp, \regFile_inst|registers[4][2] , regFile_inst|registers[4][2], procesador, 1
instance = comp, \regFile_inst|registers[8][2]~feeder , regFile_inst|registers[8][2]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[8][2] , regFile_inst|registers[8][2], procesador, 1
instance = comp, \regFile_inst|registers[0][2] , regFile_inst|registers[0][2], procesador, 1
instance = comp, \regFile_inst|Mux13~0 , regFile_inst|Mux13~0, procesador, 1
instance = comp, \regFile_inst|registers[3][2]~feeder , regFile_inst|registers[3][2]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[3][2] , regFile_inst|registers[3][2], procesador, 1
instance = comp, \regFile_inst|registers[15][2] , regFile_inst|registers[15][2], procesador, 1
instance = comp, \regFile_inst|registers[7][2] , regFile_inst|registers[7][2], procesador, 1
instance = comp, \regFile_inst|registers[11][2]~feeder , regFile_inst|registers[11][2]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[11][2] , regFile_inst|registers[11][2], procesador, 1
instance = comp, \regFile_inst|Mux13~3 , regFile_inst|Mux13~3, procesador, 1
instance = comp, \regFile_inst|registers[9][2]~feeder , regFile_inst|registers[9][2]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[9][2] , regFile_inst|registers[9][2], procesador, 1
instance = comp, \regFile_inst|registers[13][2] , regFile_inst|registers[13][2], procesador, 1
instance = comp, \regFile_inst|registers[1][2] , regFile_inst|registers[1][2], procesador, 1
instance = comp, \regFile_inst|registers[5][2] , regFile_inst|registers[5][2], procesador, 1
instance = comp, \regFile_inst|Mux13~1 , regFile_inst|Mux13~1, procesador, 1
instance = comp, \regFile_inst|Mux13~4 , regFile_inst|Mux13~4, procesador, 1
instance = comp, \regFile_inst|RD1_temp[2] , regFile_inst|RD1_temp[2], procesador, 1
instance = comp, \decode|op1_reg[2] , decode|op1_reg[2], procesador, 1
instance = comp, \decode|ext_reg[2]~DUPLICATE , decode|ext_reg[2]~DUPLICATE, procesador, 1
instance = comp, \decode|ext_reg[1] , decode|ext_reg[1], procesador, 1
instance = comp, \decode|ext_reg[0] , decode|ext_reg[0], procesador, 1
instance = comp, \alu_inst|Add0~66 , alu_inst|Add0~66, procesador, 1
instance = comp, \alu_inst|Add0~13 , alu_inst|Add0~13, procesador, 1
instance = comp, \alu_inst|Add0~17 , alu_inst|Add0~17, procesador, 1
instance = comp, \alu_inst|Add0~21 , alu_inst|Add0~21, procesador, 1
instance = comp, \alu_inst|Add0~25 , alu_inst|Add0~25, procesador, 1
instance = comp, \alu_inst|Add0~29 , alu_inst|Add0~29, procesador, 1
instance = comp, \alu_inst|Add0~33 , alu_inst|Add0~33, procesador, 1
instance = comp, \decode|ext_reg[2] , decode|ext_reg[2], procesador, 1
instance = comp, \alu_inst|Add1~13 , alu_inst|Add1~13, procesador, 1
instance = comp, \alu_inst|Add1~17 , alu_inst|Add1~17, procesador, 1
instance = comp, \alu_inst|Add1~21 , alu_inst|Add1~21, procesador, 1
instance = comp, \alu_inst|Add1~25 , alu_inst|Add1~25, procesador, 1
instance = comp, \alu_inst|Add1~29 , alu_inst|Add1~29, procesador, 1
instance = comp, \alu_inst|Add1~33 , alu_inst|Add1~33, procesador, 1
instance = comp, \alu_inst|Mux10~0 , alu_inst|Mux10~0, procesador, 1
instance = comp, \EMReg_inst|aluRes_reg[5] , EMReg_inst|aluRes_reg[5], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a44, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a52, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a60, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a36, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0 , dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0 , dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a12, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1672w[3] , dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1672w[3], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0 , dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0 , dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a20, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a4, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1682w[3] , dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1682w[3], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0 , dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0 , dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a28, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2, procesador, 1
instance = comp, \memory|readData_reg[4] , memory|readData_reg[4], procesador, 1
instance = comp, \mux3a1_inst|Mux11~0 , mux3a1_inst|Mux11~0, procesador, 1
instance = comp, \regFile_inst|registers[9][4]~feeder , regFile_inst|registers[9][4]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[9][4] , regFile_inst|registers[9][4], procesador, 1
instance = comp, \regFile_inst|Mux11~1 , regFile_inst|Mux11~1, procesador, 1
instance = comp, \regFile_inst|Mux11~0 , regFile_inst|Mux11~0, procesador, 1
instance = comp, \regFile_inst|Mux11~3 , regFile_inst|Mux11~3, procesador, 1
instance = comp, \regFile_inst|Mux11~2 , regFile_inst|Mux11~2, procesador, 1
instance = comp, \regFile_inst|Mux11~4 , regFile_inst|Mux11~4, procesador, 1
instance = comp, \regFile_inst|RD1_temp[4] , regFile_inst|RD1_temp[4], procesador, 1
instance = comp, \decode|op1_reg[4]~DUPLICATE , decode|op1_reg[4]~DUPLICATE, procesador, 1
instance = comp, \alu_inst|Mux11~0 , alu_inst|Mux11~0, procesador, 1
instance = comp, \EMReg_inst|aluRes_reg[4] , EMReg_inst|aluRes_reg[4], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a51, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a59, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a35, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a43, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a3, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a11, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a19, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a27, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2, procesador, 1
instance = comp, \memory|readData_reg[3] , memory|readData_reg[3], procesador, 1
instance = comp, \mux3a1_inst|Mux12~0 , mux3a1_inst|Mux12~0, procesador, 1
instance = comp, \regFile_inst|registers[0][3] , regFile_inst|registers[0][3], procesador, 1
instance = comp, \regFile_inst|Mux12~0 , regFile_inst|Mux12~0, procesador, 1
instance = comp, \regFile_inst|Mux12~1 , regFile_inst|Mux12~1, procesador, 1
instance = comp, \regFile_inst|Mux12~2 , regFile_inst|Mux12~2, procesador, 1
instance = comp, \regFile_inst|Mux12~3 , regFile_inst|Mux12~3, procesador, 1
instance = comp, \regFile_inst|Mux12~4 , regFile_inst|Mux12~4, procesador, 1
instance = comp, \regFile_inst|RD1_temp[3] , regFile_inst|RD1_temp[3], procesador, 1
instance = comp, \decode|op1_reg[3]~feeder , decode|op1_reg[3]~feeder, procesador, 1
instance = comp, \decode|op1_reg[3] , decode|op1_reg[3], procesador, 1
instance = comp, \alu_inst|Mux12~0 , alu_inst|Mux12~0, procesador, 1
instance = comp, \EMReg_inst|aluRes_reg[3] , EMReg_inst|aluRes_reg[3], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a58, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a42, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a50, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a34, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a18, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a2, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a10, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a26, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2, procesador, 1
instance = comp, \memory|readData_reg[2] , memory|readData_reg[2], procesador, 1
instance = comp, \memory|aluRes_reg[2] , memory|aluRes_reg[2], procesador, 1
instance = comp, \mux3a1_inst|Mux13~0 , mux3a1_inst|Mux13~0, procesador, 1
instance = comp, \regFile_inst|registers[12][2] , regFile_inst|registers[12][2], procesador, 1
instance = comp, \regFile_inst|Mux29~0 , regFile_inst|Mux29~0, procesador, 1
instance = comp, \regFile_inst|registers[14][2]~DUPLICATE , regFile_inst|registers[14][2]~DUPLICATE, procesador, 1
instance = comp, \regFile_inst|Mux29~2 , regFile_inst|Mux29~2, procesador, 1
instance = comp, \regFile_inst|Mux29~3 , regFile_inst|Mux29~3, procesador, 1
instance = comp, \regFile_inst|Mux29~1 , regFile_inst|Mux29~1, procesador, 1
instance = comp, \regFile_inst|Mux29~4 , regFile_inst|Mux29~4, procesador, 1
instance = comp, \regFile_inst|RD2_temp[2] , regFile_inst|RD2_temp[2], procesador, 1
instance = comp, \decode|op2_reg[2] , decode|op2_reg[2], procesador, 1
instance = comp, \alu_inst|Mux13~0 , alu_inst|Mux13~0, procesador, 1
instance = comp, \EMReg_inst|aluRes_reg[2] , EMReg_inst|aluRes_reg[2], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a1, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a9, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a17, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a25, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a33, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a57, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a49, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a41, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2, procesador, 1
instance = comp, \memory|readData_reg[1] , memory|readData_reg[1], procesador, 1
instance = comp, \mux3a1_inst|Mux14~0 , mux3a1_inst|Mux14~0, procesador, 1
instance = comp, \regFile_inst|registers[8][1]~feeder , regFile_inst|registers[8][1]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[8][1] , regFile_inst|registers[8][1], procesador, 1
instance = comp, \regFile_inst|Mux14~2 , regFile_inst|Mux14~2, procesador, 1
instance = comp, \regFile_inst|Mux14~1 , regFile_inst|Mux14~1, procesador, 1
instance = comp, \regFile_inst|Mux14~0 , regFile_inst|Mux14~0, procesador, 1
instance = comp, \regFile_inst|Mux14~3 , regFile_inst|Mux14~3, procesador, 1
instance = comp, \regFile_inst|Mux14~4 , regFile_inst|Mux14~4, procesador, 1
instance = comp, \regFile_inst|RD1_temp[1] , regFile_inst|RD1_temp[1], procesador, 1
instance = comp, \decode|op1_reg[1]~feeder , decode|op1_reg[1]~feeder, procesador, 1
instance = comp, \decode|op1_reg[1] , decode|op1_reg[1], procesador, 1
instance = comp, \alu_inst|Mux14~0 , alu_inst|Mux14~0, procesador, 1
instance = comp, \EMReg_inst|aluRes_reg[1] , EMReg_inst|aluRes_reg[1], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a32, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a48, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a56, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a40, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a8, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a16, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a24, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2, procesador, 1
instance = comp, \memory|readData_reg[0] , memory|readData_reg[0], procesador, 1
instance = comp, \mux3a1_inst|Mux15~0 , mux3a1_inst|Mux15~0, procesador, 1
instance = comp, \regFile_inst|registers[2][0] , regFile_inst|registers[2][0], procesador, 1
instance = comp, \regFile_inst|Mux15~2 , regFile_inst|Mux15~2, procesador, 1
instance = comp, \regFile_inst|registers[7][0] , regFile_inst|registers[7][0], procesador, 1
instance = comp, \regFile_inst|Mux15~3 , regFile_inst|Mux15~3, procesador, 1
instance = comp, \regFile_inst|Mux15~1 , regFile_inst|Mux15~1, procesador, 1
instance = comp, \regFile_inst|registers[4][0] , regFile_inst|registers[4][0], procesador, 1
instance = comp, \regFile_inst|Mux15~0 , regFile_inst|Mux15~0, procesador, 1
instance = comp, \regFile_inst|Mux15~4 , regFile_inst|Mux15~4, procesador, 1
instance = comp, \regFile_inst|RD1_temp[0] , regFile_inst|RD1_temp[0], procesador, 1
instance = comp, \decode|op1_reg[0]~feeder , decode|op1_reg[0]~feeder, procesador, 1
instance = comp, \decode|op1_reg[0] , decode|op1_reg[0], procesador, 1
instance = comp, \alu_inst|Mux15~1 , alu_inst|Mux15~1, procesador, 1
instance = comp, \decode|op1_reg[4] , decode|op1_reg[4], procesador, 1
instance = comp, \alu_inst|WideOr0~0 , alu_inst|WideOr0~0, procesador, 1
instance = comp, \decode|op1_reg[11] , decode|op1_reg[11], procesador, 1
instance = comp, \alu_inst|WideOr0~1 , alu_inst|WideOr0~1, procesador, 1
instance = comp, \decode|op1_reg[6] , decode|op1_reg[6], procesador, 1
instance = comp, \alu_inst|WideOr0~2 , alu_inst|WideOr0~2, procesador, 1
instance = comp, \alu_inst|WideOr0 , alu_inst|WideOr0, procesador, 1
instance = comp, \alu_inst|WideOr1~3 , alu_inst|WideOr1~3, procesador, 1
instance = comp, \decode|op2_reg[4] , decode|op2_reg[4], procesador, 1
instance = comp, \decode|op2_reg[7] , decode|op2_reg[7], procesador, 1
instance = comp, \decode|op2_reg[8] , decode|op2_reg[8], procesador, 1
instance = comp, \alu_inst|WideOr1~2 , alu_inst|WideOr1~2, procesador, 1
instance = comp, \alu_inst|WideOr1~0 , alu_inst|WideOr1~0, procesador, 1
instance = comp, \decode|op2_reg[13] , decode|op2_reg[13], procesador, 1
instance = comp, \decode|op2_reg[10] , decode|op2_reg[10], procesador, 1
instance = comp, \alu_inst|WideOr1~1 , alu_inst|WideOr1~1, procesador, 1
instance = comp, \alu_inst|WideOr1~4 , alu_inst|WideOr1~4, procesador, 1
instance = comp, \alu_inst|Mux15~6 , alu_inst|Mux15~6, procesador, 1
instance = comp, \alu_inst|Mux15~0 , alu_inst|Mux15~0, procesador, 1
instance = comp, \alu_inst|Mux15~2 , alu_inst|Mux15~2, procesador, 1
instance = comp, \EMReg_inst|aluRes_reg[0] , EMReg_inst|aluRes_reg[0], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a61, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a45, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a53, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a37, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a5, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a29, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a13, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a21, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2, procesador, 1
instance = comp, \memory|readData_reg[5] , memory|readData_reg[5], procesador, 1
instance = comp, \memory|aluRes_reg[5]~feeder , memory|aluRes_reg[5]~feeder, procesador, 1
instance = comp, \memory|aluRes_reg[5] , memory|aluRes_reg[5], procesador, 1
instance = comp, \mux3a1_inst|Mux10~0 , mux3a1_inst|Mux10~0, procesador, 1
instance = comp, \regFile_inst|registers[10][5] , regFile_inst|registers[10][5], procesador, 1
instance = comp, \regFile_inst|Mux26~2 , regFile_inst|Mux26~2, procesador, 1
instance = comp, \regFile_inst|Mux26~0 , regFile_inst|Mux26~0, procesador, 1
instance = comp, \regFile_inst|registers[5][5]~DUPLICATE , regFile_inst|registers[5][5]~DUPLICATE, procesador, 1
instance = comp, \regFile_inst|Mux26~1 , regFile_inst|Mux26~1, procesador, 1
instance = comp, \regFile_inst|Mux26~3 , regFile_inst|Mux26~3, procesador, 1
instance = comp, \regFile_inst|Mux26~4 , regFile_inst|Mux26~4, procesador, 1
instance = comp, \regFile_inst|RD2_temp[5] , regFile_inst|RD2_temp[5], procesador, 1
instance = comp, \decode|op2_reg[5] , decode|op2_reg[5], procesador, 1
instance = comp, \alu_inst|Add0~37 , alu_inst|Add0~37, procesador, 1
instance = comp, \alu_inst|Add1~37 , alu_inst|Add1~37, procesador, 1
instance = comp, \alu_inst|Mux9~0 , alu_inst|Mux9~0, procesador, 1
instance = comp, \EMReg_inst|aluRes_reg[6] , EMReg_inst|aluRes_reg[6], procesador, 1
instance = comp, \memory|aluRes_reg[6]~feeder , memory|aluRes_reg[6]~feeder, procesador, 1
instance = comp, \memory|aluRes_reg[6] , memory|aluRes_reg[6], procesador, 1
instance = comp, \EMReg_inst|op2_reg[6] , EMReg_inst|op2_reg[6], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a22, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a14, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a30, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a6, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a46, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a62, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a38, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a54, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2, procesador, 1
instance = comp, \memory|readData_reg[6] , memory|readData_reg[6], procesador, 1
instance = comp, \mux3a1_inst|Mux9~0 , mux3a1_inst|Mux9~0, procesador, 1
instance = comp, \regFile_inst|registers[12][6]~feeder , regFile_inst|registers[12][6]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[12][6] , regFile_inst|registers[12][6], procesador, 1
instance = comp, \regFile_inst|Mux25~0 , regFile_inst|Mux25~0, procesador, 1
instance = comp, \regFile_inst|Mux25~1 , regFile_inst|Mux25~1, procesador, 1
instance = comp, \regFile_inst|Mux25~2 , regFile_inst|Mux25~2, procesador, 1
instance = comp, \regFile_inst|registers[15][6]~DUPLICATE , regFile_inst|registers[15][6]~DUPLICATE, procesador, 1
instance = comp, \regFile_inst|registers[7][6]~DUPLICATE , regFile_inst|registers[7][6]~DUPLICATE, procesador, 1
instance = comp, \regFile_inst|Mux25~3 , regFile_inst|Mux25~3, procesador, 1
instance = comp, \regFile_inst|Mux25~4 , regFile_inst|Mux25~4, procesador, 1
instance = comp, \regFile_inst|RD2_temp[6] , regFile_inst|RD2_temp[6], procesador, 1
instance = comp, \decode|op2_reg[6]~feeder , decode|op2_reg[6]~feeder, procesador, 1
instance = comp, \decode|op2_reg[6] , decode|op2_reg[6], procesador, 1
instance = comp, \alu_inst|Add1~41 , alu_inst|Add1~41, procesador, 1
instance = comp, \alu_inst|Add0~41 , alu_inst|Add0~41, procesador, 1
instance = comp, \alu_inst|Mux8~0 , alu_inst|Mux8~0, procesador, 1
instance = comp, \EMReg_inst|aluRes_reg[7] , EMReg_inst|aluRes_reg[7], procesador, 1
instance = comp, \memory|aluRes_reg[7]~feeder , memory|aluRes_reg[7]~feeder, procesador, 1
instance = comp, \memory|aluRes_reg[7] , memory|aluRes_reg[7], procesador, 1
instance = comp, \EMReg_inst|op2_reg[7]~feeder , EMReg_inst|op2_reg[7]~feeder, procesador, 1
instance = comp, \EMReg_inst|op2_reg[7] , EMReg_inst|op2_reg[7], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a47, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a63, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a39, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a55, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a15, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a23, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a31, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 , dataMem_inst|altsyncram_component|auto_generated|ram_block1a7, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 , dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2, procesador, 1
instance = comp, \memory|readData_reg[7] , memory|readData_reg[7], procesador, 1
instance = comp, \mux3a1_inst|Mux8~0 , mux3a1_inst|Mux8~0, procesador, 1
instance = comp, \regFile_inst|registers[9][7]~feeder , regFile_inst|registers[9][7]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[9][7] , regFile_inst|registers[9][7], procesador, 1
instance = comp, \regFile_inst|Mux8~2 , regFile_inst|Mux8~2, procesador, 1
instance = comp, \regFile_inst|registers[13][7]~DUPLICATE , regFile_inst|registers[13][7]~DUPLICATE, procesador, 1
instance = comp, \regFile_inst|registers[15][7] , regFile_inst|registers[15][7], procesador, 1
instance = comp, \regFile_inst|Mux8~3 , regFile_inst|Mux8~3, procesador, 1
instance = comp, \regFile_inst|Mux8~1 , regFile_inst|Mux8~1, procesador, 1
instance = comp, \regFile_inst|Mux8~0 , regFile_inst|Mux8~0, procesador, 1
instance = comp, \regFile_inst|Mux8~4 , regFile_inst|Mux8~4, procesador, 1
instance = comp, \regFile_inst|RD1_temp[7] , regFile_inst|RD1_temp[7], procesador, 1
instance = comp, \decode|op1_reg[7] , decode|op1_reg[7], procesador, 1
instance = comp, \alu_inst|Add0~45 , alu_inst|Add0~45, procesador, 1
instance = comp, \alu_inst|Add1~45 , alu_inst|Add1~45, procesador, 1
instance = comp, \alu_inst|Mux7~0 , alu_inst|Mux7~0, procesador, 1
instance = comp, \EMReg_inst|aluRes_reg[8] , EMReg_inst|aluRes_reg[8], procesador, 1
instance = comp, \memory|aluRes_reg[8] , memory|aluRes_reg[8], procesador, 1
instance = comp, \mux3a1_inst|Mux7~0 , mux3a1_inst|Mux7~0, procesador, 1
instance = comp, \regFile_inst|registers[9][8] , regFile_inst|registers[9][8], procesador, 1
instance = comp, \regFile_inst|Mux23~1 , regFile_inst|Mux23~1, procesador, 1
instance = comp, \regFile_inst|registers[15][8]~DUPLICATE , regFile_inst|registers[15][8]~DUPLICATE, procesador, 1
instance = comp, \regFile_inst|Mux23~3 , regFile_inst|Mux23~3, procesador, 1
instance = comp, \regFile_inst|registers[8][8] , regFile_inst|registers[8][8], procesador, 1
instance = comp, \regFile_inst|Mux23~0 , regFile_inst|Mux23~0, procesador, 1
instance = comp, \regFile_inst|registers[2][8] , regFile_inst|registers[2][8], procesador, 1
instance = comp, \regFile_inst|Mux23~2 , regFile_inst|Mux23~2, procesador, 1
instance = comp, \regFile_inst|Mux23~4 , regFile_inst|Mux23~4, procesador, 1
instance = comp, \regFile_inst|RD2_temp[8] , regFile_inst|RD2_temp[8], procesador, 1
instance = comp, \decode|op2_reg[8]~feeder , decode|op2_reg[8]~feeder, procesador, 1
instance = comp, \decode|op2_reg[8]~DUPLICATE , decode|op2_reg[8]~DUPLICATE, procesador, 1
instance = comp, \alu_inst|Add1~49 , alu_inst|Add1~49, procesador, 1
instance = comp, \alu_inst|Add0~49 , alu_inst|Add0~49, procesador, 1
instance = comp, \alu_inst|Mux6~0 , alu_inst|Mux6~0, procesador, 1
instance = comp, \EMReg_inst|aluRes_reg[9] , EMReg_inst|aluRes_reg[9], procesador, 1
instance = comp, \memory|aluRes_reg[9]~feeder , memory|aluRes_reg[9]~feeder, procesador, 1
instance = comp, \memory|aluRes_reg[9] , memory|aluRes_reg[9], procesador, 1
instance = comp, \mux3a1_inst|Mux6~0 , mux3a1_inst|Mux6~0, procesador, 1
instance = comp, \regFile_inst|registers[12][9] , regFile_inst|registers[12][9], procesador, 1
instance = comp, \regFile_inst|registers[13][9]~DUPLICATE , regFile_inst|registers[13][9]~DUPLICATE, procesador, 1
instance = comp, \regFile_inst|registers[15][9]~DUPLICATE , regFile_inst|registers[15][9]~DUPLICATE, procesador, 1
instance = comp, \regFile_inst|Mux22~3 , regFile_inst|Mux22~3, procesador, 1
instance = comp, \regFile_inst|Mux22~2 , regFile_inst|Mux22~2, procesador, 1
instance = comp, \regFile_inst|Mux22~1 , regFile_inst|Mux22~1, procesador, 1
instance = comp, \regFile_inst|Mux22~0 , regFile_inst|Mux22~0, procesador, 1
instance = comp, \regFile_inst|Mux22~4 , regFile_inst|Mux22~4, procesador, 1
instance = comp, \regFile_inst|RD2_temp[9] , regFile_inst|RD2_temp[9], procesador, 1
instance = comp, \decode|op2_reg[9] , decode|op2_reg[9], procesador, 1
instance = comp, \alu_inst|Add0~53 , alu_inst|Add0~53, procesador, 1
instance = comp, \alu_inst|Add1~53 , alu_inst|Add1~53, procesador, 1
instance = comp, \alu_inst|Mux5~0 , alu_inst|Mux5~0, procesador, 1
instance = comp, \EMReg_inst|aluRes_reg[10] , EMReg_inst|aluRes_reg[10], procesador, 1
instance = comp, \memory|aluRes_reg[10] , memory|aluRes_reg[10], procesador, 1
instance = comp, \mux3a1_inst|Mux5~0 , mux3a1_inst|Mux5~0, procesador, 1
instance = comp, \regFile_inst|registers[3][10] , regFile_inst|registers[3][10], procesador, 1
instance = comp, \regFile_inst|Mux5~3 , regFile_inst|Mux5~3, procesador, 1
instance = comp, \regFile_inst|Mux5~2 , regFile_inst|Mux5~2, procesador, 1
instance = comp, \regFile_inst|Mux5~0 , regFile_inst|Mux5~0, procesador, 1
instance = comp, \regFile_inst|Mux5~1 , regFile_inst|Mux5~1, procesador, 1
instance = comp, \regFile_inst|Mux5~4 , regFile_inst|Mux5~4, procesador, 1
instance = comp, \regFile_inst|RD1_temp[10] , regFile_inst|RD1_temp[10], procesador, 1
instance = comp, \decode|op1_reg[10] , decode|op1_reg[10], procesador, 1
instance = comp, \alu_inst|Add0~57 , alu_inst|Add0~57, procesador, 1
instance = comp, \alu_inst|Add1~57 , alu_inst|Add1~57, procesador, 1
instance = comp, \alu_inst|Mux4~0 , alu_inst|Mux4~0, procesador, 1
instance = comp, \EMReg_inst|aluRes_reg[11] , EMReg_inst|aluRes_reg[11], procesador, 1
instance = comp, \memory|aluRes_reg[11] , memory|aluRes_reg[11], procesador, 1
instance = comp, \mux3a1_inst|Mux4~0 , mux3a1_inst|Mux4~0, procesador, 1
instance = comp, \regFile_inst|registers[7][11]~feeder , regFile_inst|registers[7][11]~feeder, procesador, 1
instance = comp, \regFile_inst|registers[7][11]~DUPLICATE , regFile_inst|registers[7][11]~DUPLICATE, procesador, 1
instance = comp, \regFile_inst|registers[5][11] , regFile_inst|registers[5][11], procesador, 1
instance = comp, \regFile_inst|Mux4~1 , regFile_inst|Mux4~1, procesador, 1
instance = comp, \regFile_inst|Mux4~2 , regFile_inst|Mux4~2, procesador, 1
instance = comp, \regFile_inst|Mux4~0 , regFile_inst|Mux4~0, procesador, 1
instance = comp, \regFile_inst|Mux4~3 , regFile_inst|Mux4~3, procesador, 1
instance = comp, \regFile_inst|Mux4~4 , regFile_inst|Mux4~4, procesador, 1
instance = comp, \regFile_inst|RD1_temp[11] , regFile_inst|RD1_temp[11], procesador, 1
instance = comp, \decode|op1_reg[11]~feeder , decode|op1_reg[11]~feeder, procesador, 1
instance = comp, \decode|op1_reg[11]~DUPLICATE , decode|op1_reg[11]~DUPLICATE, procesador, 1
instance = comp, \alu_inst|Add0~61 , alu_inst|Add0~61, procesador, 1
instance = comp, \alu_inst|Mux3~0 , alu_inst|Mux3~0, procesador, 1
instance = comp, \EMReg_inst|aluRes_reg[12] , EMReg_inst|aluRes_reg[12], procesador, 1
instance = comp, \memory|aluRes_reg[12] , memory|aluRes_reg[12], procesador, 1
instance = comp, \mux3a1_inst|Mux3~0 , mux3a1_inst|Mux3~0, procesador, 1
instance = comp, \regFile_inst|registers[4][12] , regFile_inst|registers[4][12], procesador, 1
instance = comp, \regFile_inst|registers[12][12] , regFile_inst|registers[12][12], procesador, 1
instance = comp, \regFile_inst|Mux19~0 , regFile_inst|Mux19~0, procesador, 1
instance = comp, \regFile_inst|Mux19~3 , regFile_inst|Mux19~3, procesador, 1
instance = comp, \regFile_inst|Mux19~1 , regFile_inst|Mux19~1, procesador, 1
instance = comp, \regFile_inst|Mux19~2 , regFile_inst|Mux19~2, procesador, 1
instance = comp, \regFile_inst|Mux19~4 , regFile_inst|Mux19~4, procesador, 1
instance = comp, \regFile_inst|RD2_temp[12] , regFile_inst|RD2_temp[12], procesador, 1
instance = comp, \decode|op2_reg[12]~feeder , decode|op2_reg[12]~feeder, procesador, 1
instance = comp, \decode|op2_reg[12] , decode|op2_reg[12], procesador, 1
instance = comp, \alu_inst|Mux2~0 , alu_inst|Mux2~0, procesador, 1
instance = comp, \EMReg_inst|aluRes_reg[13] , EMReg_inst|aluRes_reg[13], procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1662w[3] , dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1662w[3], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r~0 , vga_inst|vgaVideoGen|r~0, procesador, 1
instance = comp, \vga_inst|vgaCont|x[2] , vga_inst|vgaCont|x[2], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|LessThan0~0 , vga_inst|vgaVideoGen|LessThan0~0, procesador, 1
instance = comp, \vga_inst|vgaCont|hsync~1 , vga_inst|vgaCont|hsync~1, procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r~10 , vga_inst|vgaVideoGen|r~10, procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r~9 , vga_inst|vgaVideoGen|r~9, procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r~8 , vga_inst|vgaVideoGen|r~8, procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r~11 , vga_inst|vgaVideoGen|r~11, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0 , dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0 , dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0, procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r~16 , vga_inst|vgaVideoGen|r~16, procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r~1 , vga_inst|vgaVideoGen|r~1, procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r~6 , vga_inst|vgaVideoGen|r~6, procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r~5 , vga_inst|vgaVideoGen|r~5, procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r~3 , vga_inst|vgaVideoGen|r~3, procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r~4 , vga_inst|vgaVideoGen|r~4, procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r~2 , vga_inst|vgaVideoGen|r~2, procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r~7 , vga_inst|vgaVideoGen|r~7, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0 , dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0 , dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0 , dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0 , dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0 , dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0, procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r~15 , vga_inst|vgaVideoGen|r~15, procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r~12 , vga_inst|vgaVideoGen|r~12, procesador, 1
instance = comp, \vga_inst|vgaVideoGen|LessThan1~1 , vga_inst|vgaVideoGen|LessThan1~1, procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r~13 , vga_inst|vgaVideoGen|r~13, procesador, 1
instance = comp, \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0 , dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0, procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r~14 , vga_inst|vgaVideoGen|r~14, procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r~17 , vga_inst|vgaVideoGen|r~17, procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r[0] , vga_inst|vgaVideoGen|r[0], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r[1] , vga_inst|vgaVideoGen|r[1], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r[2] , vga_inst|vgaVideoGen|r[2], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r[3] , vga_inst|vgaVideoGen|r[3], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r[4] , vga_inst|vgaVideoGen|r[4], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r[5] , vga_inst|vgaVideoGen|r[5], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r[6] , vga_inst|vgaVideoGen|r[6], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|r[7] , vga_inst|vgaVideoGen|r[7], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|g[0] , vga_inst|vgaVideoGen|g[0], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|g[1] , vga_inst|vgaVideoGen|g[1], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|g[2] , vga_inst|vgaVideoGen|g[2], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|g[3] , vga_inst|vgaVideoGen|g[3], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|g[4] , vga_inst|vgaVideoGen|g[4], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|g[5] , vga_inst|vgaVideoGen|g[5], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|g[6] , vga_inst|vgaVideoGen|g[6], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|g[7] , vga_inst|vgaVideoGen|g[7], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|b[0] , vga_inst|vgaVideoGen|b[0], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|b[1] , vga_inst|vgaVideoGen|b[1], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|b[2] , vga_inst|vgaVideoGen|b[2], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|b[3] , vga_inst|vgaVideoGen|b[3], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|b[4] , vga_inst|vgaVideoGen|b[4], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|b[5] , vga_inst|vgaVideoGen|b[5], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|b[6] , vga_inst|vgaVideoGen|b[6], procesador, 1
instance = comp, \vga_inst|vgaVideoGen|b[7] , vga_inst|vgaVideoGen|b[7], procesador, 1
instance = comp, \rstCont~input , rstCont~input, procesador, 1
