FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"BCKP_CLK3_P";
2"BCKP_CLK3_N";
3"CHOSEN_CLK2_N";
4"CHOSEN_CLK2_P";
5"CHOSEN_CLK_N";
6"CHOSEN_CLK_P";
7"DEFAULT_CLK2_N";
8"DEFAULT_CLK2_P";
9"BCKP_CLK2_P";
10"BCKP_CLK2_N";
11"VEE\G";
12"GND\G";
13"VEE\G";
14"GND\G";
15"VCC\G";
16"GND\G";
17"VEE\G";
18"USE_BCKP_N";
19"USE_BCKP_P";
20"USE_DEFAULT_P";
21"USE_DEFAULT_N";
22"CHANGE_CLK2_P";
23"UN$1$CSMD0603$I10$B";
24"CHANGE_CLK2_N";
25"CLK100_N";
26"UN$1$CSMD0603$I10$A";
27"CLK100_P";
28"MISSED_CLK";
29"CLK100_TTL";
30"CHANGE_CLK_N";
31"CHANGE_CLK_P";
%"MC10E116"
"1","(-1750,3175)","0","ecl","I1";
;
ROOM"CHANGE_CLKS"
CDS_LMAN_SYM_OUTLINE"-175,400,175,-275"
CDS_LIB"ecl";
"VEE"26;
"GND0"23;
"VBB"0;
"D0"31;
"D1"30;
"D2"31;
"D3"4;
"D4"0;
"D0* \B"30;
"D1* \B"31;
"D2* \B"30;
"D3* \B"3;
"D4* \B"0;
"Q0"19;
"Q1"20;
"Q2"22;
"Q3"25;
"Q4"0;
"Q0* \B"18;
"Q1* \B"21;
"Q2* \B"24;
"Q3* \B"27;
"Q4* \B"0;
"GND1"23;
"GND2"23;
"GND3"23;
"GND4"23;
"GND5"23;
%"CSMD0603"
"1","(-1850,3800)","0","capacitors","I10";
;
ROOM"CHANGE_CLKS"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"23;
"A<0>"26;
%"INPORT"
"1","(-2575,3425)","0","standard","I11";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"31;
%"INPORT"
"1","(-2575,3375)","0","standard","I12";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"30;
%"INPORT"
"1","(-2150,4450)","0","standard","I13";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"INPORT"
"1","(-2150,4400)","0","standard","I14";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"7;
%"INPORT"
"1","(-2150,4275)","0","standard","I15";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"INPORT"
"1","(-2150,4225)","0","standard","I16";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"10;
%"INPORT"
"1","(-500,4625)","0","standard","I17";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
%"INPORT"
"1","(-500,4550)","0","standard","I18";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"2;
%"OUTPORT"
"1","(-175,2000)","0","standard","I19";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"28;
%"SY100EL05"
"1","(-825,3525)","0","ttl","I2";
;
ROOM"CHANGE_CLKS"
CDS_LMAN_SYM_OUTLINE"-125,225,125,-125"
CDS_LIB"ttl";
"Q* \B"5;
"Q"6;
"VEE"11;
"GND"12;
"D_B* \B"18;
"D_B"19;
"D_A* \B"7;
"D_A"8;
%"OUTPORT"
"1","(-175,1925)","0","standard","I20";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"29;
%"OUTPORT"
"1","(-1750,2625)","2","standard","I21";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"25;
%"OUTPORT"
"1","(-1750,2725)","2","standard","I22";
;
ROOM"CHANGE_CLKS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"27;
%"SY100EL05"
"1","(-825,3000)","0","ttl","I3";
;
ROOM"CHANGE_CLKS"
CDS_LMAN_SYM_OUTLINE"-125,225,125,-125"
CDS_LIB"ttl";
"Q* \B"5;
"Q"6;
"VEE"13;
"GND"14;
"D_B* \B"10;
"D_B"9;
"D_A* \B"21;
"D_A"20;
%"SS22SDP2"
"1","(500,3300)","2","misc","I4";
;
ROOM"CHANGE_CLKS"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-150,150,150,-150";
"T_B2"5;
"T_B1"6;
"T_A2"2;
"T_A1"1;
"P1"4;
"P2"3;
%"MC10H125"
"1","(-800,1850)","0","ecl","I5";
;
ROOM"CHANGE_CLKS"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200"
CDS_LIB"ecl";
"VCC"15;
"GND"16;
"VEE"17;
"Q4"0;
"Q3"0;
"Q2"29;
"Q1"28;
"D4* \B"0;
"D3* \B"0;
"D2* \B"3;
"D1* \B"24;
"D4"0;
"D3"0;
"D2"4;
"D1"22;
"VBB"0;
%"CSMD0603"
"1","(-975,2325)","0","capacitors","I6";
;
ROOM"CHANGE_CLKS"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"16;
"A<0>"17;
%"CSMD0603"
"1","(-600,2325)","0","capacitors","I7";
;
ROOM"CHANGE_CLKS"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"15;
"A<0>"16;
%"CSMD0603"
"1","(-775,3350)","0","capacitors","I8";
;
ROOM"CHANGE_CLKS"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
VALUE"0.1UF"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"13;
"A<0>"14;
%"CSMD0603"
"1","(-675,3900)","0","capacitors","I9";
;
ROOM"CHANGE_CLKS"
PACKTYPE"0603"
VALUE"0.1UF"
VOLTAGE"50V"
PART_NAME"CSMD0603"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"11;
"A<0>"12;
END.
