# 👋 Hi, I’m Nikhil Prince  

🎯 **VLSI & Python Enthusiast** | 💻 Exploring **Verilog, SystemVerilog, and Digital Design**  
🚀 Consistency is my strength – coding, learning, and committing every day.  

---

## 🚀 About Me  
- 📚 Focused on **VLSI design & verification**  
- 💡 Daily practice in **Verilog** and **Python problem solving**  
- 🛠️ Documenting my **notes, codes, and progress** through GitHub  
- 🌱 Believer in **learning by building**  

---

## 📂 My Repositories  

- 🔹 [**verilog-100days**](https://github.com/S-Nikhil-Prince/verilog-100days) → Daily Verilog programs uploaded for 100 days  
- 🔹 [**Code-Chef**](https://github.com/S-Nikhil-Prince/Code-Chef) → Solutions for CodeChef problems  
- 🔹 [**Drive-Ready-7.0**](https://github.com/S-Nikhil-Prince/Drive-Ready-7.0) → My daily notes and learning material  
- 🔹 [**Test-Trail**](https://github.com/S-Nikhil-Prince/Test-Trail) → Extra-curricular tasks & experiments  

---

## 🔥 Contribution Streak  

<p align="center">
  <img src="https://streak-stats.demolab.com/?user=S-Nikhil-Prince&theme=radical" alt="GitHub Streak" />
</p>  

---

## 📊 GitHub Stats  

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=S-Nikhil-Prince&include_all_commits=true&show_icons=true&theme=tokyonight" height="150" />
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=S-Nikhil-Prince&layout=compact&theme=tokyonight" height="150" />
</p>  

---

## 📅 Daily Progress  

- **Sep 8, 2025** – 10 commits in *Drive-Ready-7.0* (notes on APB with multiple slaves)  
- **Sep 7, 2025** – Uploaded Verilog program to *verilog-100days*  
- **Sep 6, 2025** – Solved problems in *Code-Chef* repo  
- **Sep 5, 2025** – Added extra tasks in *Test-Trail*  

*(Updated regularly)*  

---

## 🌐 Connect  

- 📧 **Email**: *your-email@example.com*  
- 💼 **LinkedIn**: [Your Profile](https://linkedin.com)  

---

✨ *Minimal profile. Daily commits. Steady growth.*
