{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 10:01:48 2016 " "Info: Processing started: Tue Dec 13 10:01:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory -c memory " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Info: Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Info: Found entity 1: registrador" {  } { { "registrador.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/registrador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/ULA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Info: Found entity 1: Main" {  } { { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Info: Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:REGX " "Info: Elaborating entity \"registrador\" for hierarchy \"registrador:REGX\"" {  } { { "Main.v" "REGX" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:unidLA " "Info: Elaborating entity \"ULA\" for hierarchy \"ULA:unidLA\"" {  } { { "Main.v" "unidLA" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:UC " "Info: Elaborating entity \"Control\" for hierarchy \"Control:UC\"" {  } { { "Main.v" "UC" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Control.v(13) " "Warning (10270): Verilog HDL Case Statement warning at Control.v(13): incomplete case statement has no default case item" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Tx Control.v(13) " "Warning (10240): Verilog HDL Always Construct warning at Control.v(13): inferring latch(es) for variable \"Tx\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ty Control.v(13) " "Warning (10240): Verilog HDL Always Construct warning at Control.v(13): inferring latch(es) for variable \"Ty\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Tz Control.v(13) " "Warning (10240): Verilog HDL Always Construct warning at Control.v(13): inferring latch(es) for variable \"Tz\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Tula Control.v(13) " "Warning (10240): Verilog HDL Always Construct warning at Control.v(13): inferring latch(es) for variable \"Tula\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tula Control.v(13) " "Info (10041): Inferred latch for \"Tula\" at Control.v(13)" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tz\[0\] Control.v(13) " "Info (10041): Inferred latch for \"Tz\[0\]\" at Control.v(13)" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tz\[1\] Control.v(13) " "Info (10041): Inferred latch for \"Tz\[1\]\" at Control.v(13)" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ty\[0\] Control.v(13) " "Info (10041): Inferred latch for \"Ty\[0\]\" at Control.v(13)" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ty\[1\] Control.v(13) " "Info (10041): Inferred latch for \"Ty\[1\]\" at Control.v(13)" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tx\[0\] Control.v(13) " "Info (10041): Inferred latch for \"Tx\[0\]\" at Control.v(13)" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tx\[1\] Control.v(13) " "Info (10041): Inferred latch for \"Tx\[1\]\" at Control.v(13)" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:contador " "Info: Elaborating entity \"PC\" for hierarchy \"PC:contador\"" {  } { { "Main.v" "contador" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PC.v(8) " "Warning (10230): Verilog HDL assignment warning at PC.v(8): truncated value with size 32 to match size of target (4)" {  } { { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem " "Info: Elaborating entity \"memory\" for hierarchy \"memory:mem\"" {  } { { "Main.v" "mem" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memory.v(15) " "Warning (10270): Verilog HDL Case Statement warning at memory.v(15): incomplete case statement has no default case item" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "funcao memory.v(14) " "Warning (10240): Verilog HDL Always Construct warning at memory.v(14): inferring latch(es) for variable \"funcao\", which holds its previous value in one or more paths through the always construct" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valor memory.v(14) " "Warning (10240): Verilog HDL Always Construct warning at memory.v(14): inferring latch(es) for variable \"valor\", which holds its previous value in one or more paths through the always construct" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[0\] memory.v(14) " "Info (10041): Inferred latch for \"valor\[0\]\" at memory.v(14)" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[1\] memory.v(14) " "Info (10041): Inferred latch for \"valor\[1\]\" at memory.v(14)" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[2\] memory.v(14) " "Info (10041): Inferred latch for \"valor\[2\]\" at memory.v(14)" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[3\] memory.v(14) " "Info (10041): Inferred latch for \"valor\[3\]\" at memory.v(14)" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funcao\[0\] memory.v(14) " "Info (10041): Inferred latch for \"funcao\[0\]\" at memory.v(14)" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funcao\[1\] memory.v(14) " "Info (10041): Inferred latch for \"funcao\[1\]\" at memory.v(14)" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funcao\[2\] memory.v(14) " "Info (10041): Inferred latch for \"funcao\[2\]\" at memory.v(14)" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FUNCAO\[3\] " "Warning (12110): Net \"FUNCAO\[3\]\" is missing source, defaulting to GND" {  } { { "Main.v" "FUNCAO\[3\]" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FUNCAO\[3\] " "Warning (12110): Net \"FUNCAO\[3\]\" is missing source, defaulting to GND" {  } { { "Main.v" "FUNCAO\[3\]" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FUNCAO\[3\] " "Warning (12110): Net \"FUNCAO\[3\]\" is missing source, defaulting to GND" {  } { { "Main.v" "FUNCAO\[3\]" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FUNCAO\[3\] " "Warning (12110): Net \"FUNCAO\[3\]\" is missing source, defaulting to GND" {  } { { "Main.v" "FUNCAO\[3\]" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FUNCAO\[3\] " "Warning (12110): Net \"FUNCAO\[3\]\" is missing source, defaulting to GND" {  } { { "Main.v" "FUNCAO\[3\]" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Control:UC\|Tz\[0\] " "Warning: Latch Control:UC\|Tz\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA memory:mem\|funcao\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal memory:mem\|funcao\[0\]" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Control:UC\|Tz\[1\] " "Warning: Latch Control:UC\|Tz\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA memory:mem\|funcao\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal memory:mem\|funcao\[0\]" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Control:UC\|Ty\[0\] " "Warning: Latch Control:UC\|Ty\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA memory:mem\|funcao\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal memory:mem\|funcao\[0\]" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Control:UC\|Ty\[1\] " "Warning: Latch Control:UC\|Ty\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA memory:mem\|funcao\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal memory:mem\|funcao\[0\]" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memory:mem\|funcao\[0\] " "Warning: Latch memory:mem\|funcao\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:contador\|out\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:contador\|out\[0\]" {  } { { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memory:mem\|funcao\[1\] " "Warning: Latch memory:mem\|funcao\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:contador\|out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:contador\|out\[1\]" {  } { { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memory:mem\|funcao\[2\] " "Warning: Latch memory:mem\|funcao\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:contador\|out\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:contador\|out\[2\]" {  } { { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Control:UC\|Tx\[0\] " "Warning: Latch Control:UC\|Tx\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA memory:mem\|funcao\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal memory:mem\|funcao\[1\]" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Control:UC\|Tx\[1\] " "Warning: Latch Control:UC\|Tx\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA memory:mem\|funcao\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal memory:mem\|funcao\[2\]" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memory:mem\|valor\[1\] " "Warning: Latch memory:mem\|valor\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:contador\|out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:contador\|out\[1\]" {  } { { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memory:mem\|valor\[2\] " "Warning: Latch memory:mem\|valor\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:contador\|out\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:contador\|out\[2\]" {  } { { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Info: Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Info: Implemented 40 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 10:01:49 2016 " "Info: Processing ended: Tue Dec 13 10:01:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
