Timing Analyzer report for Somador
Tue Nov 30 21:23:18 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 16. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 27. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 36. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 37. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Somador                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.6%      ;
;     Processors 3-12        ;   0.5%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; Somador.out.sdc ; OK     ; Tue Nov 30 21:23:17 2021 ;
+-----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 151.1 MHz ; 151.1 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -2.809 ; -116.848        ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.375 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.295 ; -14.896            ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 1.374 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -151.950                      ;
+----------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.809 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|ready                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.084      ; 3.276      ;
; -2.612 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|ready                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.084      ; 3.079      ;
; -2.462 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaReady                                                         ; TOP:inst|FSM:fsm|ready                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.084      ; 2.929      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.113 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.043      ;
; -2.043 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.973      ;
; -2.043 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.527      ;
; -1.990 ; TOP:inst|Acumulador:acc|r_in[2]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.920      ;
; -1.959 ; TOP:inst|Acumulador:acc|out[4]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.443      ;
; -1.942 ; TOP:inst|Acumulador:acc|out[2]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.426      ;
; -1.909 ; TOP:inst|Acumulador:acc|out[3]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.393      ;
; -1.908 ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                                                ; TOP:inst|FSM:fsm|ready                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 2.708      ;
; -1.907 ; TOP:inst|Acumulador:acc|r_in[3]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.837      ;
; -1.874 ; TOP:inst|Acumulador:acc|r_in[4]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.804      ;
; -1.802 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|address[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.100      ; 2.400      ;
; -1.801 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|address[2]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.100      ; 2.399      ;
; -1.801 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|address[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.100      ; 2.399      ;
; -1.801 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|address[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.100      ; 2.399      ;
; -1.777 ; TOP:inst|Acumulador:acc|out[5]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.261      ;
; -1.777 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|address[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.100      ; 2.375      ;
; -1.773 ; TOP:inst|Acumulador:acc|r_in[5]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.703      ;
; -1.675 ; TOP:inst|Acumulador:acc|out[6]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.159      ;
; -1.665 ; TOP:inst|Acumulador:acc|r_in[7]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.595      ;
; -1.662 ; TOP:inst|Acumulador:acc|r_in[6]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.592      ;
; -1.658 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|address[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.100      ; 2.256      ;
; -1.658 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|address[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.100      ; 2.256      ;
; -1.657 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|address[2]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.100      ; 2.255      ;
; -1.657 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|address[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.100      ; 2.255      ;
; -1.649 ; TOP:inst|Acumulador:acc|out[7]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.133      ;
; -1.649 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|address[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.100      ; 2.247      ;
; -1.646 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 2.992      ;
; -1.646 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 2.546      ;
; -1.640 ; TOP:inst|Acumulador:acc|out[0]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.557      ;
; -1.604 ; TOP:inst|FSM:fsm|address[1]                                                                        ; TOP:inst|FSM:fsm|address[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.523      ;
; -1.569 ; TOP:inst|Acumulador:acc|out[10]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.053      ;
; -1.565 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 2.911      ;
; -1.562 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 2.908      ;
; -1.548 ; TOP:inst|Acumulador:acc|out[8]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.032      ;
; -1.547 ; TOP:inst|Acumulador:acc|r_in[8]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.477      ;
; -1.544 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|ProxEstado.ResetInit                                            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.119      ; 2.161      ;
; -1.519 ; TOP:inst|FSM:fsm|address[0]                                                                        ; TOP:inst|FSM:fsm|address[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.438      ;
; -1.517 ; TOP:inst|Acumulador:acc|out[9]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.001      ;
; -1.514 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 2.860      ;
; -1.514 ; TOP:inst|Acumulador:acc|r_in[9]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.444      ;
; -1.514 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 2.414      ;
; -1.512 ; TOP:inst|Acumulador:acc|out[3]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 2.412      ;
; -1.510 ; TOP:inst|Acumulador:acc|r_in[3]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 2.856      ;
; -1.495 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 2.841      ;
; -1.495 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 2.395      ;
; -1.479 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress                                                            ; TOP:inst|FSM:fsm|address[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.100      ; 2.077      ;
; -1.478 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress                                                            ; TOP:inst|FSM:fsm|address[2]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.100      ; 2.076      ;
; -1.478 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress                                                            ; TOP:inst|FSM:fsm|address[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.100      ; 2.076      ;
; -1.478 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress                                                            ; TOP:inst|FSM:fsm|address[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.100      ; 2.076      ;
; -1.478 ; TOP:inst|FSM:fsm|address[0]                                                                        ; TOP:inst|FSM:fsm|address[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.397      ;
; -1.470 ; TOP:inst|FSM:fsm|address[1]                                                                        ; TOP:inst|FSM:fsm|address[2]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.389      ;
; -1.469 ; TOP:inst|FSM:fsm|address[3]                                                                        ; TOP:inst|FSM:fsm|address[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.388      ;
; -1.462 ; TOP:inst|FSM:fsm|address[1]                                                                        ; TOP:inst|FSM:fsm|address[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.381      ;
; -1.460 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress                                                            ; TOP:inst|FSM:fsm|address[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.100      ; 2.058      ;
; -1.446 ; TOP:inst|Acumulador:acc|r_in[2]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 2.792      ;
; -1.442 ; TOP:inst|Acumulador:acc|r_in[2]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 2.788      ;
; -1.440 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaWren                                                          ; TOP:inst|FSM:fsm|ProxEstado.IncAddress                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.328     ; 1.610      ;
; -1.436 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaWren                                                          ; TOP:inst|FSM:fsm|ProxEstado.AtivaReady                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.328     ; 1.606      ;
; -1.433 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[11]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 2.779      ;
; -1.431 ; TOP:inst|Acumulador:acc|out[4]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 2.331      ;
; -1.430 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 2.776      ;
; -1.424 ; TOP:inst|Acumulador:acc|out[2]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 2.324      ;
; -1.418 ; TOP:inst|Acumulador:acc|r_in[10]                                                                   ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.348      ;
; -1.411 ; TOP:inst|Acumulador:acc|out[4]                                                                     ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 2.311      ;
; -1.396 ; TOP:inst|FSM:fsm|address[0]                                                                        ; TOP:inst|FSM:fsm|ProxEstado.AtivaRden                                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.334      ;
; -1.394 ; TOP:inst|Acumulador:acc|out[2]                                                                     ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 2.294      ;
; -1.386 ; TOP:inst|FSM:fsm|address[2]                                                                        ; TOP:inst|FSM:fsm|address[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.305      ;
; -1.385 ; TOP:inst|Acumulador:acc|r_in[11]                                                                   ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.315      ;
; -1.385 ; TOP:inst|FSM:fsm|address[0]                                                                        ; TOP:inst|FSM:fsm|address[2]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.304      ;
; -1.382 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 2.728      ;
; -1.382 ; TOP:inst|Acumulador:acc|out[11]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 1.866      ;
; -1.382 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 2.282      ;
; -1.380 ; TOP:inst|Acumulador:acc|out[5]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 2.280      ;
; -1.380 ; TOP:inst|Acumulador:acc|out[3]                                                                     ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 2.280      ;
; -1.378 ; TOP:inst|Acumulador:acc|r_in[3]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 2.724      ;
; -1.376 ; TOP:inst|Acumulador:acc|r_in[5]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 2.722      ;
; -1.363 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[11]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 2.709      ;
; -1.363 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[11]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 2.263      ;
; -1.361 ; TOP:inst|Acumulador:acc|out[3]                                                                     ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 2.261      ;
; -1.359 ; TOP:inst|Acumulador:acc|r_in[3]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.348      ; 2.705      ;
; -1.352 ; TOP:inst|FSM:fsm|address[2]                                                                        ; TOP:inst|FSM:fsm|address[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.271      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                              ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.375 ; TOP:inst|Acumulador:acc|out[15]            ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.039      ;
; 0.390 ; TOP:inst|Acumulador:acc|out[0]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.054      ;
; 0.403 ; TOP:inst|FSM:fsm|wren                      ; TOP:inst|FSM:fsm|wren                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TOP:inst|FSM:fsm|clear                     ; TOP:inst|FSM:fsm|clear                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TOP:inst|FSM:fsm|transf                    ; TOP:inst|FSM:fsm|transf                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; TOP:inst|FSM:fsm|ready~_Duplicate_1        ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TOP:inst|FSM:fsm|rden                      ; TOP:inst|FSM:fsm|rden                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TOP:inst|FSM:fsm|load                      ; TOP:inst|FSM:fsm|load                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TOP:inst|FSM:fsm|address[1]                ; TOP:inst|FSM:fsm|address[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TOP:inst|FSM:fsm|address[4]                ; TOP:inst|FSM:fsm|address[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TOP:inst|FSM:fsm|address[3]                ; TOP:inst|FSM:fsm|address[3]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TOP:inst|FSM:fsm|address[2]                ; TOP:inst|FSM:fsm|address[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TOP:inst|FSM:fsm|address[0]                ; TOP:inst|FSM:fsm|address[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.462 ; TOP:inst|FSM:fsm|address[4]                ; TOP:inst|FSM:fsm|ProxEstado.IncAddress                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.727      ;
; 0.465 ; TOP:inst|FSM:fsm|address[4]                ; TOP:inst|FSM:fsm|ProxEstado.AtivaReady                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.730      ;
; 0.553 ; TOP:inst|Acumulador:acc|out[0]             ; TOP:inst|Acumulador:acc|out[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.253      ;
; 0.558 ; TOP:inst|Acumulador:acc|out[0]             ; TOP:inst|Acumulador:acc|out[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.258      ;
; 0.625 ; TOP:inst|Acumulador:acc|r_in[6]            ; TOP:inst|Acumulador:acc|out[6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 1.337      ;
; 0.638 ; TOP:inst|Acumulador:acc|out[6]             ; TOP:inst|Acumulador:acc|out[6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.922      ;
; 0.640 ; TOP:inst|Acumulador:acc|out[13]            ; TOP:inst|Acumulador:acc|out[13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; TOP:inst|Acumulador:acc|out[5]             ; TOP:inst|Acumulador:acc|out[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; TOP:inst|Acumulador:acc|out[3]             ; TOP:inst|Acumulador:acc|out[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; TOP:inst|Acumulador:acc|out[2]             ; TOP:inst|Acumulador:acc|out[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.924      ;
; 0.641 ; TOP:inst|Acumulador:acc|out[14]            ; TOP:inst|Acumulador:acc|out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.925      ;
; 0.641 ; TOP:inst|Acumulador:acc|out[12]            ; TOP:inst|Acumulador:acc|out[12]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.925      ;
; 0.641 ; TOP:inst|Acumulador:acc|out[11]            ; TOP:inst|Acumulador:acc|out[11]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.925      ;
; 0.641 ; TOP:inst|Acumulador:acc|out[8]             ; TOP:inst|Acumulador:acc|out[8]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.925      ;
; 0.642 ; TOP:inst|Acumulador:acc|out[1]             ; TOP:inst|Acumulador:acc|out[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.926      ;
; 0.643 ; TOP:inst|Acumulador:acc|r_in[8]            ; TOP:inst|Acumulador:acc|out[8]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 1.355      ;
; 0.644 ; TOP:inst|Acumulador:acc|r_in[10]           ; TOP:inst|Acumulador:acc|out[10]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 1.356      ;
; 0.644 ; TOP:inst|Acumulador:acc|out[9]             ; TOP:inst|Acumulador:acc|out[9]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.928      ;
; 0.644 ; TOP:inst|Acumulador:acc|out[7]             ; TOP:inst|Acumulador:acc|out[7]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.928      ;
; 0.659 ; TOP:inst|Acumulador:acc|out[15]            ; TOP:inst|Acumulador:acc|out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.926      ;
; 0.663 ; TOP:inst|Acumulador:acc|r_in[14]           ; TOP:inst|Acumulador:acc|out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 1.375      ;
; 0.673 ; TOP:inst|Acumulador:acc|out[0]             ; TOP:inst|Acumulador:acc|out[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.940      ;
; 0.673 ; TOP:inst|Acumulador:acc|r_in[13]           ; TOP:inst|Acumulador:acc|out[13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 1.385      ;
; 0.675 ; TOP:inst|Acumulador:acc|r_in[5]            ; TOP:inst|Acumulador:acc|out[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 1.387      ;
; 0.679 ; TOP:inst|Acumulador:acc|r_in[3]            ; TOP:inst|Acumulador:acc|out[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 1.391      ;
; 0.679 ; TOP:inst|Acumulador:acc|r_in[12]           ; TOP:inst|Acumulador:acc|out[12]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 1.391      ;
; 0.679 ; TOP:inst|Acumulador:acc|r_in[9]            ; TOP:inst|Acumulador:acc|out[9]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 1.391      ;
; 0.679 ; TOP:inst|Acumulador:acc|out[0]             ; TOP:inst|Acumulador:acc|out[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.379      ;
; 0.680 ; TOP:inst|Acumulador:acc|r_in[11]           ; TOP:inst|Acumulador:acc|out[11]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 1.392      ;
; 0.681 ; TOP:inst|Acumulador:acc|r_in[1]            ; TOP:inst|Acumulador:acc|out[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 1.393      ;
; 0.681 ; TOP:inst|FSM:fsm|ProxEstado.DesativaWren   ; TOP:inst|FSM:fsm|EstadoAtual.DesativaWren                                                                ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.309      ; 0.696      ;
; 0.682 ; TOP:inst|FSM:fsm|ProxEstado.TiraResetInit  ; TOP:inst|FSM:fsm|EstadoAtual.TiraResetInit                                                               ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.309      ; 0.697      ;
; 0.683 ; TOP:inst|FSM:fsm|ProxEstado.AtivaWren      ; TOP:inst|FSM:fsm|EstadoAtual.AtivaWren                                                                   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.309      ; 0.698      ;
; 0.684 ; TOP:inst|Acumulador:acc|out[0]             ; TOP:inst|Acumulador:acc|out[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.384      ;
; 0.688 ; TOP:inst|Acumulador:acc|r_in[2]            ; TOP:inst|Acumulador:acc|out[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 1.400      ;
; 0.701 ; TOP:inst|Acumulador:acc|r_in[4]            ; TOP:inst|Acumulador:acc|out[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 1.413      ;
; 0.704 ; TOP:inst|Acumulador:acc|r_in[7]            ; TOP:inst|Acumulador:acc|out[7]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 1.416      ;
; 0.776 ; TOP:inst|Acumulador:acc|out[14]            ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.024      ;
; 0.781 ; TOP:inst|Acumulador:acc|out[13]            ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.029      ;
; 0.782 ; TOP:inst|Acumulador:acc|out[7]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.030      ;
; 0.783 ; TOP:inst|Acumulador:acc|out[9]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.031      ;
; 0.784 ; TOP:inst|Acumulador:acc|out[11]            ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.032      ;
; 0.784 ; TOP:inst|Acumulador:acc|out[4]             ; TOP:inst|Acumulador:acc|out[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 1.068      ;
; 0.786 ; TOP:inst|Acumulador:acc|out[4]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.034      ;
; 0.787 ; TOP:inst|Acumulador:acc|out[1]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.035      ;
; 0.790 ; TOP:inst|Acumulador:acc|out[10]            ; TOP:inst|Acumulador:acc|out[10]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 1.074      ;
; 0.791 ; TOP:inst|Acumulador:acc|out[6]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.039      ;
; 0.792 ; TOP:inst|Acumulador:acc|out[8]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.040      ;
; 0.797 ; TOP:inst|Acumulador:acc|out[3]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.045      ;
; 0.797 ; TOP:inst|Acumulador:acc|out[5]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.045      ;
; 0.805 ; TOP:inst|Acumulador:acc|out[0]             ; TOP:inst|Acumulador:acc|out[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.505      ;
; 0.805 ; TOP:inst|FSM:fsm|ProxEstado.ResetInit      ; TOP:inst|FSM:fsm|EstadoAtual.ResetInit                                                                   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.309      ; 0.820      ;
; 0.808 ; TOP:inst|Acumulador:acc|out[2]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.056      ;
; 0.810 ; TOP:inst|Acumulador:acc|out[0]             ; TOP:inst|Acumulador:acc|out[6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.510      ;
; 0.816 ; TOP:inst|Acumulador:acc|out[10]            ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.064      ;
; 0.835 ; TOP:inst|Acumulador:acc|out[12]            ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.083      ;
; 0.915 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaRden  ; TOP:inst|FSM:fsm|rden                                                                                    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.248      ; 0.869      ;
; 0.917 ; TOP:inst|FSM:fsm|address[4]                ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.286      ; 0.945      ;
; 0.921 ; TOP:inst|Acumulador:acc|r_in[15]           ; TOP:inst|Acumulador:acc|out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 1.200      ;
; 0.921 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaReady ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                                                      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.247      ; 0.874      ;
; 0.931 ; TOP:inst|Acumulador:acc|out[0]             ; TOP:inst|Acumulador:acc|out[7]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.631      ;
; 0.934 ; TOP:inst|FSM:fsm|address[3]                ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.286      ; 0.962      ;
; 0.936 ; TOP:inst|Acumulador:acc|out[0]             ; TOP:inst|Acumulador:acc|out[8]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.636      ;
; 0.955 ; TOP:inst|Acumulador:acc|r_in[6]            ; TOP:inst|Acumulador:acc|out[7]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 1.667      ;
; 0.956 ; TOP:inst|Acumulador:acc|out[1]             ; TOP:inst|Acumulador:acc|out[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 1.240      ;
; 0.956 ; TOP:inst|Acumulador:acc|out[13]            ; TOP:inst|Acumulador:acc|out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 1.240      ;
; 0.956 ; TOP:inst|Acumulador:acc|out[3]             ; TOP:inst|Acumulador:acc|out[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 1.240      ;
; 0.956 ; TOP:inst|Acumulador:acc|out[5]             ; TOP:inst|Acumulador:acc|out[6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 1.240      ;
; 0.957 ; TOP:inst|Acumulador:acc|out[11]            ; TOP:inst|Acumulador:acc|out[12]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 1.241      ;
; 0.958 ; TOP:inst|Acumulador:acc|out[9]             ; TOP:inst|Acumulador:acc|out[10]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 1.242      ;
; 0.958 ; TOP:inst|Acumulador:acc|out[7]             ; TOP:inst|Acumulador:acc|out[8]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 1.242      ;
; 0.960 ; TOP:inst|Acumulador:acc|r_in[6]            ; TOP:inst|Acumulador:acc|out[8]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 1.672      ;
; 0.961 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaLoad  ; TOP:inst|FSM:fsm|ProxEstado.DesativaRden                                                                 ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.248      ; 0.915      ;
; 0.963 ; TOP:inst|FSM:fsm|address[2]                ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.286      ; 0.991      ;
; 0.967 ; TOP:inst|Acumulador:acc|out[6]             ; TOP:inst|Acumulador:acc|out[7]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 1.251      ;
; 0.970 ; TOP:inst|Acumulador:acc|out[2]             ; TOP:inst|Acumulador:acc|out[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 1.254      ;
; 0.971 ; TOP:inst|Acumulador:acc|out[12]            ; TOP:inst|Acumulador:acc|out[13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 1.255      ;
; 0.971 ; TOP:inst|Acumulador:acc|out[8]             ; TOP:inst|Acumulador:acc|out[9]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 1.255      ;
; 0.971 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaTransf   ; TOP:inst|FSM:fsm|ProxEstado.DesativaTransf                                                               ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.248      ; 0.925      ;
; 0.972 ; TOP:inst|Acumulador:acc|out[6]             ; TOP:inst|Acumulador:acc|out[8]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 1.256      ;
; 0.972 ; TOP:inst|Acumulador:acc|r_in[8]            ; TOP:inst|Acumulador:acc|out[9]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 1.684      ;
; 0.972 ; TOP:inst|FSM:fsm|address[1]                ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.286      ; 1.000      ;
; 0.973 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaRden  ; TOP:inst|FSM:fsm|ProxEstado.AtivaTransf                                                                  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.248      ; 0.927      ;
; 0.974 ; TOP:inst|Acumulador:acc|r_in[10]           ; TOP:inst|Acumulador:acc|out[11]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 1.686      ;
; 0.975 ; TOP:inst|Acumulador:acc|out[2]             ; TOP:inst|Acumulador:acc|out[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 1.259      ;
; 0.976 ; TOP:inst|Acumulador:acc|out[12]            ; TOP:inst|Acumulador:acc|out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 1.260      ;
; 0.976 ; TOP:inst|Acumulador:acc|out[8]             ; TOP:inst|Acumulador:acc|out[10]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 1.260      ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                              ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -1.295 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[15] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.250     ; 1.543      ;
; -1.295 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.250     ; 1.543      ;
; -0.879 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[14] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.166      ; 1.543      ;
; -0.879 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[13] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.166      ; 1.543      ;
; -0.879 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[12] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.166      ; 1.543      ;
; -0.879 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[11] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.166      ; 1.543      ;
; -0.879 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[10] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.166      ; 1.543      ;
; -0.879 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[9]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.166      ; 1.543      ;
; -0.879 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[8]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.166      ; 1.543      ;
; -0.879 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[7]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.166      ; 1.543      ;
; -0.879 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[6]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.166      ; 1.543      ;
; -0.879 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[5]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.166      ; 1.543      ;
; -0.879 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[4]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.166      ; 1.543      ;
; -0.879 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[3]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.166      ; 1.543      ;
; -0.879 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[2]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.166      ; 1.543      ;
; -0.879 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[1]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.166      ; 1.543      ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                              ;
+-------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 1.374 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[14] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.345      ; 1.425      ;
; 1.374 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[13] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.345      ; 1.425      ;
; 1.374 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[12] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.345      ; 1.425      ;
; 1.374 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[11] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.345      ; 1.425      ;
; 1.374 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[10] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.345      ; 1.425      ;
; 1.374 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[9]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.345      ; 1.425      ;
; 1.374 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[8]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.345      ; 1.425      ;
; 1.374 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[7]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.345      ; 1.425      ;
; 1.374 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[6]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.345      ; 1.425      ;
; 1.374 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[5]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.345      ; 1.425      ;
; 1.374 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[4]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.345      ; 1.425      ;
; 1.374 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[3]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.345      ; 1.425      ;
; 1.374 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[2]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.345      ; 1.425      ;
; 1.374 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[1]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.345      ; 1.425      ;
; 1.807 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[15] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.088     ; 1.425      ;
; 1.807 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[0]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.088     ; 1.425      ;
+-------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 168.24 MHz ; 168.24 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -2.472 ; -100.314       ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.355 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -1.130 ; -12.746           ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.290 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -151.070                     ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.472 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|ready                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.092      ; 2.951      ;
; -2.302 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|ready                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.092      ; 2.781      ;
; -2.209 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaReady                                                         ; TOP:inst|FSM:fsm|ready                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.092      ; 2.688      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.816 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.758      ;
; -1.710 ; TOP:inst|Acumulador:acc|r_in[2]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.652      ;
; -1.709 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.240      ;
; -1.690 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.632      ;
; -1.671 ; TOP:inst|Acumulador:acc|out[4]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.202      ;
; -1.656 ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                                                ; TOP:inst|FSM:fsm|ready                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.483      ;
; -1.642 ; TOP:inst|Acumulador:acc|out[2]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.173      ;
; -1.606 ; TOP:inst|Acumulador:acc|r_in[4]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.548      ;
; -1.604 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|address[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.093      ; 2.196      ;
; -1.603 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|address[2]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.093      ; 2.195      ;
; -1.603 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|address[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.093      ; 2.195      ;
; -1.603 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|address[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.093      ; 2.195      ;
; -1.598 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|address[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.093      ; 2.190      ;
; -1.591 ; TOP:inst|Acumulador:acc|out[3]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.122      ;
; -1.574 ; TOP:inst|Acumulador:acc|r_in[3]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.516      ;
; -1.481 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|address[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.093      ; 2.073      ;
; -1.480 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|address[2]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.093      ; 2.072      ;
; -1.480 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|address[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.093      ; 2.072      ;
; -1.480 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|address[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.093      ; 2.072      ;
; -1.475 ; TOP:inst|Acumulador:acc|out[5]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.006      ;
; -1.475 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|address[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.093      ; 2.067      ;
; -1.456 ; TOP:inst|Acumulador:acc|r_in[5]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.398      ;
; -1.415 ; TOP:inst|Acumulador:acc|r_in[6]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.357      ;
; -1.407 ; TOP:inst|Acumulador:acc|out[6]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 1.938      ;
; -1.384 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|ProxEstado.ResetInit                                            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.113      ; 1.996      ;
; -1.364 ; TOP:inst|Acumulador:acc|out[7]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 1.895      ;
; -1.361 ; TOP:inst|Acumulador:acc|out[0]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.288      ;
; -1.359 ; TOP:inst|Acumulador:acc|r_in[7]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.301      ;
; -1.357 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 2.269      ;
; -1.338 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 2.661      ;
; -1.333 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress                                                            ; TOP:inst|FSM:fsm|address[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.093      ; 1.925      ;
; -1.332 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress                                                            ; TOP:inst|FSM:fsm|address[2]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.093      ; 1.924      ;
; -1.332 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress                                                            ; TOP:inst|FSM:fsm|address[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.093      ; 1.924      ;
; -1.332 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress                                                            ; TOP:inst|FSM:fsm|address[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.093      ; 1.924      ;
; -1.331 ; TOP:inst|Acumulador:acc|out[10]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 1.862      ;
; -1.327 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress                                                            ; TOP:inst|FSM:fsm|address[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.093      ; 1.919      ;
; -1.323 ; TOP:inst|FSM:fsm|address[1]                                                                        ; TOP:inst|FSM:fsm|address[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.251      ;
; -1.319 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 2.642      ;
; -1.315 ; TOP:inst|Acumulador:acc|r_in[8]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.257      ;
; -1.296 ; TOP:inst|Acumulador:acc|out[8]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 1.827      ;
; -1.290 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 2.613      ;
; -1.268 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaWren                                                          ; TOP:inst|FSM:fsm|ProxEstado.IncAddress                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.299     ; 1.468      ;
; -1.263 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaWren                                                          ; TOP:inst|FSM:fsm|ProxEstado.AtivaReady                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.299     ; 1.463      ;
; -1.249 ; TOP:inst|FSM:fsm|address[0]                                                                        ; TOP:inst|FSM:fsm|address[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.177      ;
; -1.247 ; TOP:inst|Acumulador:acc|out[9]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 1.778      ;
; -1.241 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 2.153      ;
; -1.239 ; TOP:inst|Acumulador:acc|out[3]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 2.151      ;
; -1.225 ; TOP:inst|Acumulador:acc|r_in[9]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.167      ;
; -1.222 ; TOP:inst|Acumulador:acc|r_in[3]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 2.545      ;
; -1.222 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 2.545      ;
; -1.220 ; TOP:inst|FSM:fsm|address[0]                                                                        ; TOP:inst|FSM:fsm|address[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.148      ;
; -1.213 ; TOP:inst|Acumulador:acc|r_in[2]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 2.536      ;
; -1.212 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 2.124      ;
; -1.206 ; TOP:inst|FSM:fsm|address[1]                                                                        ; TOP:inst|FSM:fsm|address[2]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.134      ;
; -1.206 ; TOP:inst|FSM:fsm|address[0]                                                                        ; TOP:inst|FSM:fsm|ProxEstado.AtivaRden                                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.154      ;
; -1.203 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[11]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 2.526      ;
; -1.202 ; TOP:inst|FSM:fsm|address[3]                                                                        ; TOP:inst|FSM:fsm|address[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.130      ;
; -1.201 ; TOP:inst|Acumulador:acc|r_in[10]                                                                   ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.143      ;
; -1.194 ; TOP:inst|FSM:fsm|address[1]                                                                        ; TOP:inst|FSM:fsm|address[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.122      ;
; -1.193 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 2.516      ;
; -1.184 ; TOP:inst|Acumulador:acc|r_in[2]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 2.507      ;
; -1.174 ; TOP:inst|Acumulador:acc|out[4]                                                                     ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 2.086      ;
; -1.174 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 2.497      ;
; -1.165 ; TOP:inst|Acumulador:acc|out[4]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 2.077      ;
; -1.163 ; TOP:inst|Acumulador:acc|out[2]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 2.075      ;
; -1.145 ; TOP:inst|Acumulador:acc|out[2]                                                                     ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 2.057      ;
; -1.141 ; TOP:inst|FSM:fsm|address[2]                                                                        ; TOP:inst|FSM:fsm|ProxEstado.AtivaRden                                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.089      ;
; -1.132 ; TOP:inst|FSM:fsm|address[0]                                                                        ; TOP:inst|FSM:fsm|address[2]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.060      ;
; -1.131 ; TOP:inst|FSM:fsm|address[2]                                                                        ; TOP:inst|FSM:fsm|address[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.059      ;
; -1.128 ; TOP:inst|Acumulador:acc|out[11]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 1.659      ;
; -1.125 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 2.037      ;
; -1.123 ; TOP:inst|Acumulador:acc|out[5]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 2.035      ;
; -1.123 ; TOP:inst|Acumulador:acc|out[3]                                                                     ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 2.035      ;
; -1.120 ; TOP:inst|Acumulador:acc|r_in[12]                                                                   ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.062      ;
; -1.114 ; TOP:inst|Acumulador:acc|r_in[11]                                                                   ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.056      ;
; -1.110 ; TOP:inst|FSM:fsm|address[2]                                                                        ; TOP:inst|FSM:fsm|address[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.038      ;
; -1.109 ; TOP:inst|Acumulador:acc|r_in[4]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 2.432      ;
; -1.106 ; TOP:inst|Acumulador:acc|r_in[3]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 2.429      ;
; -1.106 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 2.429      ;
; -1.104 ; TOP:inst|Acumulador:acc|r_in[5]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 2.427      ;
; -1.101 ; TOP:inst|FSM:fsm|address[0]                                                                        ; TOP:inst|FSM:fsm|address[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.029      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.355 ; TOP:inst|FSM:fsm|wren                                                            ; TOP:inst|FSM:fsm|wren                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TOP:inst|FSM:fsm|clear                                                           ; TOP:inst|FSM:fsm|clear                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TOP:inst|FSM:fsm|transf                                                          ; TOP:inst|FSM:fsm|transf                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TOP:inst|FSM:fsm|address[1]                                                      ; TOP:inst|FSM:fsm|address[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TOP:inst|FSM:fsm|address[4]                                                      ; TOP:inst|FSM:fsm|address[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TOP:inst|FSM:fsm|address[3]                                                      ; TOP:inst|FSM:fsm|address[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TOP:inst|FSM:fsm|address[2]                                                      ; TOP:inst|FSM:fsm|address[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TOP:inst|FSM:fsm|address[0]                                                      ; TOP:inst|FSM:fsm|address[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; TOP:inst|FSM:fsm|rden                                                            ; TOP:inst|FSM:fsm|rden                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TOP:inst|FSM:fsm|load                                                            ; TOP:inst|FSM:fsm|load                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                              ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.369 ; TOP:inst|Acumulador:acc|out[15]                                                  ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.963      ;
; 0.391 ; TOP:inst|Acumulador:acc|out[0]                                                   ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.985      ;
; 0.418 ; TOP:inst|FSM:fsm|address[4]                                                      ; TOP:inst|FSM:fsm|ProxEstado.IncAddress                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.660      ;
; 0.428 ; TOP:inst|FSM:fsm|address[4]                                                      ; TOP:inst|FSM:fsm|ProxEstado.AtivaReady                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.670      ;
; 0.495 ; TOP:inst|Acumulador:acc|out[0]                                                   ; TOP:inst|Acumulador:acc|out[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.134      ;
; 0.506 ; TOP:inst|Acumulador:acc|out[0]                                                   ; TOP:inst|Acumulador:acc|out[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.145      ;
; 0.583 ; TOP:inst|Acumulador:acc|r_in[6]                                                  ; TOP:inst|Acumulador:acc|out[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.236      ;
; 0.585 ; TOP:inst|Acumulador:acc|out[13]                                                  ; TOP:inst|Acumulador:acc|out[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; TOP:inst|Acumulador:acc|out[6]                                                   ; TOP:inst|Acumulador:acc|out[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; TOP:inst|Acumulador:acc|out[5]                                                   ; TOP:inst|Acumulador:acc|out[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; TOP:inst|Acumulador:acc|out[3]                                                   ; TOP:inst|Acumulador:acc|out[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.843      ;
; 0.586 ; TOP:inst|Acumulador:acc|out[11]                                                  ; TOP:inst|Acumulador:acc|out[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.844      ;
; 0.587 ; TOP:inst|Acumulador:acc|out[14]                                                  ; TOP:inst|Acumulador:acc|out[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.845      ;
; 0.587 ; TOP:inst|Acumulador:acc|out[2]                                                   ; TOP:inst|Acumulador:acc|out[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.845      ;
; 0.588 ; TOP:inst|Acumulador:acc|out[12]                                                  ; TOP:inst|Acumulador:acc|out[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.846      ;
; 0.588 ; TOP:inst|Acumulador:acc|out[8]                                                   ; TOP:inst|Acumulador:acc|out[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.846      ;
; 0.588 ; TOP:inst|Acumulador:acc|out[1]                                                   ; TOP:inst|Acumulador:acc|out[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.846      ;
; 0.590 ; TOP:inst|Acumulador:acc|out[9]                                                   ; TOP:inst|Acumulador:acc|out[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.848      ;
; 0.590 ; TOP:inst|Acumulador:acc|out[7]                                                   ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.848      ;
; 0.593 ; TOP:inst|Acumulador:acc|r_in[10]                                                 ; TOP:inst|Acumulador:acc|out[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.246      ;
; 0.598 ; TOP:inst|Acumulador:acc|r_in[8]                                                  ; TOP:inst|Acumulador:acc|out[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.251      ;
; 0.601 ; TOP:inst|Acumulador:acc|out[15]                                                  ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.605 ; TOP:inst|Acumulador:acc|out[0]                                                   ; TOP:inst|Acumulador:acc|out[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.244      ;
; 0.613 ; TOP:inst|Acumulador:acc|r_in[14]                                                 ; TOP:inst|Acumulador:acc|out[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.266      ;
; 0.616 ; TOP:inst|Acumulador:acc|out[0]                                                   ; TOP:inst|Acumulador:acc|out[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.255      ;
; 0.616 ; TOP:inst|Acumulador:acc|r_in[13]                                                 ; TOP:inst|Acumulador:acc|out[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.269      ;
; 0.618 ; TOP:inst|Acumulador:acc|out[0]                                                   ; TOP:inst|Acumulador:acc|out[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.861      ;
; 0.618 ; TOP:inst|Acumulador:acc|r_in[5]                                                  ; TOP:inst|Acumulador:acc|out[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.271      ;
; 0.620 ; TOP:inst|Acumulador:acc|r_in[3]                                                  ; TOP:inst|Acumulador:acc|out[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.273      ;
; 0.624 ; TOP:inst|Acumulador:acc|r_in[11]                                                 ; TOP:inst|Acumulador:acc|out[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.277      ;
; 0.626 ; TOP:inst|Acumulador:acc|r_in[12]                                                 ; TOP:inst|Acumulador:acc|out[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.279      ;
; 0.629 ; TOP:inst|Acumulador:acc|r_in[9]                                                  ; TOP:inst|Acumulador:acc|out[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.282      ;
; 0.630 ; TOP:inst|Acumulador:acc|r_in[1]                                                  ; TOP:inst|Acumulador:acc|out[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.283      ;
; 0.636 ; TOP:inst|Acumulador:acc|r_in[2]                                                  ; TOP:inst|Acumulador:acc|out[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.289      ;
; 0.636 ; TOP:inst|Acumulador:acc|r_in[4]                                                  ; TOP:inst|Acumulador:acc|out[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.289      ;
; 0.646 ; TOP:inst|Acumulador:acc|r_in[7]                                                  ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.299      ;
; 0.670 ; TOP:inst|FSM:fsm|ProxEstado.DesativaWren                                         ; TOP:inst|FSM:fsm|EstadoAtual.DesativaWren                                                               ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.279      ; 0.640      ;
; 0.671 ; TOP:inst|FSM:fsm|ProxEstado.TiraResetInit                                        ; TOP:inst|FSM:fsm|EstadoAtual.TiraResetInit                                                              ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.279      ; 0.641      ;
; 0.672 ; TOP:inst|FSM:fsm|ProxEstado.AtivaWren                                            ; TOP:inst|FSM:fsm|EstadoAtual.AtivaWren                                                                  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.279      ; 0.642      ;
; 0.715 ; TOP:inst|Acumulador:acc|out[0]                                                   ; TOP:inst|Acumulador:acc|out[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.354      ;
; 0.726 ; TOP:inst|Acumulador:acc|out[0]                                                   ; TOP:inst|Acumulador:acc|out[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.365      ;
; 0.727 ; TOP:inst|Acumulador:acc|out[4]                                                   ; TOP:inst|Acumulador:acc|out[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.985      ;
; 0.734 ; TOP:inst|Acumulador:acc|out[10]                                                  ; TOP:inst|Acumulador:acc|out[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.992      ;
; 0.743 ; TOP:inst|Acumulador:acc|out[14]                                                  ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 0.956      ;
; 0.744 ; TOP:inst|Acumulador:acc|out[9]                                                   ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 0.957      ;
; 0.748 ; TOP:inst|Acumulador:acc|out[1]                                                   ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 0.961      ;
; 0.748 ; TOP:inst|Acumulador:acc|out[13]                                                  ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 0.961      ;
; 0.749 ; TOP:inst|Acumulador:acc|out[7]                                                   ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 0.962      ;
; 0.750 ; TOP:inst|Acumulador:acc|out[11]                                                  ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 0.963      ;
; 0.751 ; TOP:inst|Acumulador:acc|out[8]                                                   ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 0.964      ;
; 0.754 ; TOP:inst|Acumulador:acc|out[6]                                                   ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 0.967      ;
; 0.755 ; TOP:inst|Acumulador:acc|out[4]                                                   ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 0.968      ;
; 0.758 ; TOP:inst|Acumulador:acc|out[3]                                                   ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 0.971      ;
; 0.758 ; TOP:inst|Acumulador:acc|out[5]                                                   ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 0.971      ;
; 0.774 ; TOP:inst|Acumulador:acc|out[2]                                                   ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 0.987      ;
; 0.780 ; TOP:inst|FSM:fsm|ProxEstado.ResetInit                                            ; TOP:inst|FSM:fsm|EstadoAtual.ResetInit                                                                  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.279      ; 0.750      ;
; 0.781 ; TOP:inst|Acumulador:acc|out[10]                                                  ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 0.994      ;
; 0.799 ; TOP:inst|Acumulador:acc|out[12]                                                  ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 1.012      ;
; 0.825 ; TOP:inst|Acumulador:acc|out[0]                                                   ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.464      ;
; 0.836 ; TOP:inst|Acumulador:acc|out[0]                                                   ; TOP:inst|Acumulador:acc|out[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.475      ;
; 0.841 ; TOP:inst|Acumulador:acc|r_in[15]                                                 ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.098      ;
; 0.847 ; TOP:inst|Acumulador:acc|r_in[6]                                                  ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.500      ;
; 0.857 ; TOP:inst|Acumulador:acc|r_in[10]                                                 ; TOP:inst|Acumulador:acc|out[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.510      ;
; 0.869 ; TOP:inst|Acumulador:acc|r_in[8]                                                  ; TOP:inst|Acumulador:acc|out[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.522      ;
; 0.870 ; TOP:inst|Acumulador:acc|out[13]                                                  ; TOP:inst|Acumulador:acc|out[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.128      ;
; 0.870 ; TOP:inst|Acumulador:acc|out[3]                                                   ; TOP:inst|Acumulador:acc|out[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.128      ;
; 0.870 ; TOP:inst|Acumulador:acc|out[5]                                                   ; TOP:inst|Acumulador:acc|out[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.128      ;
; 0.871 ; TOP:inst|Acumulador:acc|out[11]                                                  ; TOP:inst|Acumulador:acc|out[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.129      ;
; 0.873 ; TOP:inst|Acumulador:acc|out[1]                                                   ; TOP:inst|Acumulador:acc|out[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.131      ;
; 0.874 ; TOP:inst|Acumulador:acc|out[6]                                                   ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.132      ;
; 0.875 ; TOP:inst|Acumulador:acc|out[9]                                                   ; TOP:inst|Acumulador:acc|out[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.133      ;
; 0.875 ; TOP:inst|Acumulador:acc|out[7]                                                   ; TOP:inst|Acumulador:acc|out[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.133      ;
; 0.877 ; TOP:inst|Acumulador:acc|out[2]                                                   ; TOP:inst|Acumulador:acc|out[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.135      ;
; 0.878 ; TOP:inst|Acumulador:acc|out[12]                                                  ; TOP:inst|Acumulador:acc|out[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.136      ;
; 0.878 ; TOP:inst|Acumulador:acc|out[8]                                                   ; TOP:inst|Acumulador:acc|out[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.136      ;
; 0.883 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaRden                                        ; TOP:inst|FSM:fsm|rden                                                                                   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.225      ; 0.799      ;
; 0.885 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[8]  ; TOP:inst|Acumulador:acc|r_in[8]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.223     ; 0.833      ;
; 0.885 ; TOP:inst|Acumulador:acc|out[6]                                                   ; TOP:inst|Acumulador:acc|out[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.143      ;
; 0.888 ; TOP:inst|Acumulador:acc|out[2]                                                   ; TOP:inst|Acumulador:acc|out[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.146      ;
; 0.889 ; TOP:inst|Acumulador:acc|out[12]                                                  ; TOP:inst|Acumulador:acc|out[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.147      ;
; 0.889 ; TOP:inst|Acumulador:acc|out[8]                                                   ; TOP:inst|Acumulador:acc|out[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.147      ;
; 0.891 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaReady                                       ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.224      ; 0.806      ;
; 0.892 ; TOP:inst|Acumulador:acc|r_in[6]                                                  ; TOP:inst|Acumulador:acc|out[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.545      ;
; 0.896 ; TOP:inst|Acumulador:acc|r_in[0]                                                  ; TOP:inst|Acumulador:acc|out[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.549      ;
; 0.897 ; TOP:inst|Acumulador:acc|r_in[12]                                                 ; TOP:inst|Acumulador:acc|out[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.550      ;
; 0.900 ; TOP:inst|Acumulador:acc|r_in[4]                                                  ; TOP:inst|Acumulador:acc|out[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 1.553      ;
; 0.901 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[13] ; TOP:inst|Acumulador:acc|r_in[13]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.223     ; 0.849      ;
; 0.902 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[9]  ; TOP:inst|Acumulador:acc|r_in[9]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.223     ; 0.850      ;
; 0.903 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[12] ; TOP:inst|Acumulador:acc|r_in[12]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.223     ; 0.851      ;
+-------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                               ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -1.130 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[15] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.225     ; 1.404      ;
; -1.130 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.225     ; 1.404      ;
; -0.749 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[14] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.156      ; 1.404      ;
; -0.749 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[13] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.156      ; 1.404      ;
; -0.749 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[12] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.156      ; 1.404      ;
; -0.749 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[11] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.156      ; 1.404      ;
; -0.749 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[10] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.156      ; 1.404      ;
; -0.749 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[9]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.156      ; 1.404      ;
; -0.749 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[8]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.156      ; 1.404      ;
; -0.749 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[7]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.156      ; 1.404      ;
; -0.749 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[6]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.156      ; 1.404      ;
; -0.749 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[5]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.156      ; 1.404      ;
; -0.749 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[4]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.156      ; 1.404      ;
; -0.749 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[3]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.156      ; 1.404      ;
; -0.749 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[2]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.156      ; 1.404      ;
; -0.749 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[1]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.156      ; 1.404      ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                               ;
+-------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 1.290 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[14] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.315      ; 1.296      ;
; 1.290 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[13] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.315      ; 1.296      ;
; 1.290 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[12] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.315      ; 1.296      ;
; 1.290 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[11] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.315      ; 1.296      ;
; 1.290 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[10] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.315      ; 1.296      ;
; 1.290 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[9]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.315      ; 1.296      ;
; 1.290 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[8]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.315      ; 1.296      ;
; 1.290 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[7]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.315      ; 1.296      ;
; 1.290 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[6]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.315      ; 1.296      ;
; 1.290 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[5]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.315      ; 1.296      ;
; 1.290 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[4]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.315      ; 1.296      ;
; 1.290 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[3]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.315      ; 1.296      ;
; 1.290 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[2]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.315      ; 1.296      ;
; 1.290 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[1]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.315      ; 1.296      ;
; 1.686 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[15] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.081     ; 1.296      ;
; 1.686 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[0]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.081     ; 1.296      ;
+-------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -0.831 ; -40.150        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.157 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -0.891 ; -11.526           ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.382 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -126.712                     ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.831 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.613     ; 0.705      ;
; -0.831 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.613     ; 0.705      ;
; -0.828 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.610     ; 0.705      ;
; -0.828 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.610     ; 0.705      ;
; -0.828 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.610     ; 0.705      ;
; -0.828 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.610     ; 0.705      ;
; -0.828 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.610     ; 0.705      ;
; -0.828 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.610     ; 0.705      ;
; -0.828 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.610     ; 0.705      ;
; -0.828 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.610     ; 0.705      ;
; -0.828 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.610     ; 0.705      ;
; -0.828 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.610     ; 0.705      ;
; -0.828 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.610     ; 0.705      ;
; -0.828 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.610     ; 0.705      ;
; -0.828 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.610     ; 0.705      ;
; -0.828 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.610     ; 0.705      ;
; -0.828 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.610     ; 0.705      ;
; -0.828 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.610     ; 0.705      ;
; -0.802 ; TOP:inst|FSM:fsm|ProxEstado.IncAddress                                                             ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.618     ; 0.671      ;
; -0.785 ; TOP:inst|FSM:fsm|ProxEstado.AtivaRden                                                              ; TOP:inst|FSM:fsm|EstadoAtual.AtivaRden                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.628     ; 0.644      ;
; -0.737 ; TOP:inst|FSM:fsm|ProxEstado.AtivaReady                                                             ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.618     ; 0.606      ;
; -0.717 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|ready                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.532      ; 1.688      ;
; -0.614 ; TOP:inst|FSM:fsm|ProxEstado.ConfereAddress                                                         ; TOP:inst|FSM:fsm|EstadoAtual.ConfereAddress                                                              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.416     ; 0.685      ;
; -0.610 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|ready                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.532      ; 1.581      ;
; -0.607 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.676      ;
; -0.607 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.676      ;
; -0.607 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[12]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.676      ;
; -0.607 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[11]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.676      ;
; -0.607 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[10]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.676      ;
; -0.607 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[9]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.676      ;
; -0.607 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[8]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.676      ;
; -0.607 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[7]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.676      ;
; -0.607 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.676      ;
; -0.607 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.676      ;
; -0.607 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.676      ;
; -0.607 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.676      ;
; -0.607 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.676      ;
; -0.607 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.676      ;
; -0.590 ; TOP:inst|FSM:fsm|wren                                                                              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.440     ; 0.659      ;
; -0.580 ; TOP:inst|FSM:fsm|rden                                                                              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg       ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.424     ; 0.665      ;
; -0.573 ; TOP:inst|FSM:fsm|ProxEstado.DesativaRden                                                           ; TOP:inst|FSM:fsm|EstadoAtual.DesativaRden                                                                ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.448      ;
; -0.538 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 1.497      ;
; -0.505 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.247      ;
; -0.502 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 1.461      ;
; -0.502 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaReady                                                         ; TOP:inst|FSM:fsm|ready                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.532      ; 1.473      ;
; -0.501 ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                                                ; TOP:inst|FSM:fsm|ready                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.402      ;
; -0.500 ; TOP:inst|FSM:fsm|ProxEstado.AtivaLoad                                                              ; TOP:inst|FSM:fsm|EstadoAtual.AtivaLoad                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.375      ;
; -0.499 ; TOP:inst|FSM:fsm|ProxEstado.AtivaTransf                                                            ; TOP:inst|FSM:fsm|EstadoAtual.AtivaTransf                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.374      ;
; -0.498 ; TOP:inst|FSM:fsm|ProxEstado.DesativaLoad                                                           ; TOP:inst|FSM:fsm|EstadoAtual.DesativaLoad                                                                ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.373      ;
; -0.498 ; TOP:inst|FSM:fsm|ProxEstado.DesativaTransf                                                         ; TOP:inst|FSM:fsm|EstadoAtual.DesativaTransf                                                              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.373      ;
; -0.498 ; TOP:inst|FSM:fsm|ProxEstado.Inicio                                                                 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.611     ; 0.374      ;
; -0.497 ; TOP:inst|FSM:fsm|ProxEstado.DesativaReady                                                          ; TOP:inst|FSM:fsm|EstadoAtual.DesativaReady                                                               ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.611     ; 0.373      ;
; -0.487 ; TOP:inst|FSM:fsm|address[0]                                                                        ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.419     ; 0.577      ;
; -0.472 ; TOP:inst|Acumulador:acc|r_in[3]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 1.431      ;
; -0.449 ; TOP:inst|FSM:fsm|address[1]                                                                        ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.419     ; 0.539      ;
; -0.443 ; TOP:inst|FSM:fsm|address[2]                                                                        ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.419     ; 0.533      ;
; -0.442 ; TOP:inst|Acumulador:acc|r_in[2]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 1.401      ;
; -0.434 ; TOP:inst|Acumulador:acc|out[3]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.176      ;
; -0.429 ; TOP:inst|FSM:fsm|address[3]                                                                        ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.419     ; 0.519      ;
; -0.423 ; TOP:inst|Acumulador:acc|out[2]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.165      ;
; -0.419 ; TOP:inst|Acumulador:acc|out[4]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.161      ;
; -0.419 ; TOP:inst|FSM:fsm|address[4]                                                                        ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.419     ; 0.509      ;
; -0.402 ; TOP:inst|Acumulador:acc|r_in[5]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 1.361      ;
; -0.391 ; TOP:inst|FSM:fsm|ProxEstado.ResetInit                                                              ; TOP:inst|FSM:fsm|EstadoAtual.ResetInit                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.432     ; 0.446      ;
; -0.369 ; TOP:inst|Acumulador:acc|r_in[4]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 1.328      ;
; -0.366 ; TOP:inst|Acumulador:acc|out[5]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.108      ;
; -0.344 ; TOP:inst|Acumulador:acc|r_in[7]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 1.303      ;
; -0.339 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.167      ; 1.493      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[15]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[14]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[13]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[12]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[11]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[10]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[9]                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[8]                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[7]                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[6]                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[5]                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[4]                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[3]                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[2]                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[1]                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|q_a[0]                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.321 ; TOP:inst|FSM:fsm|ProxEstado.AtivaWren                                                              ; TOP:inst|FSM:fsm|EstadoAtual.AtivaWren                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.432     ; 0.376      ;
; -0.320 ; TOP:inst|FSM:fsm|ProxEstado.TiraResetInit                                                          ; TOP:inst|FSM:fsm|EstadoAtual.TiraResetInit                                                               ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.432     ; 0.375      ;
; -0.318 ; TOP:inst|FSM:fsm|ProxEstado.DesativaWren                                                           ; TOP:inst|FSM:fsm|EstadoAtual.DesativaWren                                                                ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.432     ; 0.373      ;
; -0.306 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 1.243      ;
; -0.302 ; TOP:inst|Acumulador:acc|out[7]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.044      ;
; -0.294 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.167      ; 1.448      ;
; -0.288 ; TOP:inst|Acumulador:acc|out[6]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.030      ;
; -0.286 ; TOP:inst|Acumulador:acc|out[0]                                                                     ; TOP:inst|Acumulador:acc|out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.232      ;
; -0.278 ; TOP:inst|FSM:fsm|address[1]                                                                        ; TOP:inst|FSM:fsm|address[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.222      ;
; -0.275 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.167      ; 1.429      ;
; -0.275 ; TOP:inst|Acumulador:acc|r_in[6]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 1.234      ;
; -0.273 ; TOP:inst|Acumulador:acc|r_in[3]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.167      ; 1.427      ;
; -0.271 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.167      ; 1.425      ;
; -0.268 ; TOP:inst|Acumulador:acc|r_in[9]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 1.227      ;
; -0.242 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 1.179      ;
; -0.239 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.167      ; 1.393      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                               ;
+-------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.157 ; TOP:inst|Acumulador:acc|out[15]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.485      ;
; 0.161 ; TOP:inst|Acumulador:acc|out[0]              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.489      ;
; 0.179 ; TOP:inst|FSM:fsm|wren                       ; TOP:inst|FSM:fsm|wren                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:inst|FSM:fsm|rden                       ; TOP:inst|FSM:fsm|rden                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:inst|FSM:fsm|clear                      ; TOP:inst|FSM:fsm|clear                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:inst|FSM:fsm|load                       ; TOP:inst|FSM:fsm|load                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:inst|FSM:fsm|transf                     ; TOP:inst|FSM:fsm|transf                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaRden   ; TOP:inst|FSM:fsm|rden                                                                                   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.396      ;
; 0.180 ; TOP:inst|FSM:fsm|ready~_Duplicate_1         ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:inst|FSM:fsm|address[1]                 ; TOP:inst|FSM:fsm|address[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:inst|FSM:fsm|address[4]                 ; TOP:inst|FSM:fsm|address[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:inst|FSM:fsm|address[3]                 ; TOP:inst|FSM:fsm|address[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:inst|FSM:fsm|address[2]                 ; TOP:inst|FSM:fsm|address[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:inst|FSM:fsm|address[0]                 ; TOP:inst|FSM:fsm|address[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.182 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaReady  ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.611      ; 0.397      ;
; 0.204 ; TOP:inst|FSM:fsm|address[4]                 ; TOP:inst|FSM:fsm|ProxEstado.AtivaReady                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.331      ;
; 0.205 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaLoad   ; TOP:inst|FSM:fsm|ProxEstado.DesativaRden                                                                ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.421      ;
; 0.210 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaTransf    ; TOP:inst|FSM:fsm|ProxEstado.DesativaTransf                                                              ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.426      ;
; 0.211 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaRden   ; TOP:inst|FSM:fsm|ProxEstado.AtivaTransf                                                                 ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.427      ;
; 0.213 ; TOP:inst|FSM:fsm|address[4]                 ; TOP:inst|FSM:fsm|ProxEstado.IncAddress                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.340      ;
; 0.217 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaLoad   ; TOP:inst|FSM:fsm|load                                                                                   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.433      ;
; 0.231 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaLoad      ; TOP:inst|FSM:fsm|ProxEstado.DesativaLoad                                                                ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.447      ;
; 0.232 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaRden      ; TOP:inst|FSM:fsm|ProxEstado.AtivaLoad                                                                   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.448      ;
; 0.237 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady     ; TOP:inst|FSM:fsm|ProxEstado.DesativaReady                                                               ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.611      ; 0.452      ;
; 0.240 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio         ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.611      ; 0.455      ;
; 0.255 ; TOP:inst|Acumulador:acc|out[0]              ; TOP:inst|Acumulador:acc|out[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.584      ;
; 0.258 ; TOP:inst|Acumulador:acc|out[0]              ; TOP:inst|Acumulador:acc|out[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.587      ;
; 0.271 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaLoad      ; TOP:inst|FSM:fsm|load                                                                                   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.487      ;
; 0.275 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaRden      ; TOP:inst|FSM:fsm|rden                                                                                   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.491      ;
; 0.280 ; TOP:inst|Acumulador:acc|r_in[6]             ; TOP:inst|Acumulador:acc|out[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.622      ;
; 0.281 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady     ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.611      ; 0.496      ;
; 0.287 ; TOP:inst|Acumulador:acc|r_in[8]             ; TOP:inst|Acumulador:acc|out[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.629      ;
; 0.290 ; TOP:inst|Acumulador:acc|r_in[10]            ; TOP:inst|Acumulador:acc|out[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.632      ;
; 0.291 ; TOP:inst|Acumulador:acc|out[6]              ; TOP:inst|Acumulador:acc|out[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.425      ;
; 0.292 ; TOP:inst|Acumulador:acc|out[14]             ; TOP:inst|Acumulador:acc|out[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; TOP:inst|Acumulador:acc|out[13]             ; TOP:inst|Acumulador:acc|out[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; TOP:inst|Acumulador:acc|out[11]             ; TOP:inst|Acumulador:acc|out[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; TOP:inst|Acumulador:acc|out[5]              ; TOP:inst|Acumulador:acc|out[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; TOP:inst|Acumulador:acc|out[3]              ; TOP:inst|Acumulador:acc|out[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; TOP:inst|Acumulador:acc|out[1]              ; TOP:inst|Acumulador:acc|out[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; TOP:inst|Acumulador:acc|out[2]              ; TOP:inst|Acumulador:acc|out[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; TOP:inst|Acumulador:acc|out[8]              ; TOP:inst|Acumulador:acc|out[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.426      ;
; 0.293 ; TOP:inst|Acumulador:acc|out[12]             ; TOP:inst|Acumulador:acc|out[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; TOP:inst|Acumulador:acc|out[9]              ; TOP:inst|Acumulador:acc|out[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; TOP:inst|Acumulador:acc|out[7]              ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.427      ;
; 0.295 ; TOP:inst|Acumulador:acc|r_in[14]            ; TOP:inst|Acumulador:acc|out[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.637      ;
; 0.296 ; TOP:inst|Acumulador:acc|r_in[13]            ; TOP:inst|Acumulador:acc|out[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.638      ;
; 0.299 ; TOP:inst|Acumulador:acc|r_in[5]             ; TOP:inst|Acumulador:acc|out[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.641      ;
; 0.300 ; TOP:inst|Acumulador:acc|out[15]             ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; TOP:inst|Acumulador:acc|r_in[3]             ; TOP:inst|Acumulador:acc|out[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.643      ;
; 0.302 ; TOP:inst|Acumulador:acc|r_in[11]            ; TOP:inst|Acumulador:acc|out[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.644      ;
; 0.302 ; TOP:inst|Acumulador:acc|r_in[9]             ; TOP:inst|Acumulador:acc|out[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.644      ;
; 0.303 ; TOP:inst|Acumulador:acc|r_in[1]             ; TOP:inst|Acumulador:acc|out[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.645      ;
; 0.303 ; TOP:inst|Acumulador:acc|r_in[12]            ; TOP:inst|Acumulador:acc|out[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.645      ;
; 0.305 ; TOP:inst|Acumulador:acc|r_in[4]             ; TOP:inst|Acumulador:acc|out[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.647      ;
; 0.306 ; TOP:inst|Acumulador:acc|out[0]              ; TOP:inst|Acumulador:acc|out[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.431      ;
; 0.308 ; TOP:inst|Acumulador:acc|r_in[2]             ; TOP:inst|Acumulador:acc|out[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.650      ;
; 0.308 ; TOP:inst|Acumulador:acc|r_in[7]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.650      ;
; 0.321 ; TOP:inst|Acumulador:acc|out[0]              ; TOP:inst|Acumulador:acc|out[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.650      ;
; 0.324 ; TOP:inst|Acumulador:acc|out[0]              ; TOP:inst|Acumulador:acc|out[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.653      ;
; 0.345 ; TOP:inst|Acumulador:acc|out[14]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.478      ;
; 0.346 ; TOP:inst|Acumulador:acc|out[9]              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.479      ;
; 0.347 ; TOP:inst|Acumulador:acc|out[4]              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.480      ;
; 0.347 ; TOP:inst|Acumulador:acc|out[7]              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.480      ;
; 0.347 ; TOP:inst|Acumulador:acc|out[13]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.480      ;
; 0.349 ; TOP:inst|Acumulador:acc|out[11]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.482      ;
; 0.350 ; TOP:inst|Acumulador:acc|out[1]              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.483      ;
; 0.352 ; TOP:inst|Acumulador:acc|out[6]              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.485      ;
; 0.352 ; TOP:inst|Acumulador:acc|out[4]              ; TOP:inst|Acumulador:acc|out[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.486      ;
; 0.353 ; TOP:inst|Acumulador:acc|out[8]              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.486      ;
; 0.353 ; TOP:inst|Acumulador:acc|out[10]             ; TOP:inst|Acumulador:acc|out[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.487      ;
; 0.356 ; TOP:inst|Acumulador:acc|out[5]              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.489      ;
; 0.357 ; TOP:inst|Acumulador:acc|out[2]              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.490      ;
; 0.357 ; TOP:inst|Acumulador:acc|out[3]              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.490      ;
; 0.360 ; TOP:inst|Acumulador:acc|out[10]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.493      ;
; 0.369 ; TOP:inst|Acumulador:acc|out[12]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_8sp3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.502      ;
; 0.374 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaTransf ; TOP:inst|FSM:fsm|ProxEstado.IncAddress                                                                  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.607      ; 0.585      ;
; 0.381 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress     ; TOP:inst|FSM:fsm|ProxEstado.ConfereAddress                                                              ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.623      ; 0.608      ;
; 0.384 ; TOP:inst|FSM:fsm|EstadoAtual.ResetInit      ; TOP:inst|FSM:fsm|ProxEstado.TiraResetInit                                                               ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.432      ; 0.420      ;
; 0.387 ; TOP:inst|Acumulador:acc|out[0]              ; TOP:inst|Acumulador:acc|out[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.716      ;
; 0.390 ; TOP:inst|Acumulador:acc|out[0]              ; TOP:inst|Acumulador:acc|out[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.719      ;
; 0.395 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress     ; TOP:inst|FSM:fsm|address[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.618      ; 0.617      ;
; 0.396 ; TOP:inst|FSM:fsm|EstadoAtual.ResetInit      ; TOP:inst|FSM:fsm|clear                                                                                  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.432      ; 0.432      ;
; 0.396 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress     ; TOP:inst|FSM:fsm|address[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.618      ; 0.618      ;
; 0.398 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress     ; TOP:inst|FSM:fsm|address[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.618      ; 0.620      ;
; 0.398 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress     ; TOP:inst|FSM:fsm|address[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.618      ; 0.620      ;
; 0.402 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress     ; TOP:inst|FSM:fsm|address[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.618      ; 0.624      ;
; 0.413 ; TOP:inst|Acumulador:acc|r_in[15]            ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.551      ;
; 0.413 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio         ; TOP:inst|FSM:fsm|load                                                                                   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.623      ; 0.640      ;
; 0.417 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaTransf ; TOP:inst|FSM:fsm|transf                                                                                 ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.628      ; 0.649      ;
; 0.429 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaTransf    ; TOP:inst|FSM:fsm|transf                                                                                 ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.628      ; 0.661      ;
; 0.439 ; TOP:inst|Acumulador:acc|r_in[6]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.781      ;
; 0.440 ; TOP:inst|Acumulador:acc|out[1]              ; TOP:inst|Acumulador:acc|out[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.574      ;
; 0.440 ; TOP:inst|Acumulador:acc|out[13]             ; TOP:inst|Acumulador:acc|out[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.574      ;
; 0.440 ; TOP:inst|Acumulador:acc|out[11]             ; TOP:inst|Acumulador:acc|out[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.574      ;
; 0.440 ; TOP:inst|Acumulador:acc|out[3]              ; TOP:inst|Acumulador:acc|out[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.574      ;
; 0.440 ; TOP:inst|Acumulador:acc|out[5]              ; TOP:inst|Acumulador:acc|out[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.574      ;
; 0.441 ; TOP:inst|Acumulador:acc|out[7]              ; TOP:inst|Acumulador:acc|out[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.575      ;
; 0.441 ; TOP:inst|Acumulador:acc|out[9]              ; TOP:inst|Acumulador:acc|out[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.575      ;
; 0.442 ; TOP:inst|Acumulador:acc|r_in[6]             ; TOP:inst|Acumulador:acc|out[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.784      ;
+-------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                               ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.891 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[15] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.613     ; 0.765      ;
; -0.891 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.613     ; 0.765      ;
; -0.696 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[14] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.765      ;
; -0.696 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[13] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.765      ;
; -0.696 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[12] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.765      ;
; -0.696 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[11] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.765      ;
; -0.696 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[10] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.765      ;
; -0.696 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[9]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.765      ;
; -0.696 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[8]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.765      ;
; -0.696 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[7]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.765      ;
; -0.696 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[6]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.765      ;
; -0.696 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[5]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.765      ;
; -0.696 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[4]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.765      ;
; -0.696 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[3]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.765      ;
; -0.696 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[2]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.765      ;
; -0.696 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[1]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.418     ; 0.765      ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                               ;
+-------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 1.382 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[14] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.323     ; 0.663      ;
; 1.382 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[13] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.323     ; 0.663      ;
; 1.382 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[12] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.323     ; 0.663      ;
; 1.382 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[11] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.323     ; 0.663      ;
; 1.382 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[10] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.323     ; 0.663      ;
; 1.382 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[9]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.323     ; 0.663      ;
; 1.382 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[8]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.323     ; 0.663      ;
; 1.382 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[7]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.323     ; 0.663      ;
; 1.382 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[6]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.323     ; 0.663      ;
; 1.382 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[5]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.323     ; 0.663      ;
; 1.382 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[4]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.323     ; 0.663      ;
; 1.382 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[3]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.323     ; 0.663      ;
; 1.382 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[2]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.323     ; 0.663      ;
; 1.382 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[1]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.323     ; 0.663      ;
; 1.586 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[15] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.527     ; 0.663      ;
; 1.586 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[0]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.527     ; 0.663      ;
+-------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.809   ; 0.157 ; -1.295   ; 1.290   ; -3.000              ;
;  CLOCK_50        ; -2.809   ; 0.157 ; -1.295   ; 1.290   ; -3.000              ;
; Design-wide TNS  ; -116.848 ; 0.0   ; -14.896  ; 0.0     ; -151.95             ;
;  CLOCK_50        ; -116.848 ; 0.000 ; -14.896  ; 0.000   ; -151.950            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 320      ; 54       ; 58       ; 43       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 320      ; 54       ; 58       ; 43       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 0        ; 16       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 0        ; 16       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 15    ; 15   ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Nov 30 21:23:16 2021
Info: Command: quartus_sta Somador -c Somador
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Somador.out.sdc'
Warning (332174): Ignored filter at Somador.out.sdc(42): clk could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 42
Warning (332049): Ignored create_clock at Somador.out.sdc(42): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 42
    Info (332050): create_clock -name {clk} -period 20.000 -waveform { 0.000 10.000 } [get_ports {clk}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 42
Warning (332174): Ignored filter at Somador.out.sdc(61): clk could not be matched with a clock File: E:/ENGG56/Somador/Somador.out.sdc Line: 61
Warning (332049): Ignored set_clock_uncertainty at Somador.out.sdc(61): Argument -rise_from with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/Somador/Somador.out.sdc Line: 61
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}]  0.020   File: E:/ENGG56/Somador/Somador.out.sdc Line: 61
Warning (332049): Ignored set_clock_uncertainty at Somador.out.sdc(61): Argument -rise_to with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/Somador/Somador.out.sdc Line: 61
Warning (332049): Ignored set_clock_uncertainty at Somador.out.sdc(62): Argument -rise_from with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/Somador/Somador.out.sdc Line: 62
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}]  0.020   File: E:/ENGG56/Somador/Somador.out.sdc Line: 62
Warning (332049): Ignored set_clock_uncertainty at Somador.out.sdc(62): Argument -fall_to with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/Somador/Somador.out.sdc Line: 62
Warning (332049): Ignored set_clock_uncertainty at Somador.out.sdc(63): Argument -fall_from with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/Somador/Somador.out.sdc Line: 63
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}]  0.020   File: E:/ENGG56/Somador/Somador.out.sdc Line: 63
Warning (332049): Ignored set_clock_uncertainty at Somador.out.sdc(63): Argument -rise_to with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/Somador/Somador.out.sdc Line: 63
Warning (332049): Ignored set_clock_uncertainty at Somador.out.sdc(64): Argument -fall_from with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/Somador/Somador.out.sdc Line: 64
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}]  0.020   File: E:/ENGG56/Somador/Somador.out.sdc Line: 64
Warning (332049): Ignored set_clock_uncertainty at Somador.out.sdc(64): Argument -fall_to with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/Somador/Somador.out.sdc Line: 64
Warning (332049): Ignored set_input_delay at Somador.out.sdc(71): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 71
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {clk}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 71
Warning (332049): Ignored set_input_delay at Somador.out.sdc(71): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 71
Warning (332174): Ignored filter at Somador.out.sdc(72): datain[0] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 72
Warning (332049): Ignored set_input_delay at Somador.out.sdc(72): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 72
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[0]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 72
Warning (332049): Ignored set_input_delay at Somador.out.sdc(72): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 72
Warning (332174): Ignored filter at Somador.out.sdc(73): datain[1] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 73
Warning (332049): Ignored set_input_delay at Somador.out.sdc(73): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 73
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[1]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 73
Warning (332049): Ignored set_input_delay at Somador.out.sdc(73): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 73
Warning (332174): Ignored filter at Somador.out.sdc(74): datain[2] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 74
Warning (332049): Ignored set_input_delay at Somador.out.sdc(74): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 74
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[2]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 74
Warning (332049): Ignored set_input_delay at Somador.out.sdc(74): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 74
Warning (332174): Ignored filter at Somador.out.sdc(75): datain[3] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 75
Warning (332049): Ignored set_input_delay at Somador.out.sdc(75): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 75
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[3]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 75
Warning (332049): Ignored set_input_delay at Somador.out.sdc(75): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 75
Warning (332174): Ignored filter at Somador.out.sdc(76): datain[4] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 76
Warning (332049): Ignored set_input_delay at Somador.out.sdc(76): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 76
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[4]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 76
Warning (332049): Ignored set_input_delay at Somador.out.sdc(76): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 76
Warning (332174): Ignored filter at Somador.out.sdc(77): datain[5] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 77
Warning (332049): Ignored set_input_delay at Somador.out.sdc(77): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 77
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[5]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 77
Warning (332049): Ignored set_input_delay at Somador.out.sdc(77): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 77
Warning (332174): Ignored filter at Somador.out.sdc(78): datain[6] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 78
Warning (332049): Ignored set_input_delay at Somador.out.sdc(78): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 78
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[6]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 78
Warning (332049): Ignored set_input_delay at Somador.out.sdc(78): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 78
Warning (332174): Ignored filter at Somador.out.sdc(79): datain[7] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 79
Warning (332049): Ignored set_input_delay at Somador.out.sdc(79): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 79
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[7]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 79
Warning (332049): Ignored set_input_delay at Somador.out.sdc(79): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 79
Warning (332174): Ignored filter at Somador.out.sdc(80): datain[8] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 80
Warning (332049): Ignored set_input_delay at Somador.out.sdc(80): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 80
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[8]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 80
Warning (332049): Ignored set_input_delay at Somador.out.sdc(80): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 80
Warning (332174): Ignored filter at Somador.out.sdc(81): datain[9] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 81
Warning (332049): Ignored set_input_delay at Somador.out.sdc(81): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 81
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[9]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 81
Warning (332049): Ignored set_input_delay at Somador.out.sdc(81): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 81
Warning (332174): Ignored filter at Somador.out.sdc(82): datain[10] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 82
Warning (332049): Ignored set_input_delay at Somador.out.sdc(82): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 82
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[10]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 82
Warning (332049): Ignored set_input_delay at Somador.out.sdc(82): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 82
Warning (332174): Ignored filter at Somador.out.sdc(83): datain[11] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 83
Warning (332049): Ignored set_input_delay at Somador.out.sdc(83): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 83
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[11]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 83
Warning (332049): Ignored set_input_delay at Somador.out.sdc(83): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 83
Warning (332174): Ignored filter at Somador.out.sdc(84): datain[12] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 84
Warning (332049): Ignored set_input_delay at Somador.out.sdc(84): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 84
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[12]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 84
Warning (332049): Ignored set_input_delay at Somador.out.sdc(84): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 84
Warning (332174): Ignored filter at Somador.out.sdc(85): datain[13] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 85
Warning (332049): Ignored set_input_delay at Somador.out.sdc(85): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 85
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[13]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 85
Warning (332049): Ignored set_input_delay at Somador.out.sdc(85): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 85
Warning (332174): Ignored filter at Somador.out.sdc(86): datain[14] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 86
Warning (332049): Ignored set_input_delay at Somador.out.sdc(86): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 86
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[14]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 86
Warning (332049): Ignored set_input_delay at Somador.out.sdc(86): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 86
Warning (332174): Ignored filter at Somador.out.sdc(87): datain[15] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 87
Warning (332049): Ignored set_input_delay at Somador.out.sdc(87): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 87
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[15]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 87
Warning (332049): Ignored set_input_delay at Somador.out.sdc(87): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 87
Warning (332174): Ignored filter at Somador.out.sdc(88): reset could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 88
Warning (332049): Ignored set_input_delay at Somador.out.sdc(88): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 88
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {reset}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 88
Warning (332049): Ignored set_input_delay at Somador.out.sdc(88): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 88
Warning (332174): Ignored filter at Somador.out.sdc(95): address[0] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 95
Warning (332049): Ignored set_output_delay at Somador.out.sdc(95): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 95
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {address[0]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 95
Warning (332049): Ignored set_output_delay at Somador.out.sdc(95): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 95
Warning (332174): Ignored filter at Somador.out.sdc(96): address[1] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 96
Warning (332049): Ignored set_output_delay at Somador.out.sdc(96): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 96
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {address[1]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 96
Warning (332049): Ignored set_output_delay at Somador.out.sdc(96): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 96
Warning (332174): Ignored filter at Somador.out.sdc(97): address[2] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 97
Warning (332049): Ignored set_output_delay at Somador.out.sdc(97): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 97
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {address[2]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 97
Warning (332049): Ignored set_output_delay at Somador.out.sdc(97): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 97
Warning (332174): Ignored filter at Somador.out.sdc(98): address[3] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 98
Warning (332049): Ignored set_output_delay at Somador.out.sdc(98): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 98
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {address[3]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 98
Warning (332049): Ignored set_output_delay at Somador.out.sdc(98): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 98
Warning (332174): Ignored filter at Somador.out.sdc(99): address[4] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 99
Warning (332049): Ignored set_output_delay at Somador.out.sdc(99): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 99
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {address[4]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 99
Warning (332049): Ignored set_output_delay at Somador.out.sdc(99): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 99
Warning (332174): Ignored filter at Somador.out.sdc(100): dataout[0] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 100
Warning (332049): Ignored set_output_delay at Somador.out.sdc(100): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 100
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[0]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 100
Warning (332049): Ignored set_output_delay at Somador.out.sdc(100): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 100
Warning (332174): Ignored filter at Somador.out.sdc(101): dataout[1] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 101
Warning (332049): Ignored set_output_delay at Somador.out.sdc(101): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 101
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[1]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 101
Warning (332049): Ignored set_output_delay at Somador.out.sdc(101): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 101
Warning (332174): Ignored filter at Somador.out.sdc(102): dataout[2] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 102
Warning (332049): Ignored set_output_delay at Somador.out.sdc(102): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 102
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[2]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 102
Warning (332049): Ignored set_output_delay at Somador.out.sdc(102): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 102
Warning (332174): Ignored filter at Somador.out.sdc(103): dataout[3] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 103
Warning (332049): Ignored set_output_delay at Somador.out.sdc(103): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 103
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[3]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 103
Warning (332049): Ignored set_output_delay at Somador.out.sdc(103): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 103
Warning (332174): Ignored filter at Somador.out.sdc(104): dataout[4] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 104
Warning (332049): Ignored set_output_delay at Somador.out.sdc(104): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 104
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[4]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 104
Warning (332049): Ignored set_output_delay at Somador.out.sdc(104): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 104
Warning (332174): Ignored filter at Somador.out.sdc(105): dataout[5] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 105
Warning (332049): Ignored set_output_delay at Somador.out.sdc(105): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 105
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[5]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 105
Warning (332049): Ignored set_output_delay at Somador.out.sdc(105): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 105
Warning (332174): Ignored filter at Somador.out.sdc(106): dataout[6] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 106
Warning (332049): Ignored set_output_delay at Somador.out.sdc(106): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 106
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[6]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 106
Warning (332049): Ignored set_output_delay at Somador.out.sdc(106): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 106
Warning (332174): Ignored filter at Somador.out.sdc(107): dataout[7] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 107
Warning (332049): Ignored set_output_delay at Somador.out.sdc(107): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 107
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[7]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 107
Warning (332049): Ignored set_output_delay at Somador.out.sdc(107): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 107
Warning (332174): Ignored filter at Somador.out.sdc(108): dataout[8] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 108
Warning (332049): Ignored set_output_delay at Somador.out.sdc(108): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 108
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[8]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 108
Warning (332049): Ignored set_output_delay at Somador.out.sdc(108): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 108
Warning (332174): Ignored filter at Somador.out.sdc(109): dataout[9] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 109
Warning (332049): Ignored set_output_delay at Somador.out.sdc(109): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 109
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[9]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 109
Warning (332049): Ignored set_output_delay at Somador.out.sdc(109): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 109
Warning (332174): Ignored filter at Somador.out.sdc(110): dataout[10] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 110
Warning (332049): Ignored set_output_delay at Somador.out.sdc(110): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 110
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[10]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 110
Warning (332049): Ignored set_output_delay at Somador.out.sdc(110): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 110
Warning (332174): Ignored filter at Somador.out.sdc(111): dataout[11] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 111
Warning (332049): Ignored set_output_delay at Somador.out.sdc(111): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 111
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[11]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 111
Warning (332049): Ignored set_output_delay at Somador.out.sdc(111): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 111
Warning (332174): Ignored filter at Somador.out.sdc(112): dataout[12] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 112
Warning (332049): Ignored set_output_delay at Somador.out.sdc(112): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 112
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[12]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 112
Warning (332049): Ignored set_output_delay at Somador.out.sdc(112): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 112
Warning (332174): Ignored filter at Somador.out.sdc(113): dataout[13] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 113
Warning (332049): Ignored set_output_delay at Somador.out.sdc(113): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 113
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[13]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 113
Warning (332049): Ignored set_output_delay at Somador.out.sdc(113): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 113
Warning (332174): Ignored filter at Somador.out.sdc(114): dataout[14] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 114
Warning (332049): Ignored set_output_delay at Somador.out.sdc(114): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 114
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[14]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 114
Warning (332049): Ignored set_output_delay at Somador.out.sdc(114): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 114
Warning (332174): Ignored filter at Somador.out.sdc(115): dataout[15] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 115
Warning (332049): Ignored set_output_delay at Somador.out.sdc(115): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 115
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[15]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 115
Warning (332049): Ignored set_output_delay at Somador.out.sdc(115): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 115
Warning (332174): Ignored filter at Somador.out.sdc(116): rden could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 116
Warning (332049): Ignored set_output_delay at Somador.out.sdc(116): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 116
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {rden}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 116
Warning (332049): Ignored set_output_delay at Somador.out.sdc(116): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 116
Warning (332174): Ignored filter at Somador.out.sdc(117): ready could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 117
Warning (332049): Ignored set_output_delay at Somador.out.sdc(117): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 117
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {ready}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 117
Warning (332049): Ignored set_output_delay at Somador.out.sdc(117): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 117
Warning (332174): Ignored filter at Somador.out.sdc(118): wren could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 118
Warning (332049): Ignored set_output_delay at Somador.out.sdc(118): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 118
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {wren}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 118
Warning (332049): Ignored set_output_delay at Somador.out.sdc(118): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 118
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.809
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.809            -116.848 CLOCK_50 
Info (332146): Worst-case hold slack is 0.375
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.375               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.295             -14.896 CLOCK_50 
Info (332146): Worst-case removal slack is 1.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.374               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -151.950 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.472
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.472            -100.314 CLOCK_50 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.355               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.130
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.130             -12.746 CLOCK_50 
Info (332146): Worst-case removal slack is 1.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.290               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -151.070 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.831
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.831             -40.150 CLOCK_50 
Info (332146): Worst-case hold slack is 0.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.157               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.891
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.891             -11.526 CLOCK_50 
Info (332146): Worst-case removal slack is 1.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.382               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -126.712 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 140 warnings
    Info: Peak virtual memory: 4940 megabytes
    Info: Processing ended: Tue Nov 30 21:23:18 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


