Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Apr 17 02:48:32 2020
| Host         : LAPTOP-AG87OV99 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file blink_timing_summary_routed.rpt -pb blink_timing_summary_routed.pb -rpx blink_timing_summary_routed.rpx -warn_on_violation
| Design       : blink
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.170        0.000                      0                   26        0.261        0.000                      0                   26        3.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.170        0.000                      0                   26        0.261        0.000                      0                   26        3.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 cnt3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.704ns (24.917%)  route 2.121ns (75.083%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 13.252 - 8.000 ) 
    Source Clock Delay      (SCD):    5.735ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.637     5.735    CLK_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  cnt3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.456     6.191 r  cnt3_reg[1]/Q
                         net (fo=10, routed)          1.097     7.288    led6_OBUF[1]
    SLICE_X56Y61         LUT3 (Prop_lut3_I0_O)        0.124     7.412 r  cnt3[2]_i_2/O
                         net (fo=1, routed)           1.024     8.436    cnt3[2]_i_2_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.560 r  cnt3[2]_i_1/O
                         net (fo=1, routed)           0.000     8.560    cnt3[2]_i_1_n_0
    SLICE_X52Y60         FDRE                                         r  cnt3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.464    13.252    CLK_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  cnt3_reg[2]/C
                         clock pessimism              0.483    13.735    
                         clock uncertainty           -0.035    13.699    
    SLICE_X52Y60         FDRE (Setup_fdre_C_D)        0.031    13.730    cnt3_reg[2]
  -------------------------------------------------------------------
                         required time                         13.730    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 cnt23_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.704ns (27.074%)  route 1.896ns (72.926%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 13.252 - 8.000 ) 
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.634     5.732    CLK_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  cnt23_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.456     6.188 r  cnt23_reg[21]/Q
                         net (fo=2, routed)           0.875     7.063    cnt23_reg[21]
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.124     7.187 r  cnt3[2]_i_4/O
                         net (fo=3, routed)           1.021     8.208    cnt3[2]_i_4_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.332 r  cnt3[1]_i_1/O
                         net (fo=1, routed)           0.000     8.332    cnt3[1]_i_1_n_0
    SLICE_X52Y60         FDRE                                         r  cnt3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.464    13.252    CLK_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  cnt3_reg[1]/C
                         clock pessimism              0.458    13.710    
                         clock uncertainty           -0.035    13.674    
    SLICE_X52Y60         FDRE (Setup_fdre_C_D)        0.031    13.705    cnt3_reg[1]
  -------------------------------------------------------------------
                         required time                         13.705    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 cnt23_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.704ns (27.168%)  route 1.887ns (72.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 13.252 - 8.000 ) 
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.634     5.732    CLK_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  cnt23_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.456     6.188 r  cnt23_reg[21]/Q
                         net (fo=2, routed)           0.875     7.063    cnt23_reg[21]
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.124     7.187 r  cnt3[2]_i_4/O
                         net (fo=3, routed)           1.012     8.199    cnt3[2]_i_4_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.323 r  cnt3[0]_i_1/O
                         net (fo=1, routed)           0.000     8.323    cnt3[0]_i_1_n_0
    SLICE_X52Y60         FDRE                                         r  cnt3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.464    13.252    CLK_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  cnt3_reg[0]/C
                         clock pessimism              0.458    13.710    
                         clock uncertainty           -0.035    13.674    
    SLICE_X52Y60         FDRE (Setup_fdre_C_D)        0.032    13.706    cnt3_reg[0]
  -------------------------------------------------------------------
                         required time                         13.706    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 1.920ns (79.615%)  route 0.492ns (20.384%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.249ns = ( 13.249 - 8.000 ) 
    Source Clock Delay      (SCD):    5.735ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.637     5.735    CLK_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.456     6.191 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.492     6.682    cnt23_reg[1]
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.356 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    cnt23_reg[0]_i_1_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    cnt23_reg[4]_i_1_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.584    cnt23_reg[8]_i_1_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.698    cnt23_reg[12]_i_1_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  cnt23_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.812    cnt23_reg[16]_i_1_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.146 r  cnt23_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.146    cnt23_reg[20]_i_1_n_6
    SLICE_X53Y64         FDRE                                         r  cnt23_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.461    13.249    CLK_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  cnt23_reg[21]/C
                         clock pessimism              0.458    13.707    
                         clock uncertainty           -0.035    13.671    
    SLICE_X53Y64         FDRE (Setup_fdre_C_D)        0.062    13.733    cnt23_reg[21]
  -------------------------------------------------------------------
                         required time                         13.733    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.682ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 1.825ns (78.780%)  route 0.492ns (21.220%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.249ns = ( 13.249 - 8.000 ) 
    Source Clock Delay      (SCD):    5.735ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.637     5.735    CLK_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.456     6.191 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.492     6.682    cnt23_reg[1]
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.356 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    cnt23_reg[0]_i_1_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    cnt23_reg[4]_i_1_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.584    cnt23_reg[8]_i_1_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.698    cnt23_reg[12]_i_1_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  cnt23_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.812    cnt23_reg[16]_i_1_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.051 r  cnt23_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.051    cnt23_reg[20]_i_1_n_5
    SLICE_X53Y64         FDRE                                         r  cnt23_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.461    13.249    CLK_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  cnt23_reg[22]/C
                         clock pessimism              0.458    13.707    
                         clock uncertainty           -0.035    13.671    
    SLICE_X53Y64         FDRE (Setup_fdre_C_D)        0.062    13.733    cnt23_reg[22]
  -------------------------------------------------------------------
                         required time                         13.733    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  5.682    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 1.809ns (78.632%)  route 0.492ns (21.368%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.249ns = ( 13.249 - 8.000 ) 
    Source Clock Delay      (SCD):    5.735ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.637     5.735    CLK_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.456     6.191 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.492     6.682    cnt23_reg[1]
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.356 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    cnt23_reg[0]_i_1_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    cnt23_reg[4]_i_1_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.584    cnt23_reg[8]_i_1_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.698    cnt23_reg[12]_i_1_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  cnt23_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.812    cnt23_reg[16]_i_1_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.035 r  cnt23_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.035    cnt23_reg[20]_i_1_n_7
    SLICE_X53Y64         FDRE                                         r  cnt23_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.461    13.249    CLK_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  cnt23_reg[20]/C
                         clock pessimism              0.458    13.707    
                         clock uncertainty           -0.035    13.671    
    SLICE_X53Y64         FDRE (Setup_fdre_C_D)        0.062    13.733    cnt23_reg[20]
  -------------------------------------------------------------------
                         required time                         13.733    
                         arrival time                          -8.035    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.806ns (78.604%)  route 0.492ns (21.396%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.249ns = ( 13.249 - 8.000 ) 
    Source Clock Delay      (SCD):    5.735ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.637     5.735    CLK_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.456     6.191 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.492     6.682    cnt23_reg[1]
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.356 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    cnt23_reg[0]_i_1_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    cnt23_reg[4]_i_1_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.584    cnt23_reg[8]_i_1_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.698    cnt23_reg[12]_i_1_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.032 r  cnt23_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.032    cnt23_reg[16]_i_1_n_6
    SLICE_X53Y63         FDRE                                         r  cnt23_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.461    13.249    CLK_IBUF_BUFG
    SLICE_X53Y63         FDRE                                         r  cnt23_reg[17]/C
                         clock pessimism              0.458    13.707    
                         clock uncertainty           -0.035    13.671    
    SLICE_X53Y63         FDRE (Setup_fdre_C_D)        0.062    13.733    cnt23_reg[17]
  -------------------------------------------------------------------
                         required time                         13.733    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.785ns (78.407%)  route 0.492ns (21.593%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.249ns = ( 13.249 - 8.000 ) 
    Source Clock Delay      (SCD):    5.735ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.637     5.735    CLK_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.456     6.191 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.492     6.682    cnt23_reg[1]
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.356 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    cnt23_reg[0]_i_1_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    cnt23_reg[4]_i_1_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.584    cnt23_reg[8]_i_1_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.698    cnt23_reg[12]_i_1_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.011 r  cnt23_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.011    cnt23_reg[16]_i_1_n_4
    SLICE_X53Y63         FDRE                                         r  cnt23_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.461    13.249    CLK_IBUF_BUFG
    SLICE_X53Y63         FDRE                                         r  cnt23_reg[19]/C
                         clock pessimism              0.458    13.707    
                         clock uncertainty           -0.035    13.671    
    SLICE_X53Y63         FDRE (Setup_fdre_C_D)        0.062    13.733    cnt23_reg[19]
  -------------------------------------------------------------------
                         required time                         13.733    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 1.711ns (77.681%)  route 0.492ns (22.319%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.249ns = ( 13.249 - 8.000 ) 
    Source Clock Delay      (SCD):    5.735ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.637     5.735    CLK_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.456     6.191 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.492     6.682    cnt23_reg[1]
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.356 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    cnt23_reg[0]_i_1_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    cnt23_reg[4]_i_1_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.584    cnt23_reg[8]_i_1_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.698    cnt23_reg[12]_i_1_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.937 r  cnt23_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.937    cnt23_reg[16]_i_1_n_5
    SLICE_X53Y63         FDRE                                         r  cnt23_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.461    13.249    CLK_IBUF_BUFG
    SLICE_X53Y63         FDRE                                         r  cnt23_reg[18]/C
                         clock pessimism              0.458    13.707    
                         clock uncertainty           -0.035    13.671    
    SLICE_X53Y63         FDRE (Setup_fdre_C_D)        0.062    13.733    cnt23_reg[18]
  -------------------------------------------------------------------
                         required time                         13.733    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 1.695ns (77.518%)  route 0.492ns (22.482%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.249ns = ( 13.249 - 8.000 ) 
    Source Clock Delay      (SCD):    5.735ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.637     5.735    CLK_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.456     6.191 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.492     6.682    cnt23_reg[1]
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.356 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    cnt23_reg[0]_i_1_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    cnt23_reg[4]_i_1_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.584    cnt23_reg[8]_i_1_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.698    cnt23_reg[12]_i_1_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.921 r  cnt23_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.921    cnt23_reg[16]_i_1_n_7
    SLICE_X53Y63         FDRE                                         r  cnt23_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.461    13.249    CLK_IBUF_BUFG
    SLICE_X53Y63         FDRE                                         r  cnt23_reg[16]/C
                         clock pessimism              0.458    13.707    
                         clock uncertainty           -0.035    13.671    
    SLICE_X53Y63         FDRE (Setup_fdre_C_D)        0.062    13.733    cnt23_reg[16]
  -------------------------------------------------------------------
                         required time                         13.733    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  5.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cnt23_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.548     1.658    CLK_IBUF_BUFG
    SLICE_X53Y63         FDRE                                         r  cnt23_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     1.799 r  cnt23_reg[19]/Q
                         net (fo=2, routed)           0.117     1.916    cnt23_reg[19]
    SLICE_X53Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.024 r  cnt23_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.024    cnt23_reg[16]_i_1_n_4
    SLICE_X53Y63         FDRE                                         r  cnt23_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.815     2.182    CLK_IBUF_BUFG
    SLICE_X53Y63         FDRE                                         r  cnt23_reg[19]/C
                         clock pessimism             -0.523     1.658    
    SLICE_X53Y63         FDRE (Hold_fdre_C_D)         0.105     1.763    cnt23_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cnt23_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.549     1.659    CLK_IBUF_BUFG
    SLICE_X53Y62         FDRE                                         r  cnt23_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141     1.800 r  cnt23_reg[15]/Q
                         net (fo=2, routed)           0.117     1.917    cnt23_reg[15]
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.025 r  cnt23_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.025    cnt23_reg[12]_i_1_n_4
    SLICE_X53Y62         FDRE                                         r  cnt23_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.816     2.183    CLK_IBUF_BUFG
    SLICE_X53Y62         FDRE                                         r  cnt23_reg[15]/C
                         clock pessimism             -0.523     1.659    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.105     1.764    cnt23_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt23_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.551     1.661    CLK_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  cnt23_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  cnt23_reg[3]/Q
                         net (fo=2, routed)           0.119     1.921    cnt23_reg[3]
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.029 r  cnt23_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.029    cnt23_reg[0]_i_1_n_4
    SLICE_X53Y59         FDRE                                         r  cnt23_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.819     2.186    CLK_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  cnt23_reg[3]/C
                         clock pessimism             -0.524     1.661    
    SLICE_X53Y59         FDRE (Hold_fdre_C_D)         0.105     1.766    cnt23_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt23_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.550     1.660    CLK_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  cnt23_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  cnt23_reg[11]/Q
                         net (fo=2, routed)           0.119     1.920    cnt23_reg[11]
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.028 r  cnt23_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.028    cnt23_reg[8]_i_1_n_4
    SLICE_X53Y61         FDRE                                         r  cnt23_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.818     2.185    CLK_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  cnt23_reg[11]/C
                         clock pessimism             -0.524     1.660    
    SLICE_X53Y61         FDRE (Hold_fdre_C_D)         0.105     1.765    cnt23_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt23_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.550     1.660    CLK_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  cnt23_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  cnt23_reg[7]/Q
                         net (fo=2, routed)           0.120     1.921    cnt23_reg[7]
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.029 r  cnt23_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.029    cnt23_reg[4]_i_1_n_4
    SLICE_X53Y60         FDRE                                         r  cnt23_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.818     2.185    CLK_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  cnt23_reg[7]/C
                         clock pessimism             -0.524     1.660    
    SLICE_X53Y60         FDRE (Hold_fdre_C_D)         0.105     1.765    cnt23_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt23_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.549     1.659    CLK_IBUF_BUFG
    SLICE_X53Y62         FDRE                                         r  cnt23_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141     1.800 r  cnt23_reg[12]/Q
                         net (fo=2, routed)           0.116     1.916    cnt23_reg[12]
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.031 r  cnt23_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.031    cnt23_reg[12]_i_1_n_7
    SLICE_X53Y62         FDRE                                         r  cnt23_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.816     2.183    CLK_IBUF_BUFG
    SLICE_X53Y62         FDRE                                         r  cnt23_reg[12]/C
                         clock pessimism             -0.523     1.659    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.105     1.764    cnt23_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt23_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.550     1.660    CLK_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  cnt23_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  cnt23_reg[8]/Q
                         net (fo=2, routed)           0.116     1.917    cnt23_reg[8]
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.032 r  cnt23_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.032    cnt23_reg[8]_i_1_n_7
    SLICE_X53Y61         FDRE                                         r  cnt23_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.818     2.185    CLK_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  cnt23_reg[8]/C
                         clock pessimism             -0.524     1.660    
    SLICE_X53Y61         FDRE (Hold_fdre_C_D)         0.105     1.765    cnt23_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt23_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.551     1.661    CLK_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  cnt23_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  cnt23_reg[2]/Q
                         net (fo=2, routed)           0.120     1.923    cnt23_reg[2]
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.034 r  cnt23_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.034    cnt23_reg[0]_i_1_n_5
    SLICE_X53Y59         FDRE                                         r  cnt23_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.819     2.186    CLK_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  cnt23_reg[2]/C
                         clock pessimism             -0.524     1.661    
    SLICE_X53Y59         FDRE (Hold_fdre_C_D)         0.105     1.766    cnt23_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnt23_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.549     1.659    CLK_IBUF_BUFG
    SLICE_X53Y62         FDRE                                         r  cnt23_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141     1.800 r  cnt23_reg[14]/Q
                         net (fo=2, routed)           0.121     1.921    cnt23_reg[14]
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.032 r  cnt23_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.032    cnt23_reg[12]_i_1_n_5
    SLICE_X53Y62         FDRE                                         r  cnt23_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.816     2.183    CLK_IBUF_BUFG
    SLICE_X53Y62         FDRE                                         r  cnt23_reg[14]/C
                         clock pessimism             -0.523     1.659    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.105     1.764    cnt23_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnt23_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.548     1.658    CLK_IBUF_BUFG
    SLICE_X53Y63         FDRE                                         r  cnt23_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     1.799 r  cnt23_reg[18]/Q
                         net (fo=2, routed)           0.121     1.920    cnt23_reg[18]
    SLICE_X53Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.031 r  cnt23_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.031    cnt23_reg[16]_i_1_n_5
    SLICE_X53Y63         FDRE                                         r  cnt23_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.815     2.182    CLK_IBUF_BUFG
    SLICE_X53Y63         FDRE                                         r  cnt23_reg[18]/C
                         clock pessimism             -0.523     1.658    
    SLICE_X53Y63         FDRE (Hold_fdre_C_D)         0.105     1.763    cnt23_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X53Y59    cnt23_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X53Y61    cnt23_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X53Y61    cnt23_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X53Y62    cnt23_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X53Y62    cnt23_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X53Y62    cnt23_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X53Y62    cnt23_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X53Y63    cnt23_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X53Y63    cnt23_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y59    cnt23_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y63    cnt23_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y63    cnt23_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y63    cnt23_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y63    cnt23_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y59    cnt23_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y64    cnt23_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y64    cnt23_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y64    cnt23_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y59    cnt23_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y59    cnt23_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y61    cnt23_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y61    cnt23_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y62    cnt23_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y62    cnt23_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y62    cnt23_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y62    cnt23_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y63    cnt23_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y63    cnt23_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y63    cnt23_reg[18]/C



