%========================================================
% NOTA: Si compilas con BibTeX/Biber, coloca estas entradas en tu .bib y usa \bibliographystyle / \bibliography.
%       Aquí se listan en el orden exacto en que se citan arriba.
%====== 1 ==========
@book{hennessy2019quantitative,
	author    = {John L. Hennessy and David A. Patterson},
	title     = {Computer Architecture: A Quantitative Approach},
	edition   = {6},
	publisher = {Morgan Kaufmann},
	location   = {Burlington, MA},
	year      = {2019},
	isbn      = {9780128119051}
}
%====== 2 y 32 ==========
@book{stallings2020organization,
	author    = {William Stallings},
	title     = {Computer Organization and Architecture},
	edition   = {11},
	publisher = {Pearson},
	location   = {London},
	year      = {2020},
	isbn      = {9780136502139}
}

%====== 3 - 35 ==========
@techreport{asanovic2006landscape,
	author      = {Krste Asanovic and Ras Bodik and Bryan C. Catanzaro and Joseph Gebis and Parry Husbands and Kurt Keutzer and David A. Patterson and William L. Plishker and John Shalf and Samuel Williams and Katherine A. Yelick},
	title       = {The Landscape of Parallel Computing Research: A View from Berkeley},
	institution = {EECS Department, University of California, Berkeley},
	number      = {UCB/EECS-2006-183},
	year        = {2006},
	url         = {https://www2.eecs.berkeley.edu/Pubs/TechRpts/2006/EECS-2006-183.pdf}
}
%====== 4 ==========
@article{denning1968working,
	author  = {Peter J. Denning},
	title   = {The Working Set Model for Program Behavior},
	journal = {Communications of the ACM},
	volume  = {11},
	number  = {5},
	pages   = {323--333},
	year    = {1968},
	doi     = {10.1145/363095.363141}
}
%====== 5 ==========
@book{nielsen2010quantum,
	author    = {Michael A. Nielsen and Isaac L. Chuang},
	title     = {Quantum Computation and Quantum Information},
	edition   = {10th Anniversary},
	publisher = {Cambridge University Press},
	location   = {Cambridge},
	year      = {2010},
	isbn      = {9781107002173}
}
%====== 6 ==========
@inproceedings{jouppi2017tpu,
	author    = {Norman P. Jouppi and Cliff Young and Nishant Patil and David Patterson and Gaurav Agrawal and Raminder Bajwa and Sarah Bates and Suresh Bhatia and Nan Boden and Al Borchers and Rick Boyle and Pierre-luc Cantin and Clifford Chao and Chris Clark and Jeremy Coriell and Mike Daley and Matt Dau and Jeffrey Dean and Ben Gelb and Tara Vazir Ghaemmaghami and Rajendra Gottipati and William Gulland and Robert Hagmann and C. Richard Ho and Doug Hogberg and John Hu and Robert Hundt and Dan Hurt and Julian Ibarz and Aaron Jaffey and Alek Jaworski and Alexander Kaplan and Harshit Khaitan and Daniel Killebrew and Andy Koch and Naveen Kumar and Steve Lacy and James Laudon and James Law and Diemthu Le and Chris Leary and Zhuyuan Liu and Kyle Lucke and Alan Lundin and Gordon MacKean and Adriana Maggiore and Maire Mahony and Kieran Miller and Rahul Nagarajan and Ravi Narayanaswami and Ray Ni and Kathy Nix and Thomas Norrie and Mark Omernick and Narayana Penukonda and Andy Phelps and Jonathan Ross and Matt Ross and Amir Salek and Emad Samadiani and Chris Severn and Gregory Sizikov and Matthew Snelham and Jed Souter and Dan Steinberg and Andy Swing and Mercedes Tan and Gregory Thorson and Bo Tian and Horia Toma and Erick Tuttle and Vijay Vasudevan and Richard Walter and Walter Wang and Eric Wilcox and Doe Hyun Yoon},
	title     = {In-Datacenter Performance Analysis of a Tensor Processing Unit},
	booktitle = {Proceedings of the 44th Annual International Symposium on Computer Architecture (ISCA)},
	pages     = {1--12},
	year      = {2017},
	month     = {6},
	location   = {Toronto, ON, Canada},
	publisher = {ACM},
	doi       = {10.1145/3079856.3080246},
	isbn      = {978-1-4503-4892-8},
	note      = {First public technical description of Google's TPU v1, including architecture, matrix multiply unit, systolic array design, and datacenter benchmarks}
}
%====== 7 ==========
@inproceedings{han2016deepcompression,
	author    = {Song Han and Huizi Mao and William J. Dally},
	title     = {Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding},
	booktitle = {Proceedings of the International Conference on Learning Representations (ICLR)},
	year      = {2016},
	doi		  = {10.48550/arXiv.1510.00149}
}
%====== 8 y 33==========
@manual{intel2025sdm,
	title        = {Intel\textregistered~64 and IA-32 Architectures Software Developer’s Manuals},
	author       = {{Intel Corporation}},
	year         = {2025},
	version      = {088},
	volume		 = {1--3},
	note         = {Includes Architecture, System Programming, and Instruction Set Reference manuals; version 088 of Vols. 1--3, and version 050 of Optimization Reference Manuals.},
	url          = {https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html},
	urldate      = {2025-03-05}
}

%====== 9 - 34 ==========
@manual{armv82025manual,
	title        = {Arm\textregistered\ Architecture Reference Manual, Armv8-A Profile},
	subtitle     = {For Armv8-A architecture profile},
	author       = {{Arm Limited}},
	organization = {Arm Limited},
	type         = {Reference Manual},
	number       = {DDI0487L.b},
	version      = {Issue L.b},
	year         = {2023},
	month        = {9},
	note         = {Covers the Armv8-A architecture profile, including AArch32 and AArch64 states, system registers, exception model, memory model, and instruction sets},
	url          = {https://developer.arm.com/documentation/ddi0487/latest},
	urldate      = {2025-03-05}
}
%====== 10 ==========
@manual{cxl2021compute,
	title        = {Compute Express Link\texttrademark~2.0 Specification: Memory Pooling},
	author       = {Mahesh Wagh and Rick Sodke},
	organization = {CXL Consortium},
	year         = {2021},
	note         = {Presentation on CXL 2.0 memory expansion and pooling, including Fabric Manager API and topologies},
	url          = {https://www.computeexpresslink.org/},
	howpublished = {Presentation, CXL Consortium},
	urldate      = {2025-03-05}
}
%====== 10 ==========
@manual{cxl2024compute,
	title        = {Compute Express Link\texttrademark~ (CXL) Specification},
	organization = {CXL Consortium},
	year         = {2024},
	month        = {10},
	day          = {2},
	version      = {Revision 3.2, Version 1.0},
	type         = {Specification},
	url          = {https://www.computeexpresslink.org/specifications},
	urldate      = {2025-03-05},
	note         = {Official specification of the CXL Consortium, defining architecture, protocol layers, coherency models, memory pooling, switching fabric, and advanced interconnect capabilities. Evaluation Copy.}
}
%====== 11 ==========
@article{tomasulo1967algorithm,
	author  = {Robert M. Tomasulo},
	title   = {An Efficient Algorithm for Exploiting Multiple Arithmetic Units},
	journal = {IBM Journal of Research and Development},
	volume  = {11},
	number  = {1},
	pages   = {25--33},
	year    = {1967},
	doi     = {10.1147/rd.111.0025}
}
%====== 12 ==========
@article{seznec2007ltage,
	author  = {Andr{\'e} Seznec},
	title   = {The {L-TAGE} Branch Predictor},
	journal = {Journal of Instruction-Level Parallelism (JILP)},
	volume  = {9},
	pages   = {1--20},
	year    = {2007},
	month   = {10},
	url     = {https://jilp.org/vol9/v9paper3.pdf},
	note    = {Available online: JILP, Vol. 9, October 2007}
}
%====== 13 ==========
@manual{nvidia2025cudac,
	title        = {CUDA C Programming Guide},
	author       = {{NVIDIA Corporation}},
	organization = {NVIDIA Corporation},
	year         = {2023},
	edition      = {12.4},
	type         = {Programming Guide},
	url          = {https://docs.nvidia.com/cuda/pdf/CUDA_C_Programming_Guide.pdf},
	urldate      = {2025-03-05},
	note         = {Official CUDA C Programming Guide. Includes references to GPU Architecture Whitepapers such as Volta, Ampere, and Hopper}
}
%====== 14 ==========
@manual{amd2025rocm,
	title        = {ROCm Documentation},
	subtitle     = {Radeon Open Compute Platform},
	author       = {{Advanced Micro Devices, Inc. (AMD)}},
	organization = {AMD ROCm Team},
	year         = {2025},
	version      = {Latest},
	url          = {https://rocm.docs.amd.com/en/latest/},
	urldate      = {2025-03-05},
	note         = {Official documentation of the ROCm software stack, covering drivers, HIP runtime, math libraries, tools (rocProfiler, rocTracer), and GPUOpen architecture notes for CDNA and RDNA GPUs}
}
%====== 15 ==========
@misc{ieee2019FloatingPoint,
	type          = {Standard},
	title         = {IEEE Standard for Floating-Point Arithmetic},
	author        = {{IEEE Standards Association}},
	organization  = {IEEE},
	number        = {IEEE Std 754-2019},
	version       = {Revision of IEEE 754-2008},
	year          = {2019},
	month         = {7},
	doi           = {10.1109/IEEESTD.2019.8766229},
	urldate       = {2025-03-06},
	pages         = {1--84},
	note          = {Replaces IEEE 754-2008 and IEEE 854-1987},
	language      = {english},
	keywords      = {floating-point arithmetic, IEEE 754, numerical standards}
}
	
%====== 16 ==========
@manual{arm2025sve,
	title        = {Arm\textregistered\ Architecture Reference Manual Supplement: Scalable Vector Extension (SVE and SVE2) Instructions},
	author       = {{Arm Limited}},
	organization = {Arm Limited},
	number       = {DDI0602},
	year         = {2025},
	month        = {6},
	type         = {Architecture Supplement},
	url          = {https://developer.arm.com/documentation/ddi0602/2025-06/SVE-Instructions},
	urldate      = {2025-03-05},
	note         = {Defines the Scalable Vector Extension (SVE) and SVE2 instruction sets for the Armv8-A architecture profile, including vector-length agnostic programming model}
}
%====== 17 ==========
@manual{riscv2021manual,
	title        = {The RISC-V Instruction Set Manual},
	subtitle     = {Volume I: Unprivileged ISA (Version 2.2 and later) and Volume II: Privileged Architecture (Version 1.12+)},
	author       = {{RISC-V International}},
	organization = {RISC-V International},
	year         = {2021},
	type         = {Specification},
	url          = {https://riscv.org/technical/specifications/},
	urldate      = {2025-03-05},
	note         = {Defines the RISC-V unprivileged and privileged instruction set architectures. Volume I, Unprivileged ISA v2.2 (2019) and subsequent drafts; Volume II, Privileged Architecture v1.12 (2021).}
}
%====== 18 ==========
@manual{intel2024coreultra2_productbrief,
	author  = {{Intel Corporation}},
	title   = {Product Brief: Intel\textregistered\ Core\texttrademark\ Ultra Desktop Processors (Series\,2)},
	year    = {2024},
	month   = {10},
	url     = {https://download.intel.com/newsroom/2024/client-computing/Product-Brief-Intel-Core-Ultra-200S-series-processors.pdf},
	note    = {Describes up to 24-core hybrid architecture, NPU, GPU, connectivity features}
}
%====== 18a ==========
@online{intel2024coreultra200sedge,
	author  = {{Intel Corporation}},
	title   = {Intel\textregistered\ Core\texttrademark\ Ultra 200S Series Processors for the Edge},
	year    = {2024},
	month   = {12},
	url     = {https://www.intel.com/content/www/us/en/content-details/843359/intel-core-ultra-200s-series-processors-for-the-edge.html},
	note    = {Overview of Ultra 200S Series designed for AI-enabled edge computing}
}
%====== 18b ==========
@online{intel2025Extends,
	author  = {{Intel Corporation}},
	title   = {Intel Extends Leadership in AI PCs and Edge Computing with Core\texttrademark\ Ultra 200S Series},
	year    = {2025},
	month   = {1},
	url     = {https://www.intc.com/news-events/press-releases/detail/1722/intel-extends-leadership-in-ai-pcs-and-edge-computing-at},
	note    = {Details expansion and availability of Core Ultra 200S AI PC processors}
}
%====== 18c ==========
@online{intel_press_ai_pc_2025,
	author  = {{Intel Corporation}},
	title   = {Intel Extends Leadership in AI PCs and Edge Computing with Core\texttrademark\ Ultra 200S Series},
	year    = {2025},
	month   = {1},
	url     = {https://www.intc.com/news-events/press-releases/detail/1722/intel-extends-leadership-in-ai-pcs-and-edge-computing-at},
	note    = {Details expansion and availability of Core Ultra 200S AI PC processors}
}
%====== 19 ==========
@article{gupta2020misspenalty,
	author    = {Pulkit Gupta and Sparsh Mittal},
	title     = {Miss Penalty Aware Cache Replacement for Hybrid Memory Systems},
	journal   = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
	volume    = {39},
	number    = {11},
	pages     = {3804--3817},
	year      = {2020},
	doi       = {10.1109/TCAD.2020.3003232},
	publisher = {IEEE},
	note      = {Covers cache hierarchy design, line size, replacement policies, and miss penalty in hybrid memory systems}
}
%====== 20 ==========
@article{davies2018loihi,
	author    = {Mike Davies and Narayan Srinivasa and Tsung-Han Lin and Gautham Chinya and Yongqiang Cao and Sri Harsha Choday and Georgios Dimou and Prasad Joshi and Nabil Imam and Shweta Jain and Yuyun Liao and Chit-Kwan Lin and Andrew Lines and Ruokun Liu and Deepak Mathaikutty and Steven McCoy and Arnab Paul and Jonathan Tse and Guruguhanathan Venkataramanan and Yi-Hsin Weng and Andreas Wild and Yoonseok Yang and Hong Wang},
	title     = {Loihi: A Neuromorphic Manycore Processor with On-Chip Learning},
	journal   = {IEEE Micro},
	volume    = {38},
	number    = {1},
	pages     = {82--99},
	year      = {2018},
	month     = jan,
	publisher = {IEEE Computer Society},
	doi       = {10.1109/MM.2018.112130359},
	issn      = {1937-4143},
	note      = {Feature article on neuromorphic computing. Introduces Loihi, a 60-mm\textsuperscript{2} Intel 14-nm neuromorphic processor with on-chip learning, spiking neural network support, and programmable synaptic rules}
}
%====== 21 ==========
@article{davies2021survey,
	author    = {Mike Davies and Arun N. Srinivasa and Tsung‐Han Lin and Gautham Chinya and Yongqiang Cao and Sri Harsha Choday and Georgios Dimou and Prasad Joshi and Narender Imam and Shweta Jain and Yuyun Liao and Chit‐Kwan Lin and Andrew Lines and Ruokun Liu and Deepak Mathaikutty and Steven McCoy and Arnab Paul and Jonathan Tse and Guruguhanathan Venkataramanan and Yi‐Hsin Weng and Andreas Wild and Yoonseok Yang and Hong Wang},
	title     = {Advancing Neuromorphic Computing With Loihi: A Survey of Results and Outlook},
	journal   = {Proceedings of the IEEE},
	volume    = {109},
	number    = {5},
	pages     = {911--934},
	year      = {2021},
	month     = {5},
	publisher = {IEEE},
	doi       = {10.1109/JPROC.2021.3067593},
	note      = {Comprehensive survey on Intel’s Loihi neuromorphic chip, covering NoC architectures, spiking models, on-chip learning and roadmap}
}
% --- 21-X
@inproceedings{jouppi1990improving,
	author    = {Norman P. Jouppi},
	title     = {Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers},
	booktitle = {Proceedings of the 17th Annual International Symposium on Computer Architecture (ISCA)},
	year      = {1990},
	pages     = {364--373},
	doi       = {10.1145/325164.325162},
	publisher = {ACM},
	location   = {Seattle, WA, USA}
}

% --- 01
@online{intel2011intel4004smithsonian,
	author    = {{Smithsonian National Museum of American History}},
	title     = {Intel 4004 Microprocessor},
	year      = {2011},
	url       = {https://americanhistory.si.edu/collections/nmah_713495},
	note      = {Catalog ID: NMAH.713495, Part of the Smithsonian Institution Collections},
	urldate   = {2025-09-03},
	keywords  = {Intel 4004, Smithsonian, microprocessor history}
}

% --- 02
@online{intel2021intel4004vault,
	author    = {{Intel Corporation}},
	title     = {The {Intel} 4004 Microprocessor},
	year      = {2021},
	url       = {https://www.intel.com/content/www/us/en/history/virtual-vault/articles/the-intel-4004.html},
	note      = {Intel Virtual Vault: Articles on the History of Computing},
	urldate   = {2025-09-03}
}

% --- 03
@online{intel2021intel8008vault,
	author    = {{Intel Corporation}},
	title     = {The Intel 8008 Microprocessor},
	year      = {2021},
	url       = {https://www.intel.com/content/www/us/en/history/virtual-vault/articles/the-8008.html},
	note      = {Intel Virtual Vault: Articles on the History of Computing},
	urldate   = {2025-09-03},
	keywords  = {Intel 8008, microprocessor history, Intel Virtual Vault}
}

% --- 04 y 05
@misc{wiki2025intel8008,
	author       = {{Wikipedia contributors}},
	title        = {Intel 8008},
	year         = {2025},
	howpublished = {\url{https://en.wikipedia.org/wiki/Intel_8008}},
	note         = {Accessed: 2025-09-03},
	keywords     = {Intel 8008, microprocessor history, Wikipedia}
}

% --- 06
@misc{wiki2025s100bus,
	author       = {{Wikipedia contributors}},
	title        = {S-100 bus},
	year         = {2025},
	howpublished = {\url{https://en.wikipedia.org/wiki/S-100_bus}},
	note         = {Accessed: 2025-09-03},
	keywords     = {S-100 bus, microcomputers, Altair 8800, history, Wikipedia}
}

% --- 07
@online{altair2008wired,
	author    = {Tony Long},
	title     = {Dec. 19, 1974: Altair 8800 Kits Go on Sale, Igniting the PC Revolution},
	year      = {2008},
	month     = {12},
	day       = {19},
	url       = {https://www.wired.com/2008/12/dec-19-1974-altair-8800-kits-go-on-sale},
	note      = {Wired Magazine, This Day in Tech series},
	urldate   = {2025-09-03},
	keywords  = {Altair 8800, S-100 bus, microcomputer history, Wired}
}

% --- 08
@misc{wiki2025mos6502,
	author       = {{Wikipedia contributors}},
	title        = {MOS Technology 6502},
	year         = {2025},
	howpublished = {\url{https://en.wikipedia.org/wiki/MOS_Technology_6502}},
	note         = {Accessed: 2025-09-03},
	keywords     = {MOS 6502, microprocessor history, 8-bit CPUs, Wikipedia}
}

% --- 09
@online{walls2020history,
	author    = {Steve Walls},
	title     = {A History of Early Microprocessors: The MOS Technology 6502},
	year      = {2020},
	url       = {https://www.embeddedrelated.com/showarticle/1453.php},
	note      = {EmbeddedRelated.com},
	urldate   = {2025-09-03},
	keywords  = {MOS 6502, microprocessor history, embedded systems}
}

% --- 10
@misc{wiki2025z80,
	author       = {{Wikipedia contributors}},
	title        = {Zilog Z80},
	year         = {2025},
	howpublished = {\url{https://en.wikipedia.org/wiki/Zilog_Z80}},
	note         = {Accessed: 2025-09-03},
	keywords     = {Zilog Z80, 8-bit microprocessor, microcomputer history, Wikipedia}
}

% --- 11
@manual{zilog2016um,
	title        = {Z80 CPU User Manual},
	author       = {{Zilog, Inc.}},
	year         = {2016},
	edition      = {UM0080, Revision 08},
	url          = {https://www.zilog.com/docs/z80/um0080.pdf},
	note         = {Zilog official documentation},
	urldate      = {2025-09-03},
	keywords     = {Zilog Z80, CPU manual, user guide, microprocessor documentation}
}


% --- 12
@manual{zilog2001z80,
	title        = {ZZ80 Family CPU User Manual},
	author       = {{Zilog, Inc.}},
	year         = {2004},
	edition      = {Revision 04},
	url          = {https://www.zilog.com/docs/z80/z80cpu_um.pdf},
	note         = {Zilog official documentation},
	urldate      = {2025-09-03},
	keywords     = {Zilog Z80, CPU manual, instruction set, microprocessor documentation}
}

% --- 13
@misc{wiki2025intel8086,
	author       = {{Wikipedia contributors}},
	title        = {Intel 8086},
	year         = {2025},
	howpublished = {\url{https://en.wikipedia.org/wiki/Intel_8086}},
	note         = {Accessed: 2025-09-03},
	keywords     = {Intel 8086, microprocessor, x86, history}
}


% --- 14
@online{intel2023ibmpc8086,
	author       = {{Intel Corporation}},
	title        = {The 8086 and the IBM PC},
	year         = {2023},
	url          = {https://www.intel.com/content/www/us/en/history/virtual-vault/articles/the-8086-and-the-ibm-pc.html},
	note         = {Intel Virtual Vault article},
	urldate      = {2025-09-03},
	keywords     = {Intel 8086, IBM PC, microprocessor history, Intel Virtual Vault}
}

% --- 15
@manual{m68k1992manual,
	title        = {MC68000 16-/32-Bit Microprocessor User's Manual},
	author       = {{Motorola Inc.}},
	organization = {NXP Semiconductors},
	year         = {1992},
	edition      = {Third Edition},
	url          = {https://www.nxp.com/docs/en/reference-manual/MC68000UM.pdf},
	note         = {Comprehensive reference manual for the Motorola 68000 microprocessor},
	urldate      = {2025-09-03},
	keywords     = {Motorola 68000, M68k, microprocessor, user manual, NXP}
}


% --- 16
@manual{intel1986i386,
	title        = {Intel 80386 Programmer's Reference Manual},
	organization = {{Intel Corporation}},
	location      = {Santa Clara, CA},
	year         = {1986},
	url          = {https://pdos.csail.mit.edu/6.828/2018/readings/i386.pdf},
	urldate      = {2025-09-03},
	note         = {Mirror MIT PDOS. © Intel Corporation 1987 (CG-5/26/87). Edited 2001-02-01 by G.\,N.}
}

% --- 17
@misc{wiki2025protectedmode,
	author       = {{Wikipedia contributors}},
	title        = {Protected mode --- {Wikipedia}{,} The Free Encyclopedia},
	year         = {2025},
	howpublished = {\url{https://en.wikipedia.org/wiki/Protected_mode}},
	note         = {Page version ID: 1244778650, Accessed: 2025-09-03},
	publisher    = {Wikimedia Foundation}
}

% --- 18
@manual{i3861986hrm,
	title        = {80386 Hardware Reference Manual},
	author       = {{Intel Corporation}},
	year         = {1986},
	publisher    = {Intel Corporation},
	url          = {https://www.dosdays.co.uk/media/intel/1986_80386_Hardware_Reference_Manual.pdf},
	note         = {Official Intel reference manual for the 80386 microprocessor hardware implementation},
	urldate      = {2025-09-03},
	keywords     = {Intel 80386, i386, x86 architecture, hardware reference}
}

% --- 19
@manual{oracle2004sparc,
	title        = {SPARC Architecture: Register Windows Overview},
	author       = {{Oracle Corporation}},
	year         = {2004},
	url          = {https://docs.oracle.com/cd/E19253-01/816-4854/hwovr-5/index.html},
	note         = {Oracle documentation explaining the SPARC register window mechanism and architecture overview},
	urldate      = {2025-09-03},
	keywords     = {SPARC, register windows, RISC architecture, Oracle documentation}
}

% --- 20
@article{kane1992mipsr4000,
	author       = {Kane, Gerry and Heinrich, Joseph},
	title        = {MIPS R4000 Microprocessor User's Manual},
	journal      = {IEEE Micro},
	volume       = {12},
	number       = {3},
	pages        = {10--22},
	year         = {1992},
	publisher    = {IEEE Computer Society},
	doi          = {10.1109/40.137383},
	url          = {https://people.eecs.berkeley.edu/~kubitron/courses/cs252-S07/handouts/papers/R4000.pdf},
	note         = {Original IEEE Micro publication describing the MIPS R4000 architecture and design.}
}

% --- 21
@manual{alpha1999manual,
	title        = {Alpha 21264 Microprocessor (EV6) Hardware Reference Manual},
	author       = {{Digital Equipment Corporation}},
	year         = {1999},
	institution  = {Compaq Computer Corporation},
	url          = {https://download.majix.org/dec/21264ev6_hrm.pdf},
	note         = {Compaq/Digital official documentation of the Alpha 21264 (EV6) microarchitecture, covering pipeline, memory hierarchy, and system interface.}
}

% --- 22
@online{wiki2025alpha,
	author       = {{Wikipedia contributors}},
	title        = {Alpha 21264},
	year         = {2025},
	url          = {https://en.wikipedia.org/wiki/Alpha_21264},
	note         = {Accessed: 2025-09-03},
	publisher    = {Wikipedia},
	howpublished = {Online encyclopedia article}
}

% --- 23
@manual{Intel1996p6,
	title        = {P6 Family of Processors Hardware Developer’s Manual},
	author       = {{Intel Corporation}},
	year         = {1996},
	volume       = {1--3},
	number       = {244001-001},
	institution  = {Intel Corporation},
	location      = {Santa Clara, CA},
	url          = {https://download.intel.com/design/PentiumII/manuals/24400101.pdf},
	note         = {Covers architecture, programming environment, and hardware interface of the P6 family, including Pentium Pro and Pentium II processors}
}

% --- 24
@manual{arm1996arm7tdmi,
	title        = {ARM7TDMI Technical Reference Manual},
	author       = {{ARM Limited}},
	year         = {1996},
	institution  = {ARM Limited},
	type         = {Reference Manual},
	number       = {DDI 0029E},
	version      = {Revision r3p1},
	pages        = {1--336},
	location      = {Cambridge, UK},
	url          = {https://documentation-service.arm.com/static/5e8e1323fd977155116a3129},
	note         = {Covers the ARM7TDMI core architecture, instruction set, debug features and interface specifications}
}

% --- 25
@manual{arm2001arm7tdmis,
	title        = {ARM7TDMI-S Technical Reference Manual},
	author       = {{Arm Limited}},
	organization = {Arm Limited},
	year         = {2001},
	month        = {4},
	url          = {https://documentation-service.arm.com/static/5e8e13a9fd977155116a3368},
	note         = {Reference Number: DDI 0234, Issue I},
	type         = {Technical Reference Manual},
	location      = {Cambridge, UK}
}

% --- 26
@inproceedings{dunn1996Instruction,
	author 		= {Dunn, David A. and Hsu, Wei-Chung},
	title 		= {Instruction scheduling for the HP PA-8000},
	year 		= {1996},
	isbn 		= {0818676418},
	publisher 	= {IEEE Computer Society},
	location 	= {USA},
	booktitle 	= {Proceedings of the 29th Annual ACM/IEEE International Symposium on Microarchitecture},
	pages 		= {298--307},
	numpages 	= {10},
	location 	= {Paris, France},
	series 		= {MICRO 29}
}

% --- 27
@misc{wiki2025pa8000,
	author       = {{Wikipedia contributors}},
	title        = {PA-8000 --- {Wikipedia}{,} The Free Encyclopedia},
	year         = {2025},
	howpublished = {\url{https://en.wikipedia.org/wiki/PA-8000}},
	note         = {Accessed: 2025-09-03},
	publisher    = {Wikimedia Foundation}
}


% --- 28
@manual{amd19993dnow,
	title        = {AMD 3DNow!\texttrademark\ Technology Manual},
	author       = {{Advanced Micro Devices, Inc.}},
	year         = {1999},
	number       = {Publication \#21928},
	version      = {Rev. 1.0},
	month        = {5},
	url          = {https://www.amd.com/content/dam/amd/en/documents/archived-tech-docs/programmer-references/21928.pdf},
	note         = {Archived technical documentation},
	institution  = {Advanced Micro Devices, Inc.}
}


% --- 29
@misc{wiki20253dnow,
	author       = {{Wikipedia contributors}},
	title        = {3DNow!},
	year         = {2025},
	howpublished = {\url{https://en.wikipedia.org/wiki/3DNow!}},
	note         = {Última edición: 5 de marzo de 2025, consultado el 5 de marzo de 2025},
	publisher    = {Wikipedia, The Free Encyclopedia}
}


% --- 30
@misc{wiki2025athlon,
	author       = {{Wikipedia contributors}},
	title        = {Athlon},
	year         = {2025},
	howpublished = {\url{https://en.wikipedia.org/wiki/Athlon}},
	note         = {Última edición: 5 de marzo de 2025, consultado el 5 de marzo de 2025},
	publisher    = {Wikipedia, The Free Encyclopedia}
}

% --- 31
@book{hennessy2025quantitative,
	author    = {John L. Hennessy and David A. Patterson},
	title     = {Computer Architecture: A Quantitative Approach},
	edition   = {7th},
	publisher = {Elsevier},
	year      = {2025},
	isbn      = {9780443154065},
	url       = {https://shop.elsevier.com/books/computer-architecture/hennessy/978-0-443-15406-5},
	note      = {Accessed 5 March 2025}
}

% --- 36
@manual{riscv2024spec,
	title        = {The RISC-V Instruction Set Manual: Ratified Specifications (Unprivileged and Privileged)},
	author       = {{RISC-V International}},
	year         = {2024},
	version      = {Unprivileged v2.2, Privileged v1.12 and later ratified updates},
	organization = {RISC-V International},
	type         = {Architecture Specification},
	url          = {https://riscv.org/specifications/ratified/},
	urldate      = {2025-03-06},
	note         = {Includes ratified base ISA and extensions, covering user-level and privileged architecture.}
}

@inproceedings{amd2020zen3,
	author    = {Samuel Naffziger and Mike Clark and Scott A. Wasson and Sharad Singhal},
	title     = {AMD ``Zen 3'': The Next Generation x86 Core},
	booktitle = {2020 IEEE Hot Chips 32 Symposium (HCS)},
	year      = {2020},
	pages     = {1--32},
	publisher = {IEEE},
	location   = {Palo Alto, CA, USA},
	doi       = {10.1109/HCS49909.2020.9220538},
	url       = {https://ieeexplore.ieee.org/document/9220538},
	note      = {Describes the Zen 3 core microarchitecture as used in AMD Ryzen 5000 series, with unified CCX per CCD and significant IPC improvements.}
}

@online{apple2020m1,
	title   = {Apple Unveils M1, the Most Powerful Chip Apple Has Ever Created},
	author  = {{Apple Inc.}},
	year    = {2020},
	month   = {11},
	url     = {https://www.apple.com/newsroom/2020/11/apple-unleashes-m1/},
	urldate = {2025-09-03}
}

@online{ampere2020ampereunveils,
	title   = {Ampere Unveils 80-Core Altra Processor for Cloud Workloads},
	author  = {{Ampere Computing}},
	year    = {2020},
	month   = {3},
	url     = {https://amperecomputing.com/news/ampere-altra-80-core},
	urldate = {2025-09-03}
}

@online{intel2022generation,
	title   = {10th Generation Intel Core Processors Datasheet (Comet Lake)},
	author  = {{Intel Corporation}},
	year    = {2022},
	url     = {https://cdrdv2-public.intel.com/615211/615211-008.pdf},
	urldate = {2025-09-03}
}

@online{riken2020fugaku,
	title   = {Fugaku Takes First Place in TOP500, HPCG, HPL-AI, and Graph500 Rankings},
	author  = {{RIKEN} and {Fujitsu}},
	year    = {2020},
	month   = {6},
	url     = {https://www.riken.jp/en/news_pubs/news/2020/20200623_1/index.html},
	urldate = {2025-09-03}
}

@online{intel2021intellgencore,
	title   = {Intel 11th Gen Core (Rocket Lake-S) Desktop Processors Launch},
	author  = {{Intel Corporation}},
	year    = {2021},
	month   = {3},
	url     = {https://www.intel.com/content/www/us/en/support/articles/000099655/processors.html},
	urldate = {2025-09-03}
}

@online{intel2021launches,
	title   = {Intel Launches 12th Gen Core (Alder Lake) with Performance Hybrid Architecture},
	author  = {{Intel Corporation}},
	year    = {2021},
	month   = {10},
	url     = {https://www.intel.com/content/www/us/en/newsroom/news/intel-12th-gen-core.html},
	urldate = {2025-09-03}
}

@online{arm2021neoversev1,
	author    = {{Arm Editorial Team}},
	title     = {Neoverse V1: A New Approach to HPC},
	year      = {2021},
	month     = {6},
	url       = {https://newsroom.arm.com/blog/neoverse-v1},
	urldate   = {2025-09-03},
	note      = {Introduces Neoverse V1 with SVE for HPC/ML workloads, ~50\% IPC uplift over N1}
}

@online{arm2021neoversev1topdown,
	author    = {Arm Editorial Team},
	title     = {Neoverse V1 Performance Analysis Methodology White Paper},
	year      = {2021},
	month     = {6},
	url       = {https://community.arm.com/arm-community-blogs/b/servers-and-cloud-computing-blog/posts/arm-neoverse-v1-top-down-methodology},
	urldate   = {2025-09-03},
	note      = {Performance analysis methodology and PMU events for Neoverse V1, including SVE and vector-matrix support}
}

@online{wiki2022neoversev1,
	author       = {{WikiChip contributors}},
	title        = {Neoverse V1 (codename Zeus) Microarchitecture},
	year         = {2022},
	howpublished = {\url{https://en.wikichip.org/wiki/arm_holdings/microarchitectures/neoverse_v1}},
	urldate      = {2025-09-03},
	note         = {Detailed technical overview of Neoverse V1 microarchitecture (ISA, pipeline, SVE, performance improvements)},
	publisher    = {WikiChip}
}

@online{arm2021neoversen2,
	author    = {Mohit Taneja},
	title     = {Arm Neoverse N2 Platform: Industry-leading performance and power efficiency for Cloud-to-Edge infrastructure},
	year      = {2021},
	month     = {4},
	url       = {https://community.arm.com/arm-community-blogs/b/architectures-and-processors-blog/posts/arm-neoverse-n2-industry-leading-performance-efficiency},
	urldate   = {2025-09-03},
	note      = {Describes Arm Neoverse N2 with SVE2, ~40\% IPC uplift, and focus on cloud-to-edge scale-out}
}

@online{wiki2025neoversen2,
	author       = {{WikiChip contributors}},
	title        = {Neoverse N2 (codename Perseus) Microarchitecture},
	year         = {2025},
	howpublished = {\url{https://en.wikichip.org/wiki/arm_holdings/microarchitectures/neoverse_n2}},
	urldate      = {2025-09-03},
	note         = {Detailed technical overview of Neoverse N2 microarchitecture (ISA ARMv9-A, SVE2, pipeline, uop cache, BTB, etc.)},
	publisher    = {WikiChip}
}

@online{ibm2021power10server,
	title   = {IBM Introduces the Power E1080 Server, the First Based on IBM Power10},
	author  = {{IBM}},
	year    = {2021},
	month   = {9},
	url     = {https://newsroom.ibm.com/2021-09-08-IBM-Unveils-the-IBM-Power-E1080},
	urldate = {2025-09-03}
}

@online{wiki2024loongson,
	title   = {Loongson 3A5000},
	author  = {{Wikipedia contributors}},
	year    = {2024},
	url     = {https://en.wikipedia.org/wiki/Loongson#3A5000},
	urldate = {2025-09-03},
	note    = {Consulted for release and ISA transition context}
}

@online{amd2022ryzen7000,
	title   = {AMD Announces Ryzen 7000 Series Desktop Processors},
	author  = {{AMD}},
	year    = {2022},
	month   = {8},
	url     = {https://www.amd.com/en/press-releases/2022-08-29-amd-announces-ryzen-7000-desktop-cpus},
	urldate = {2025-09-03}
}

@online{intel2022raptor,
	title   = {Intel Launches 13th Gen Core (Raptor Lake) Desktop Processors},
	author  = {{Intel Corporation}},
	year    = {2022},
	month   = {9},
	url     = {https://www.intel.com/content/www/us/en/newsroom/news/intel-13th-gen-core.html},
	urldate = {2025-09-03}
}

@online{apple2022m2,
	title   = {Apple Introduces M2},
	author  = {{Apple Inc.}},
	year    = {2022},
	month   = {6},
	url     = {https://www.apple.com/newsroom/2022/06/apple-introduces-m2/},
	urldate = {2025-09-03}
}

@online{aws2022graviton3c7g,
	title   = {Now Available — Amazon EC2 C7g Instances Powered by AWS Graviton3},
	author  = {{AWS News Blog}},
	year    = {2022},
	month   = {5},
	url     = {https://aws.amazon.com/blogs/aws/new-graviton3-based-amazon-ec2-c7g-instances/},
	urldate = {2025-09-03}
}

@online{nvidia2022gracecpu,
	title   = {NVIDIA Grace CPU Superchip},
	author  = {{NVIDIA}},
	year    = {2022},
	url     = {https://www.nvidia.com/en-us/data-center/grace-cpu/},
	urldate = {2025-09-03}
}

@online{apple2023m3,
	title   = {Apple Unveils M3, M3 Pro, and M3 Max},
	author  = {{Apple Inc.}},
	year    = {2023},
	month   = {10},
	url     = {https://www.apple.com/newsroom/2023/10/apple-unveils-m3-m3-pro-and-m3-max/},
	urldate = {2025-09-03}
}

@online{intel202314threfresh,
	title   = {Intel Introduces 14th Gen Core Desktop Processors (Raptor Lake Refresh)},
	author  = {{Intel Corporation}},
	year    = {2023},
	month   = {10},
	url     = {https://www.intel.com/content/www/us/en/newsroom/news/intel-core-14th-gen-desktop.html},
	urldate = {2025-09-03}
}

@online{ampere2023ampereone,
	title   = {AmpereOne: Up to 192 Cores for Cloud Native},
	author  = {{Ampere Computing}},
	year    = {2023},
	month   = {5},
	url     = {https://amperecomputing.com/news/ampereone-192-cores},
	urldate = {2025-09-03}
}

@online{nvidia2023gh200,
	title   = {NVIDIA GH200 Grace Hopper Superchip},
	author  = {{NVIDIA}},
	year    = {2023},
	url     = {https://www.nvidia.com/en-us/data-center/grace-hopper-superchip/},
	urldate = {2025-09-03}
}

@online{google2023tpuv5p,
	title   = {Cloud TPU v5p — Scaling Generative AI Training},
	author  = {{Google Cloud}},
	year    = {2023},
	month   = {12},
	url     = {https://cloud.google.com/blog/products/ai-machine-learning/announcing-cloud-tpu-v5p},
	urldate = {2025-09-03}
}

@online{msft2023ignitecobalt,
	title   = {Microsoft Ignite 2023/2024 Book of News (Azure Cobalt 100 \& Maia 100)},
	author  = {{Microsoft}},
	year    = {2024},
	month   = {11},
	url     = {https://news.microsoft.com/ignite-2024-book-of-news/},
	urldate = {2025-09-03},
	note    = {Incluye el recap de Cobalt 100 y Maia}
}

@online{intel2023coreultrapresskit,
	title   = {Intel Core Ultra Processors — Press Kit (Dec 14, 2023)},
	author  = {{Intel Corporation}},
	year    = {2023},
	month   = {12},
	url     = {https://download.intel.com/newsroom/archive/2025/en-us-2023-12-14-intel-core-ultra-processors.pdf},
	urldate = {2025-09-03}
}

@online{intel2024coreultra200s,
	title   = {Intel Core Ultra 200S Series Desktop Processors Launch},
	author  = {{Intel Corporation}},
	year    = {2024},
	month   = {10},
	url     = {https://newsroom.intel.com/client-computing/core-ultra-200s-series-desktop},
	urldate = {2025-09-03}
}

@online{intel2024coreultra200v,
	title   = {Intel Core Ultra 200V Client Processors},
	author  = {{Intel Corporation}},
	year    = {2024},
	month   = {12},
	url     = {https://www.intel.com/content/www/us/en/newsroom/news/intel-core-ultra-200v.html},
	urldate = {2025-09-03}
}

@online{intel2024lunarlakeq3,
	title   = {Intel Lunar Lake to Power Copilot+ PCs in Q3 2024},
	author  = {{Intel Corporation}},
	year    = {2024},
	month   = {5},
	url     = {https://www.intel.com/content/www/us/en/newsroom/news/lunar-lake-copilot-plus-pc.html},
	urldate = {2025-09-03}
}

@online{intel2024xeon6sierra,
	title   = {Intel Xeon 6 Processors with E-Cores (Sierra Forest) Now Available},
	author  = {{Intel Corporation}},
	year    = {2024},
	month   = {6},
	url     = {https://www.intel.com/content/www/us/en/newsroom/news/xeon-6-sierra-forest-now-available.html},
	urldate = {2025-09-03}
}

@online{intel2024xeon6granite,
	title   = {Intel Xeon 6 Processors with P-Cores (Granite Rapids) Extend Performance Leadership},
	author  = {{Intel Corporation}},
	year    = {2024},
	month   = {12},
	url     = {https://www.intel.com/content/www/us/en/newsroom/news/xeon-6-p-cores.html},
	urldate = {2025-09-03}
}

@online{amd2024ryzen9000,
	title   = {AMD Announces Ryzen 9000 Series Desktop Processors (Zen 5)},
	author  = {{AMD}},
	year    = {2024},
	month   = {6},
	url     = {https://www.amd.com/en/newsroom/press-releases/2024-06-03-amd-announces-ryzen-9000-desktop-processors.html},
	urldate = {2025-09-03}
}

@online{apple2024m4,
	title   = {Apple Unveils M4},
	author  = {{Apple Inc.}},
	year    = {2024},
	month   = {5},
	url     = {https://www.apple.com/newsroom/2024/05/apple-unveils-m4/},
	urldate = {2025-09-03}
}

@online{nvidia2024gb200,
	title   = {NVIDIA Unveils GB200 Grace Blackwell Platform and NVL72 Systems},
	author  = {{NVIDIA}},
	year    = {2024},
	month   = {3},
	url     = {https://nvidianews.nvidia.com/news/nvidia-introduces-blackwell-platform},
	urldate = {2025-09-03}
}

@online{qcom2023xelite,
	title   = {Introducing Snapdragon X Elite},
	author  = {{Qualcomm}},
	year    = {2023},
	month   = {10},
	url     = {https://www.qualcomm.com/news/onq/2023/10/introducing-snapdragon-x-elite},
	urldate = {2025-09-03}
}

@online{qcom2024xplus,
	title   = {Snapdragon X Plus Joins the Snapdragon X Series for Copilot+ PCs},
	author  = {{Qualcomm}},
	year    = {2024},
	month   = {4},
	url     = {https://www.qualcomm.com/news/onq/2024/04/snapdragon-x-plus-joins-the-snapdragon-x-series},
	urldate = {2025-09-03}
}

@online{amd2024epyc9005press,
	title   = {5th Gen AMD EPYC 9005 Series Processors Launch},
	author  = {{AMD}},
	year    = {2024},
	month   = {10},
	url     = {https://www.amd.com/en/newsroom/press-releases/2024-10-10-amd-launches-5th-gen-amd-epyc-cpus-maintaining-le.html},
	urldate = {2025-09-03}
}

@online{intel2025cescoreultra200,
	title   = {Intel at CES 2025: Core Ultra 200 Series Expands AI PC Portfolio},
	author  = {{Intel Corporation}},
	year    = {2025},
	month   = {1},
	url     = {https://www.intel.com/content/www/us/en/newsroom/news/ces-2025-core-ultra-200.html},
	urldate = {2025-09-03}
}

@online{google2024axion,
	title   = {Introducing Axion Processors: Google’s First Custom Arm-Based CPUs for the Data Center},
	author  = {{Google Cloud}},
	year    = {2024},
	month   = {3},
	url     = {https://cloud.google.com/blog/products/compute/introducing-axion-processors},
	urldate = {2025-09-03}
}

@online{intel2025novalake2026,
	title   = {Intel Confirms Nova Lake Client CPUs Targeting Late 2026},
	author  = {Tom's Hardware},
	year    = {2025},
	month   = {2},
	url     = {https://www.tomshardware.com/pc-components/cpus/intel-nova-lake-cpus-coming-in-late-2026},
	urldate = {2025-09-03},
	note    = {Cita declaraciones del CFO de Intel}
}

@online{intel20252025pcgamernovalake2026,
	title   = {Intel Acknowledges Arrow Lake Fell Short and Eyes Nova Lake in 2026},
	author  = {PC Gamer},
	year    = {2025},
	month   = {2},
	url     = {https://www.pcgamer.com/hardware/cpus/intel-admits-arrow-lake-didnt-deliver-and-looks-to-nova-lake-in-2026},
	urldate = {2025-09-03}
}

@article{Hennessy2019Golden,
    author    = {Hennessy, John L. and Patterson, David A.},
    title     = {A New Golden Age for Computer Architecture},
    journal   = {Communications of the ACM},
    year      = {2019},
    volume    = {62},
    number    = {2},
    pages     = {48--60},
    doi       = {10.1145/3282307},
}

@article{Mazor2007Intel,
    author    = {Mazor, Stanley},
    title     = {Intel 8080 CPU Chip Development},
    journal   = {{IEEE} Annals of the History of Computing},
    year      = {2007},
    volume    = {29},
    number    = {2},
    pages     = {70--73},
    doi       = {10.1109/MAHC.2007.25},
}

@article{Spectrum2017MOS,
    author   = {{IEEE Spectrum}},
    title    = {Chip Hall of Fame: MOS Technology 6502 Microprocessor},
    journal  = {IEEE Spectrum},
    year     = {2017},
    month    = {6},
    url      = {https://spectrum.ieee.org/chip-hall-of-fame-mos-technology-6502-microprocessor},
    note     = {[En línea; acceso: 6 septiembre 2025]},
}

@article{Cass2021QA,
    author   = {Stephen Cass},
    title    = {Q\&A With Co-Creator of the 6502 Processor},
    journal  = {IEEE Spectrum},
    year     = {2021},
    month    = {9},
    url      = {https://spectrum.ieee.org/q-a-with-co-creator-of-the-6502-processor},
    note     = {[En línea; acceso: 6 septiembre 2025]},
}

@article{Preethichandra2021Z80,
    author   = {Preethichandra, D.M.G.},
    title    = {Z80 — The 1970s Microprocessor Still Alive},
    journal  = {IEEE Micro},
    year     = {2021},
    volume   = {41},
    number   = {6},
    pages    = {156--157},
    doi      = {10.1109/MM.2021.3115609},
}

@article{Spectrum2017Motorola,
    author   = {{IEEE Spectrum}},
    title    = {Chip Hall of Fame: Motorola MC68000 Microprocessor},
    journal  = {IEEE Spectrum},
    year     = {2017},
    month    = {6},
    url      = {https://spectrum.ieee.org/chip-hall-of-fame-motorola-mc68000-microprocessor},
    note     = {[En línea; acceso: 6 septiembre 2025]},
}

@article{Volk2001Recollections,
    author   = {Andrew M. Volk and Peter A. Stoll and Paul Metrovich},
    title    = {Recollections of Early Chip Development at Intel},
    journal  = {Intel Technology Journal},
    year     = {2001},
    month    = {1},
    url      = {https://www.intel.com/content/dam/www/public/us/en/documents/research/2001-vol05-iss-1-intel-technology-journal.pdf},
    note     = {[En línea; acceso: 6 septiembre 2025]},
}

@article{IDC2014History,
    author   = {IDC Online},
    title    = {History of Microprocessor and 8085 – Introduction},
    journal  = {IDC Online},
    year     = {2014},
    url      = {https://www.idc-online.com/technical_references/pdfs/electronic_engineering/History_Of_Microprocessor_And_8085_Introduction.pdf},
    note     = {[En línea; acceso: 6 septiembre 2025]},
}

@article{Witten1983Introduction,
    author  = {Witten, Ian H.},
    title   = {An Introduction to the Architecture of the Intel iAPX 432},
    journal = {Software \& Microsystems},
    year    = {1983},
    volume  = {2},
    number  = {2},
    pages   = {121--132},
    doi     = {10.1049/sm.1983.0013}
}

@article{Kahn1981IMAX,
    author  = {Kahn, Kenneth C. and Corwin, William M. and Dennis, Jack B. and d'Hooge, Herman and Hubka, David E. and Pollack, Frederic J.},
    title   = {iMAX: A Multiprocessor Operating System for an Object-Based Microcomputer},
    journal = {ACM SIGOPS Operating Systems Review},
    year    = {1981},
    volume  = {15},
    number  = {5},
    pages   = {26--32},
    doi     = {10.1145/1067627.806601}
}

@article{Pollack1981Object,
    author  = {Pollack, Frederic J. and Kahn, Kenneth C. and Corwin, William M. and Dennis, Jack B. and d'Hooge, Herman and Hubka, David E.},
    title   = {The iMAX-432 Object Filing System},
    journal = {ACM SIGOPS Operating Systems Review},
    year    = {1981},
    volume  = {15},
    number  = {5},
    pages   = {137--147},
    doi     = {10.1145/1067627.806602}
}

@article{Bal1982NS16000,
    author  = {Bal, Subhash and Kaminker, Asher and Lavi, Yoav and Menachem, Aaron and Soha, Zvi},
    title   = {The NS16000 Family—Advances in Architecture and Hardware},
    journal = {Computer},
    year    = {1982},
    volume  = {15},
    number  = {6},
    pages   = {58--67},
    doi     = {10.1109/MC.1982.1654051}
}

@article{Cooper1986Benchmark,
    author  = {Cooper, Thayne C. and Bell, Wayne D. and Lin, Frank C. and Rasmussen, Norm J.},
    title   = {A Benchmark Comparison of 32-bit Microprocessors},
    journal = {IEEE Micro},
    year    = {1986},
    volume  = {6},
    number  = {4},
    pages   = {53--58},
    doi     = {10.1109/MM.1986.304780}
}

@inproceedings{Bell1970Architecture,
    author    = {Bell, C. Gordon and Cady, Roger and McFarland, Harold and Delagi, Bernard and O'Loughlin, John and Noonan, Robert and Wulf, William},
    title     = {A New Architecture for Mini-Computers: The DEC PDP-11},
    booktitle = {Proceedings of the Spring Joint Computer Conference (AFIPS SJCC)},
    year      = {1970},
    pages     = {657--675},
    isbn 	  = {9781450379038},
    publisher = {Association for Computing Machinery},
    address   = {New York, NY, USA},
    doi       = {10.1145/1476936.1477037}
}

@journal{Bell1975Learned,
    author     = {Bell, C. Gordon and Strecker, William D.},
    title      = {What Have We Learned from the {PDP}-11?},
    journal	   = {{ACM SIGARCH} Computer Architecture News},
    publisher  = {ACM},
    volume	   = {4},
    number	   = {4},
    year       = {1976},
    issue_date = {January 1976},
    pages      = {1--14},
    doi        = {10.1145/633617.803541},
    note       = {Reimpresión del trabajo original de 1975}
}

@article{Rhines2017TI99,
    author  = {Rhines, Walden C.},
    title   = {The Texas Instruments 99/4: World's First 16-Bit Home Computer},
    journal = {IEEE Spectrum},
    year    = {2017},
    month   = {6},
    url     = {https://spectrum.ieee.org/the-texas-instruments-994-worlds-first-16bit-computer},
    note    = {Artículo histórico; revista técnica}
}

@article{Spectrum2017TMS9900,
    author  = {{IEEE Spectrum}},
    title   = {Chip Hall of Fame: Texas Instruments TMS9900},
    journal = {IEEE Spectrum},
    year    = {2017},
    month	= {6},
    day		= {22},
    url     = {https://spectrum.ieee.org/chip-hall-of-fame-texas-instruments-tms9900},
    note    = {Artículo histórico; revista técnica}
}

@manual{Texas1977Family,
    author		 = {{Texas Instruments Incorporate}},
    title        = {TMS 9900 Family System Development Manual},
    organization = {Texas Instruments},
    year         = {1977},
    url          = {https://bitsavers.computerhistory.org/components/ti/TMS9900/MP702_TMS9900_Family_System_Development_Manual_1977.pdf},
    note         = {Manual técnico del fabricante}
}

@article{Patterson1991RISC,
    author  = {Patterson, David A.},
    title   = {Reduced Instruction Set Computers},
    journal = {Communications of the ACM},
    year    = {1985},
    volume  = {28},
    number  = {1},
    pages   = {8--21},
    doi     = {10.1145/2465.214917}
}

@book{Kane1987SPARC,
    author    = {Richard P. Paul},
    title     = {SPARC Architecture, Assembly Language Programming, and C},
    publisher = {Prentice Hall PTR},
    address	  ={United States},
    isbn	  = {0130255963},
    year      = {1999},
    pages	  = {528}
}

@inproceedings{Agarwal1995UltraSPARC,
    author    = {Agarwal, Anant and Lim, B. and Kranz, D. and Kubiatowicz, John},
    title     = {Performance Evaluation of the UltraSPARC-I Microprocessor},
    booktitle = {Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA)},
    year      = {1995},
    pages     = {162--171},
    doi       = {10.1145/223982.224005}
}

@article{Stokes1993SPARC,
    author  = {Stokes, Jon},
    title   = {Licensing Models in SPARC Architecture},
    journal = {IEEE Micro},
    year    = {1993},
    volume  = {13},
    number  = {5},
    pages   = {30--41},
    doi     = {10.1109/40.238013}
}

@article{Sweet1992MIPS,
    author  = {Sweet, R.},
    title   = {The MIPS-X Microprocessor},
    journal = {IEEE Micro},
    year    = {1992},
    volume  = {12},
    number  = {2},
    pages   = {36--45},
    doi     = {10.1109/40.126690}
}

@article{Furber1994MIPSARM,
    author  = {Furber, Stephen},
    title   = {MIPS, ARM, and the Evolution of RISC},
    journal = {IEEE Micro},
    year    = {1994},
    volume  = {14},
    number  = {6},
    pages   = {7--14},
    doi     = {10.1109/40.338550}
}

@article{May1994PowerPC,
    author  = {May, C. and Silha, E. and Simpson, R. and Sweet, H.},
    title   = {The PowerPC Architecture: A Specification for a New Family of RISC Processors},
    journal = {IEEE Micro},
    year    = {1994},
    volume  = {14},
    number  = {5},
    pages   = {8--24},
    doi     = {10.1109/40.310570}
}

@article{Kahle1997PowerPC,
    author  = {Kahle, J. A. and Day, R. and Hofstee, H. and Johns, C. and Maeurer, T. and Shippy, D.},
    title   = {Introduction to the PowerPC 620 Microprocessor},
    journal = {IBM Journal of Research and Development},
    year    = {1997},
    volume  = {41},
    number  = {4-5},
    pages   = {495--506},
    doi     = {10.1147/rd.414.0495}
}

@inproceedings{Shirazi1995PowerPC,
    author    = {Shirazi, B. and Hurson, A. R. and Kavi, K. M.},
    title     = {Programming Models for the PowerPC Architecture in Parallel Systems},
    booktitle = {Proceedings of the International Conference on Parallel Processing},
    year      = {1995},
    pages     = {221--228},
    doi       = {10.1109/ICPP.1995.524142}
}

@article{Wilson1988ARM,
    author  = {Wilson, Steve},
    title   = {The Acorn RISC Machine: Architecture and Early Applications},
    journal = {Computer Journal},
    year    = {1988},
    volume  = {31},
    number  = {2},
    pages   = {185--192},
    doi     = {10.1093/comjnl/31.2.185}
}

@article{Halfhill2013ARM,
    author  = {Halfhill, Tom R.},
    title   = {ARM’s Growing Empire},
    journal = {Microprocessor Report},
    year    = {2013},
    volume  = {27},
    number  = {9},
    pages   = {1--14}
}
