$date
	Mon Oct 27 10:34:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module even_parity_tb $end
$var wire 1 ! parity $end
$var wire 4 " out [3:0] $end
$var reg 3 # data_in [2:0] $end
$scope module dut $end
$var wire 3 $ data_in [2:0] $end
$var wire 1 ! parity $end
$var wire 4 % out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
bx $
bx #
bx "
x!
$end
#5000
b0x "
b0x %
b0 #
b0 $
#10000
b1x "
b1x %
b1 #
b1 $
#15000
b10x "
b10x %
b10 #
b10 $
#20000
b11x "
b11x %
b11 #
b11 $
#25000
b100x "
b100x %
b100 #
b100 $
#30000
b101x "
b101x %
b101 #
b101 $
#35000
b110x "
b110x %
b110 #
b110 $
#40000
b111x "
b111x %
b111 #
b111 $
#45000
