    .file    "./functional2025/h_functional/25_scope3.s"
    .option nopic
    .attribute arch,     "rv64i2p1_m2p0_a2p1_f2p2_d2p2_c2p0_zicsr2p0_zifencei2p0"
    .attribute unaligned_access, 0
    .attribute stack_align, 16
    .text
    .align 1
    .globl main
    .type  main, @function
main: 
    addi  sp,sp,-48
    sd  ra,40(sp)
    sd  s0,32(sp)
    addi  s0,sp,48
.0: 
    li  a0,97
    call  putch
    mv  t6,a0
    li  a0,10
    call  putch
    mv  t6,a0
    li  t6,1
    sw  t6,-72(s0)
    li  t6,0
    sw  t6,-64(s0)
    lw  t6,-72(s0)
    li  t5,2
    addw  t4,t6,t5
    sw  t4,-72(s0)
    lw  t4,-72(s0)
    li  t5,3
    addw  t6,t4,t5
    sw  t6,-56(s0)
    lw  t6,-56(s0)
    li  t5,4
    addw  t4,t6,t5
    sw  t4,-56(s0)
    lw  t4,-64(s0)
    lw  t5,-72(s0)
    addw  t6,t4,t5
    lw  t5,-56(s0)
    addw  t4,t6,t5
    sw  t4,-64(s0)
    lw  t4,-56(s0)
    li  t5,5
    addw  t6,t4,t5
    sw  t6,-56(s0)
    lw  t6,-56(s0)
    li  t5,6
    addw  t4,t6,t5
    sw  t4,-48(s0)
    lw  t4,-72(s0)
    lw  t5,-48(s0)
    addw  t6,t4,t5
    sw  t6,-72(s0)
    lw  t6,-64(s0)
    lw  t5,-72(s0)
    addw  t4,t6,t5
    lw  t5,-56(s0)
    addw  t6,t4,t5
    lw  t5,-48(s0)
    addw  t4,t6,t5
    sw  t4,-64(s0)
    lw  t4,-56(s0)
    lw  t5,-72(s0)
    addw  t6,t4,t5
    sw  t6,-56(s0)
    lw  t6,-48(s0)
    li  t5,7
    addw  t4,t6,t5
    sw  t4,-40(s0)
    lw  t4,-40(s0)
    li  t5,8
    addw  t6,t4,t5
    sw  t6,-40(s0)
    lw  t6,-64(s0)
    lw  t5,-40(s0)
    addw  t4,t6,t5
    lw  t5,-56(s0)
    addw  t6,t4,t5
    lw  t5,-48(s0)
    addw  t4,t6,t5
    sw  t4,-64(s0)
    lw  t4,-56(s0)
    lw  t5,-40(s0)
    addw  t6,t4,t5
    sw  t6,-56(s0)
    lw  t6,-48(s0)
    li  t5,9
    addw  t4,t6,t5
    sw  t4,-32(s0)
    lw  t4,-40(s0)
    li  t5,10
    addw  t6,t4,t5
    sw  t6,-40(s0)
    lw  t6,-32(s0)
    li  t5,12
    addw  t4,t6,t5
    sw  t4,-32(s0)
    lw  t4,-64(s0)
    li  t5,11
    addw  t6,t4,t5
    lw  t5,-32(s0)
    addw  t4,t6,t5
    lw  t5,-48(s0)
    addw  t6,t4,t5
    sw  t6,-64(s0)
    lw  t6,-48(s0)
    lw  t5,-32(s0)
    addw  t4,t6,t5
    sw  t4,-48(s0)
    lw  t4,-32(s0)
    li  t5,13
    addw  t6,t4,t5
    sw  t6,-24(s0)
    lw  t6,-24(s0)
    li  t5,11
    addw  t4,t6,t5
    sw  t4,-24(s0)
    lw  t4,-64(s0)
    li  t5,11
    addw  t6,t4,t5
    lw  t5,-32(s0)
    addw  t4,t6,t5
    lw  t5,-24(s0)
    addw  t6,t4,t5
    sw  t6,-64(s0)
    lw  t6,-64(s0)
    lw  t5,-48(s0)
    subw  t4,t6,t5
    sw  t4,-64(s0)
    lw  t4,-64(s0)
    lw  t5,-56(s0)
    subw  t6,t4,t5
    sw  t6,-64(s0)
    lw  t6,-64(s0)
    lw  t5,-72(s0)
    subw  t4,t6,t5
    sw  t4,-64(s0)
    lw  t4,-64(s0)
    li  t5,77
    remw  t6,t4,t5
    mv  a0,t6
    ld  ra,40(sp)
    ld  s0,32(sp)
    addi  sp,sp,48
    ret  
    .size	main, .-main
