// Seed: 163589267
module module_0 (
    input wor id_0,
    output supply0 id_1,
    input wire id_2,
    output tri0 id_3,
    input tri1 id_4,
    output tri0 id_5,
    output wire id_6,
    input supply0 id_7
);
  assign module_1.id_9 = 0;
  wire id_9;
endmodule
module module_1 #(
    parameter id_8 = 32'd88
) (
    output logic id_0,
    input tri0 id_1[1 : id_8],
    input wire id_2,
    output wor id_3,
    input wire id_4,
    input tri0 id_5,
    input tri1 id_6,
    output logic id_7,
    output wor _id_8
    , id_13,
    input tri0 id_9,
    input uwire id_10,
    output supply1 id_11
);
  logic [7:0][-1 'h0] id_14 = 1;
  wire id_15;
  ;
  wire id_16;
  final id_7 = 1'b0 & id_4;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_9,
      id_3,
      id_9,
      id_3,
      id_3,
      id_4
  );
  assign id_14 = id_1 < id_6;
  assign id_7  = 1;
  initial id_0 <= id_15;
endmodule
