#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov  3 15:23:51 2021
# Process ID: 15956
# Current directory: C:/Users/Karloz/Desktop/RAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21076 C:\Users\Karloz\Desktop\RAM\RAM.xpr
# Log file: C:/Users/Karloz/Desktop/RAM/vivado.log
# Journal file: C:/Users/Karloz/Desktop/RAM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Karloz/Desktop/RAM/RAM.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_RAM.tcl
close_sim
launch_simulation
source tb_RAM.tcl
close_sim
launch_simulation
source tb_RAM.tcl
close_sim
launch_simulation
source tb_RAM.tcl
close_sim
launch_simulation
source tb_RAM.tcl
close_sim
launch_simulation
source tb_RAM.tcl
close_sim
launch_simulation
source tb_RAM.tcl
close_sim
launch_simulation
source tb_RAM.tcl
close_sim
launch_simulation
source tb_RAM.tcl
close_sim
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_simulation
source tb_RAM.tcl
close_sim
launch_simulation
source tb_RAM.tcl
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source tb_RAM.tcl
close_sim
launch_simulation
source tb_RAM.tcl
close_sim
launch_simulation
source tb_RAM.tcl
close_sim
launch_simulation
source tb_RAM.tcl
close_sim
launch_simulation
source tb_RAM.tcl
close_sim
launch_simulation
source tb_RAM.tcl
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source tb_RAM.tcl
close_sim
launch_simulation
source tb_RAM.tcl
close_sim
launch_simulation
source tb_RAM.tcl
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
launch_simulation
source tb_RAM.tcl
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source tb_RAM.tcl
close_sim
