
bin/slipt.axf:     file format elf32-littlearm


Disassembly of section .text:

0000c000 <g_am_pfnVectors>:
    c000:	00 10 01 10 e1 da 00 00 69 db 00 00 4d c6 00 00     ........i...M...
    c010:	6d db 00 00 6d db 00 00 6d db 00 00 00 00 00 00     m...m...m.......
	...
    c02c:	01 ed 00 00 71 db 00 00 00 00 00 00 e1 ee 00 00     ....q...........
    c03c:	49 ef 00 00 71 db 00 00 71 db 00 00 71 db 00 00     I...q...q...q...
    c04c:	71 db 00 00 71 db 00 00 71 db 00 00 71 db 00 00     q...q...q...q...
    c05c:	71 db 00 00 71 db 00 00 71 db 00 00 71 db 00 00     q...q...q...q...
    c06c:	71 db 00 00 71 db 00 00 71 db 00 00 71 db 00 00     q...q...q...q...
    c07c:	11 d6 00 00 71 db 00 00 71 db 00 00 71 db 00 00     ....q...q...q...
    c08c:	71 db 00 00 71 db 00 00 71 db 00 00 71 db 00 00     q...q...q...q...
    c09c:	79 f1 00 00 a5 f1 00 00 71 db 00 00 71 db 00 00     y.......q...q...
    c0ac:	71 db 00 00 71 db 00 00 71 db 00 00 71 db 00 00     q...q...q...q...
    c0bc:	71 db 00 00 71 db 00 00 71 db 00 00                 q...q...q...

0000c0c8 <__Patchable>:
	...

0000c100 <memcpy>:
    c100:	4684      	mov	ip, r0
    c102:	ea41 0300 	orr.w	r3, r1, r0
    c106:	f013 0303 	ands.w	r3, r3, #3
    c10a:	d16d      	bne.n	c1e8 <memcpy+0xe8>
    c10c:	3a40      	subs	r2, #64	@ 0x40
    c10e:	d341      	bcc.n	c194 <memcpy+0x94>
    c110:	f851 3b04 	ldr.w	r3, [r1], #4
    c114:	f840 3b04 	str.w	r3, [r0], #4
    c118:	f851 3b04 	ldr.w	r3, [r1], #4
    c11c:	f840 3b04 	str.w	r3, [r0], #4
    c120:	f851 3b04 	ldr.w	r3, [r1], #4
    c124:	f840 3b04 	str.w	r3, [r0], #4
    c128:	f851 3b04 	ldr.w	r3, [r1], #4
    c12c:	f840 3b04 	str.w	r3, [r0], #4
    c130:	f851 3b04 	ldr.w	r3, [r1], #4
    c134:	f840 3b04 	str.w	r3, [r0], #4
    c138:	f851 3b04 	ldr.w	r3, [r1], #4
    c13c:	f840 3b04 	str.w	r3, [r0], #4
    c140:	f851 3b04 	ldr.w	r3, [r1], #4
    c144:	f840 3b04 	str.w	r3, [r0], #4
    c148:	f851 3b04 	ldr.w	r3, [r1], #4
    c14c:	f840 3b04 	str.w	r3, [r0], #4
    c150:	f851 3b04 	ldr.w	r3, [r1], #4
    c154:	f840 3b04 	str.w	r3, [r0], #4
    c158:	f851 3b04 	ldr.w	r3, [r1], #4
    c15c:	f840 3b04 	str.w	r3, [r0], #4
    c160:	f851 3b04 	ldr.w	r3, [r1], #4
    c164:	f840 3b04 	str.w	r3, [r0], #4
    c168:	f851 3b04 	ldr.w	r3, [r1], #4
    c16c:	f840 3b04 	str.w	r3, [r0], #4
    c170:	f851 3b04 	ldr.w	r3, [r1], #4
    c174:	f840 3b04 	str.w	r3, [r0], #4
    c178:	f851 3b04 	ldr.w	r3, [r1], #4
    c17c:	f840 3b04 	str.w	r3, [r0], #4
    c180:	f851 3b04 	ldr.w	r3, [r1], #4
    c184:	f840 3b04 	str.w	r3, [r0], #4
    c188:	f851 3b04 	ldr.w	r3, [r1], #4
    c18c:	f840 3b04 	str.w	r3, [r0], #4
    c190:	3a40      	subs	r2, #64	@ 0x40
    c192:	d2bd      	bcs.n	c110 <memcpy+0x10>
    c194:	3230      	adds	r2, #48	@ 0x30
    c196:	d311      	bcc.n	c1bc <memcpy+0xbc>
    c198:	f851 3b04 	ldr.w	r3, [r1], #4
    c19c:	f840 3b04 	str.w	r3, [r0], #4
    c1a0:	f851 3b04 	ldr.w	r3, [r1], #4
    c1a4:	f840 3b04 	str.w	r3, [r0], #4
    c1a8:	f851 3b04 	ldr.w	r3, [r1], #4
    c1ac:	f840 3b04 	str.w	r3, [r0], #4
    c1b0:	f851 3b04 	ldr.w	r3, [r1], #4
    c1b4:	f840 3b04 	str.w	r3, [r0], #4
    c1b8:	3a10      	subs	r2, #16
    c1ba:	d2ed      	bcs.n	c198 <memcpy+0x98>
    c1bc:	320c      	adds	r2, #12
    c1be:	d305      	bcc.n	c1cc <memcpy+0xcc>
    c1c0:	f851 3b04 	ldr.w	r3, [r1], #4
    c1c4:	f840 3b04 	str.w	r3, [r0], #4
    c1c8:	3a04      	subs	r2, #4
    c1ca:	d2f9      	bcs.n	c1c0 <memcpy+0xc0>
    c1cc:	3204      	adds	r2, #4
    c1ce:	d008      	beq.n	c1e2 <memcpy+0xe2>
    c1d0:	07d2      	lsls	r2, r2, #31
    c1d2:	bf1c      	itt	ne
    c1d4:	f811 3b01 	ldrbne.w	r3, [r1], #1
    c1d8:	f800 3b01 	strbne.w	r3, [r0], #1
    c1dc:	d301      	bcc.n	c1e2 <memcpy+0xe2>
    c1de:	880b      	ldrh	r3, [r1, #0]
    c1e0:	8003      	strh	r3, [r0, #0]
    c1e2:	4660      	mov	r0, ip
    c1e4:	4770      	bx	lr
    c1e6:	bf00      	nop
    c1e8:	2a08      	cmp	r2, #8
    c1ea:	d313      	bcc.n	c214 <memcpy+0x114>
    c1ec:	078b      	lsls	r3, r1, #30
    c1ee:	d08d      	beq.n	c10c <memcpy+0xc>
    c1f0:	f010 0303 	ands.w	r3, r0, #3
    c1f4:	d08a      	beq.n	c10c <memcpy+0xc>
    c1f6:	f1c3 0304 	rsb	r3, r3, #4
    c1fa:	1ad2      	subs	r2, r2, r3
    c1fc:	07db      	lsls	r3, r3, #31
    c1fe:	bf1c      	itt	ne
    c200:	f811 3b01 	ldrbne.w	r3, [r1], #1
    c204:	f800 3b01 	strbne.w	r3, [r0], #1
    c208:	d380      	bcc.n	c10c <memcpy+0xc>
    c20a:	f831 3b02 	ldrh.w	r3, [r1], #2
    c20e:	f820 3b02 	strh.w	r3, [r0], #2
    c212:	e77b      	b.n	c10c <memcpy+0xc>
    c214:	3a04      	subs	r2, #4
    c216:	d3d9      	bcc.n	c1cc <memcpy+0xcc>
    c218:	3a01      	subs	r2, #1
    c21a:	f811 3b01 	ldrb.w	r3, [r1], #1
    c21e:	f800 3b01 	strb.w	r3, [r0], #1
    c222:	d2f9      	bcs.n	c218 <memcpy+0x118>
    c224:	780b      	ldrb	r3, [r1, #0]
    c226:	7003      	strb	r3, [r0, #0]
    c228:	784b      	ldrb	r3, [r1, #1]
    c22a:	7043      	strb	r3, [r0, #1]
    c22c:	788b      	ldrb	r3, [r1, #2]
    c22e:	7083      	strb	r3, [r0, #2]
    c230:	4660      	mov	r0, ip
    c232:	4770      	bx	lr

0000c234 <__aeabi_drsub>:
    c234:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
    c238:	e002      	b.n	c240 <__adddf3>
    c23a:	bf00      	nop

0000c23c <__aeabi_dsub>:
    c23c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0000c240 <__adddf3>:
    c240:	b530      	push	{r4, r5, lr}
    c242:	ea4f 0441 	mov.w	r4, r1, lsl #1
    c246:	ea4f 0543 	mov.w	r5, r3, lsl #1
    c24a:	ea94 0f05 	teq	r4, r5
    c24e:	bf08      	it	eq
    c250:	ea90 0f02 	teqeq	r0, r2
    c254:	bf1f      	itttt	ne
    c256:	ea54 0c00 	orrsne.w	ip, r4, r0
    c25a:	ea55 0c02 	orrsne.w	ip, r5, r2
    c25e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    c262:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    c266:	f000 80e2 	beq.w	c42e <__adddf3+0x1ee>
    c26a:	ea4f 5454 	mov.w	r4, r4, lsr #21
    c26e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    c272:	bfb8      	it	lt
    c274:	426d      	neglt	r5, r5
    c276:	dd0c      	ble.n	c292 <__adddf3+0x52>
    c278:	442c      	add	r4, r5
    c27a:	ea80 0202 	eor.w	r2, r0, r2
    c27e:	ea81 0303 	eor.w	r3, r1, r3
    c282:	ea82 0000 	eor.w	r0, r2, r0
    c286:	ea83 0101 	eor.w	r1, r3, r1
    c28a:	ea80 0202 	eor.w	r2, r0, r2
    c28e:	ea81 0303 	eor.w	r3, r1, r3
    c292:	2d36      	cmp	r5, #54	@ 0x36
    c294:	bf88      	it	hi
    c296:	bd30      	pophi	{r4, r5, pc}
    c298:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
    c29c:	ea4f 3101 	mov.w	r1, r1, lsl #12
    c2a0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
    c2a4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    c2a8:	d002      	beq.n	c2b0 <__adddf3+0x70>
    c2aa:	4240      	negs	r0, r0
    c2ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    c2b0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
    c2b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
    c2b8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    c2bc:	d002      	beq.n	c2c4 <__adddf3+0x84>
    c2be:	4252      	negs	r2, r2
    c2c0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    c2c4:	ea94 0f05 	teq	r4, r5
    c2c8:	f000 80a7 	beq.w	c41a <__adddf3+0x1da>
    c2cc:	f1a4 0401 	sub.w	r4, r4, #1
    c2d0:	f1d5 0e20 	rsbs	lr, r5, #32
    c2d4:	db0d      	blt.n	c2f2 <__adddf3+0xb2>
    c2d6:	fa02 fc0e 	lsl.w	ip, r2, lr
    c2da:	fa22 f205 	lsr.w	r2, r2, r5
    c2de:	1880      	adds	r0, r0, r2
    c2e0:	f141 0100 	adc.w	r1, r1, #0
    c2e4:	fa03 f20e 	lsl.w	r2, r3, lr
    c2e8:	1880      	adds	r0, r0, r2
    c2ea:	fa43 f305 	asr.w	r3, r3, r5
    c2ee:	4159      	adcs	r1, r3
    c2f0:	e00e      	b.n	c310 <__adddf3+0xd0>
    c2f2:	f1a5 0520 	sub.w	r5, r5, #32
    c2f6:	f10e 0e20 	add.w	lr, lr, #32
    c2fa:	2a01      	cmp	r2, #1
    c2fc:	fa03 fc0e 	lsl.w	ip, r3, lr
    c300:	bf28      	it	cs
    c302:	f04c 0c02 	orrcs.w	ip, ip, #2
    c306:	fa43 f305 	asr.w	r3, r3, r5
    c30a:	18c0      	adds	r0, r0, r3
    c30c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    c310:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
    c314:	d507      	bpl.n	c326 <__adddf3+0xe6>
    c316:	f04f 0e00 	mov.w	lr, #0
    c31a:	f1dc 0c00 	rsbs	ip, ip, #0
    c31e:	eb7e 0000 	sbcs.w	r0, lr, r0
    c322:	eb6e 0101 	sbc.w	r1, lr, r1
    c326:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
    c32a:	d31b      	bcc.n	c364 <__adddf3+0x124>
    c32c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
    c330:	d30c      	bcc.n	c34c <__adddf3+0x10c>
    c332:	0849      	lsrs	r1, r1, #1
    c334:	ea5f 0030 	movs.w	r0, r0, rrx
    c338:	ea4f 0c3c 	mov.w	ip, ip, rrx
    c33c:	f104 0401 	add.w	r4, r4, #1
    c340:	ea4f 5244 	mov.w	r2, r4, lsl #21
    c344:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
    c348:	f080 809a 	bcs.w	c480 <__adddf3+0x240>
    c34c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
    c350:	bf08      	it	eq
    c352:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    c356:	f150 0000 	adcs.w	r0, r0, #0
    c35a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    c35e:	ea41 0105 	orr.w	r1, r1, r5
    c362:	bd30      	pop	{r4, r5, pc}
    c364:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    c368:	4140      	adcs	r0, r0
    c36a:	eb41 0101 	adc.w	r1, r1, r1
    c36e:	3c01      	subs	r4, #1
    c370:	bf28      	it	cs
    c372:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
    c376:	d2e9      	bcs.n	c34c <__adddf3+0x10c>
    c378:	f091 0f00 	teq	r1, #0
    c37c:	bf04      	itt	eq
    c37e:	4601      	moveq	r1, r0
    c380:	2000      	moveq	r0, #0
    c382:	fab1 f381 	clz	r3, r1
    c386:	bf08      	it	eq
    c388:	3320      	addeq	r3, #32
    c38a:	f1a3 030b 	sub.w	r3, r3, #11
    c38e:	f1b3 0220 	subs.w	r2, r3, #32
    c392:	da0c      	bge.n	c3ae <__adddf3+0x16e>
    c394:	320c      	adds	r2, #12
    c396:	dd08      	ble.n	c3aa <__adddf3+0x16a>
    c398:	f102 0c14 	add.w	ip, r2, #20
    c39c:	f1c2 020c 	rsb	r2, r2, #12
    c3a0:	fa01 f00c 	lsl.w	r0, r1, ip
    c3a4:	fa21 f102 	lsr.w	r1, r1, r2
    c3a8:	e00c      	b.n	c3c4 <__adddf3+0x184>
    c3aa:	f102 0214 	add.w	r2, r2, #20
    c3ae:	bfd8      	it	le
    c3b0:	f1c2 0c20 	rsble	ip, r2, #32
    c3b4:	fa01 f102 	lsl.w	r1, r1, r2
    c3b8:	fa20 fc0c 	lsr.w	ip, r0, ip
    c3bc:	bfdc      	itt	le
    c3be:	ea41 010c 	orrle.w	r1, r1, ip
    c3c2:	4090      	lslle	r0, r2
    c3c4:	1ae4      	subs	r4, r4, r3
    c3c6:	bfa2      	ittt	ge
    c3c8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    c3cc:	4329      	orrge	r1, r5
    c3ce:	bd30      	popge	{r4, r5, pc}
    c3d0:	ea6f 0404 	mvn.w	r4, r4
    c3d4:	3c1f      	subs	r4, #31
    c3d6:	da1c      	bge.n	c412 <__adddf3+0x1d2>
    c3d8:	340c      	adds	r4, #12
    c3da:	dc0e      	bgt.n	c3fa <__adddf3+0x1ba>
    c3dc:	f104 0414 	add.w	r4, r4, #20
    c3e0:	f1c4 0220 	rsb	r2, r4, #32
    c3e4:	fa20 f004 	lsr.w	r0, r0, r4
    c3e8:	fa01 f302 	lsl.w	r3, r1, r2
    c3ec:	ea40 0003 	orr.w	r0, r0, r3
    c3f0:	fa21 f304 	lsr.w	r3, r1, r4
    c3f4:	ea45 0103 	orr.w	r1, r5, r3
    c3f8:	bd30      	pop	{r4, r5, pc}
    c3fa:	f1c4 040c 	rsb	r4, r4, #12
    c3fe:	f1c4 0220 	rsb	r2, r4, #32
    c402:	fa20 f002 	lsr.w	r0, r0, r2
    c406:	fa01 f304 	lsl.w	r3, r1, r4
    c40a:	ea40 0003 	orr.w	r0, r0, r3
    c40e:	4629      	mov	r1, r5
    c410:	bd30      	pop	{r4, r5, pc}
    c412:	fa21 f004 	lsr.w	r0, r1, r4
    c416:	4629      	mov	r1, r5
    c418:	bd30      	pop	{r4, r5, pc}
    c41a:	f094 0f00 	teq	r4, #0
    c41e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
    c422:	bf06      	itte	eq
    c424:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
    c428:	3401      	addeq	r4, #1
    c42a:	3d01      	subne	r5, #1
    c42c:	e74e      	b.n	c2cc <__adddf3+0x8c>
    c42e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    c432:	bf18      	it	ne
    c434:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    c438:	d029      	beq.n	c48e <__adddf3+0x24e>
    c43a:	ea94 0f05 	teq	r4, r5
    c43e:	bf08      	it	eq
    c440:	ea90 0f02 	teqeq	r0, r2
    c444:	d005      	beq.n	c452 <__adddf3+0x212>
    c446:	ea54 0c00 	orrs.w	ip, r4, r0
    c44a:	bf04      	itt	eq
    c44c:	4619      	moveq	r1, r3
    c44e:	4610      	moveq	r0, r2
    c450:	bd30      	pop	{r4, r5, pc}
    c452:	ea91 0f03 	teq	r1, r3
    c456:	bf1e      	ittt	ne
    c458:	2100      	movne	r1, #0
    c45a:	2000      	movne	r0, #0
    c45c:	bd30      	popne	{r4, r5, pc}
    c45e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    c462:	d105      	bne.n	c470 <__adddf3+0x230>
    c464:	0040      	lsls	r0, r0, #1
    c466:	4149      	adcs	r1, r1
    c468:	bf28      	it	cs
    c46a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
    c46e:	bd30      	pop	{r4, r5, pc}
    c470:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
    c474:	bf3c      	itt	cc
    c476:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
    c47a:	bd30      	popcc	{r4, r5, pc}
    c47c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
    c480:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
    c484:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
    c488:	f04f 0000 	mov.w	r0, #0
    c48c:	bd30      	pop	{r4, r5, pc}
    c48e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    c492:	bf1a      	itte	ne
    c494:	4619      	movne	r1, r3
    c496:	4610      	movne	r0, r2
    c498:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    c49c:	bf1c      	itt	ne
    c49e:	460b      	movne	r3, r1
    c4a0:	4602      	movne	r2, r0
    c4a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    c4a6:	bf06      	itte	eq
    c4a8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    c4ac:	ea91 0f03 	teqeq	r1, r3
    c4b0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
    c4b4:	bd30      	pop	{r4, r5, pc}
    c4b6:	bf00      	nop

0000c4b8 <__aeabi_ui2d>:
    c4b8:	f090 0f00 	teq	r0, #0
    c4bc:	bf04      	itt	eq
    c4be:	2100      	moveq	r1, #0
    c4c0:	4770      	bxeq	lr
    c4c2:	b530      	push	{r4, r5, lr}
    c4c4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
    c4c8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
    c4cc:	f04f 0500 	mov.w	r5, #0
    c4d0:	f04f 0100 	mov.w	r1, #0
    c4d4:	e750      	b.n	c378 <__adddf3+0x138>
    c4d6:	bf00      	nop

0000c4d8 <__aeabi_i2d>:
    c4d8:	f090 0f00 	teq	r0, #0
    c4dc:	bf04      	itt	eq
    c4de:	2100      	moveq	r1, #0
    c4e0:	4770      	bxeq	lr
    c4e2:	b530      	push	{r4, r5, lr}
    c4e4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
    c4e8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
    c4ec:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
    c4f0:	bf48      	it	mi
    c4f2:	4240      	negmi	r0, r0
    c4f4:	f04f 0100 	mov.w	r1, #0
    c4f8:	e73e      	b.n	c378 <__adddf3+0x138>
    c4fa:	bf00      	nop

0000c4fc <__aeabi_f2d>:
    c4fc:	0042      	lsls	r2, r0, #1
    c4fe:	ea4f 01e2 	mov.w	r1, r2, asr #3
    c502:	ea4f 0131 	mov.w	r1, r1, rrx
    c506:	ea4f 7002 	mov.w	r0, r2, lsl #28
    c50a:	bf1f      	itttt	ne
    c50c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
    c510:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
    c514:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
    c518:	4770      	bxne	lr
    c51a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
    c51e:	bf08      	it	eq
    c520:	4770      	bxeq	lr
    c522:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
    c526:	bf04      	itt	eq
    c528:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
    c52c:	4770      	bxeq	lr
    c52e:	b530      	push	{r4, r5, lr}
    c530:	f44f 7460 	mov.w	r4, #896	@ 0x380
    c534:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
    c538:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
    c53c:	e71c      	b.n	c378 <__adddf3+0x138>
    c53e:	bf00      	nop

0000c540 <__aeabi_ul2d>:
    c540:	ea50 0201 	orrs.w	r2, r0, r1
    c544:	bf08      	it	eq
    c546:	4770      	bxeq	lr
    c548:	b530      	push	{r4, r5, lr}
    c54a:	f04f 0500 	mov.w	r5, #0
    c54e:	e00a      	b.n	c566 <__aeabi_l2d+0x16>

0000c550 <__aeabi_l2d>:
    c550:	ea50 0201 	orrs.w	r2, r0, r1
    c554:	bf08      	it	eq
    c556:	4770      	bxeq	lr
    c558:	b530      	push	{r4, r5, lr}
    c55a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
    c55e:	d502      	bpl.n	c566 <__aeabi_l2d+0x16>
    c560:	4240      	negs	r0, r0
    c562:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    c566:	f44f 6480 	mov.w	r4, #1024	@ 0x400
    c56a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
    c56e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    c572:	f43f aed8 	beq.w	c326 <__adddf3+0xe6>
    c576:	f04f 0203 	mov.w	r2, #3
    c57a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    c57e:	bf18      	it	ne
    c580:	3203      	addne	r2, #3
    c582:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    c586:	bf18      	it	ne
    c588:	3203      	addne	r2, #3
    c58a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    c58e:	f1c2 0320 	rsb	r3, r2, #32
    c592:	fa00 fc03 	lsl.w	ip, r0, r3
    c596:	fa20 f002 	lsr.w	r0, r0, r2
    c59a:	fa01 fe03 	lsl.w	lr, r1, r3
    c59e:	ea40 000e 	orr.w	r0, r0, lr
    c5a2:	fa21 f102 	lsr.w	r1, r1, r2
    c5a6:	4414      	add	r4, r2
    c5a8:	e6bd      	b.n	c326 <__adddf3+0xe6>
    c5aa:	bf00      	nop

0000c5ac <__aeabi_d2f>:
    c5ac:	ea4f 0241 	mov.w	r2, r1, lsl #1
    c5b0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
    c5b4:	bf24      	itt	cs
    c5b6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
    c5ba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
    c5be:	d90d      	bls.n	c5dc <__aeabi_d2f+0x30>
    c5c0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
    c5c4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    c5c8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    c5cc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
    c5d0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    c5d4:	bf08      	it	eq
    c5d6:	f020 0001 	biceq.w	r0, r0, #1
    c5da:	4770      	bx	lr
    c5dc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
    c5e0:	d121      	bne.n	c626 <__aeabi_d2f+0x7a>
    c5e2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
    c5e6:	bfbc      	itt	lt
    c5e8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
    c5ec:	4770      	bxlt	lr
    c5ee:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
    c5f2:	ea4f 5252 	mov.w	r2, r2, lsr #21
    c5f6:	f1c2 0218 	rsb	r2, r2, #24
    c5fa:	f1c2 0c20 	rsb	ip, r2, #32
    c5fe:	fa10 f30c 	lsls.w	r3, r0, ip
    c602:	fa20 f002 	lsr.w	r0, r0, r2
    c606:	bf18      	it	ne
    c608:	f040 0001 	orrne.w	r0, r0, #1
    c60c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    c610:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    c614:	fa03 fc0c 	lsl.w	ip, r3, ip
    c618:	ea40 000c 	orr.w	r0, r0, ip
    c61c:	fa23 f302 	lsr.w	r3, r3, r2
    c620:	ea4f 0343 	mov.w	r3, r3, lsl #1
    c624:	e7cc      	b.n	c5c0 <__aeabi_d2f+0x14>
    c626:	ea7f 5362 	mvns.w	r3, r2, asr #21
    c62a:	d107      	bne.n	c63c <__aeabi_d2f+0x90>
    c62c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    c630:	bf1e      	ittt	ne
    c632:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
    c636:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
    c63a:	4770      	bxne	lr
    c63c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
    c640:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
    c644:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
    c648:	4770      	bx	lr
    c64a:	bf00      	nop

0000c64c <HardFault_Handler>:
#else // GCC or ARM6
uint32_t __attribute__((naked))
#endif
HardFault_Handler(void)
{
    __asm("    tst    lr, #4\n"                          // Check if we should use MSP or PSP
    c64c:	f01e 0f04 	tst.w	lr, #4
    c650:	bf0c      	ite	eq
    c652:	f3ef 8008 	mrseq	r0, MSP
    c656:	f3ef 8009 	mrsne	r0, PSP
          "    ite    eq\n"                              // Instrs executed when: eq,ne
          "    mrseq  r0, msp\n"                         // t: bit2=0 indicating MSP stack
          "    mrsne  r0, psp\n");                       // e: bit2=1 indicating PSP stack
#if !defined(AM_HF_NO_LOCAL_STACK)
    __asm("    ldr    r1, =gFaultStack\n");              // get address of the base of the temp_stack
    c65a:	4905      	ldr	r1, [pc, #20]	@ (c670 <HardFault_Handler+0x24>)
#if defined(AM_PART_APOLLO5A) || defined(AM_PART_APOLLO5B)
    __asm("    MSR msplim, r1\n");                       // for Apollo5 (M55) set MSP stack limit register
#endif
    __asm("    add    r1, r1, #512\n"                    // address of the top of the stack.
    c65c:	f501 7100 	add.w	r1, r1, #512	@ 0x200
    c660:	f021 0103 	bic.w	r1, r1, #3
    c664:	468d      	mov	sp, r1
          "    bic    r1, #3\n"                          // make sure the new stack is 8-byte aligned
          "    mov    sp, r1\n");                        // move the new stack address to the SP
#endif  // !defined(AM_HF_NO_LOCAL_STACK)
    __asm("    b      am_util_faultisr_collect_data\n"); // no return - simple branch to get fault info
    c666:	f000 b811 	b.w	c68c <am_util_faultisr_collect_data>
}
    c66a:	bf00      	nop
    c66c:	4618      	mov	r0, r3
    c66e:	0000      	.short	0x0000
    c670:	10011038 	.word	0x10011038

0000c674 <am_getStackedReg>:
// To get R0 from the stack, call getStackedReg(0), r1 is getStackedReg(1)...
//
//*****************************************************************************
uint32_t
am_getStackedReg(uint32_t regnum, uint32_t *u32SP)
{
    c674:	b082      	sub	sp, #8
    c676:	9001      	str	r0, [sp, #4]
    c678:	9100      	str	r1, [sp, #0]
    return (u32SP[regnum]);
    c67a:	9b01      	ldr	r3, [sp, #4]
    c67c:	009b      	lsls	r3, r3, #2
    c67e:	9a00      	ldr	r2, [sp, #0]
    c680:	4413      	add	r3, r2
    c682:	681b      	ldr	r3, [r3, #0]
}
    c684:	4618      	mov	r0, r3
    c686:	b002      	add	sp, #8
    c688:	4770      	bx	lr
	...

0000c68c <am_util_faultisr_collect_data>:
// HardFault_Handler() was called.
//
//*****************************************************************************
void
am_util_faultisr_collect_data(uint32_t *u32IsrSP)
{
    c68c:	b500      	push	{lr}
    c68e:	b097      	sub	sp, #92	@ 0x5c
    c690:	9001      	str	r0, [sp, #4]
    volatile am_fault_t sFaultData;

#if defined(AM_PART_APOLLO4_API)
    am_hal_fault_status_t  sHalFaultData = {0};
#elif defined(AM_PART_APOLLO3) || defined(AM_PART_APOLLO3P) || defined(AM_PART_APOLLO2) || defined(AM_PART_APOLLO)
    am_hal_mcuctrl_fault_t sHalFaultData = {0};
    c692:	ab03      	add	r3, sp, #12
    c694:	2200      	movs	r2, #0
    c696:	601a      	str	r2, [r3, #0]
    c698:	605a      	str	r2, [r3, #4]
    c69a:	609a      	str	r2, [r3, #8]
    c69c:	60da      	str	r2, [r3, #12]
    c69e:	611a      	str	r2, [r3, #16]
    c6a0:	615a      	str	r2, [r3, #20]
#endif

    uint32_t u32Mask = 0;
    c6a2:	2300      	movs	r3, #0
    c6a4:	9315      	str	r3, [sp, #84]	@ 0x54
    // u32Mask is used for 2 things: 1) in the print loop, 2) as a spot to set
    // a breakpoint at the end of the routine.  If the printing is not used,
    // we'll get a compiler warning; so to avoid that warning, we'll use it
    // in a dummy assignment here.
    //
    sFaultData.u32CFSR = u32Mask;       // Avoid compiler warning
    c6a6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
    c6a8:	9313      	str	r3, [sp, #76]	@ 0x4c
    sFaultData.u32CFSR = AM_REGVAL(AM_REG_SYSCTRL_CFSR_O);
    c6aa:	4b31      	ldr	r3, [pc, #196]	@ (c770 <am_util_faultisr_collect_data+0xe4>)
    c6ac:	681b      	ldr	r3, [r3, #0]
    c6ae:	9313      	str	r3, [sp, #76]	@ 0x4c
    sFaultData.u8MMSR  = (sFaultData.u32CFSR >> 0)  & 0xff;
    c6b0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
    c6b2:	b2db      	uxtb	r3, r3
    c6b4:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
    sFaultData.u8BFSR  = (sFaultData.u32CFSR >> 8)  & 0xff;
    c6b8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
    c6ba:	0a1b      	lsrs	r3, r3, #8
    c6bc:	b2db      	uxtb	r3, r3
    c6be:	f88d 3051 	strb.w	r3, [sp, #81]	@ 0x51
    sFaultData.u16UFSR = (sFaultData.u32CFSR >> 16) & 0xffff;
    c6c2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
    c6c4:	0c1b      	lsrs	r3, r3, #16
    c6c6:	b29b      	uxth	r3, r3
    c6c8:	f8ad 3052 	strh.w	r3, [sp, #82]	@ 0x52

    //
    // The address of the location that caused the fault.  e.g. if accessing an
    // invalid data location caused the fault, that address will appear here.
    //
    sFaultData.u32BFAR = AM_REGVAL(AM_REG_SYSCTRL_BFAR_O);
    c6cc:	4b29      	ldr	r3, [pc, #164]	@ (c774 <am_util_faultisr_collect_data+0xe8>)
    c6ce:	681b      	ldr	r3, [r3, #0]
    c6d0:	9312      	str	r3, [sp, #72]	@ 0x48

    // make sure that the SP points to a valid address (so that accessing the stack frame doesn't cause another fault).
    if (am_valid_sp(u32IsrSP))
    c6d2:	9801      	ldr	r0, [sp, #4]
    c6d4:	f000 f850 	bl	c778 <am_valid_sp>
    c6d8:	4603      	mov	r3, r0
    c6da:	2b00      	cmp	r3, #0
    c6dc:	d03f      	beq.n	c75e <am_util_faultisr_collect_data+0xd2>
    {
        //
        // The address of the instruction that caused the fault is the stacked PC
        // if BFSR bit1 is set.
        //
        sFaultData.u32FaultAddr = (sFaultData.u8BFSR & 0x02) ? am_getStackedReg(6, u32IsrSP) : 0xffffffff;
    c6de:	f89d 3051 	ldrb.w	r3, [sp, #81]	@ 0x51
    c6e2:	b2db      	uxtb	r3, r3
    c6e4:	f003 0302 	and.w	r3, r3, #2
    c6e8:	2b00      	cmp	r3, #0
    c6ea:	d005      	beq.n	c6f8 <am_util_faultisr_collect_data+0x6c>
    c6ec:	9901      	ldr	r1, [sp, #4]
    c6ee:	2006      	movs	r0, #6
    c6f0:	f7ff ffc0 	bl	c674 <am_getStackedReg>
    c6f4:	4603      	mov	r3, r0
    c6f6:	e001      	b.n	c6fc <am_util_faultisr_collect_data+0x70>
    c6f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
    c6fc:	9311      	str	r3, [sp, #68]	@ 0x44

        //
        // Get the stacked registers.
        // Note - the address of the instruction that caused the fault is u32PC.
        //
        sFaultData.u32R0  = am_getStackedReg(0, u32IsrSP);
    c6fe:	9901      	ldr	r1, [sp, #4]
    c700:	2000      	movs	r0, #0
    c702:	f7ff ffb7 	bl	c674 <am_getStackedReg>
    c706:	4603      	mov	r3, r0
    c708:	9309      	str	r3, [sp, #36]	@ 0x24
        sFaultData.u32R1  = am_getStackedReg(1, u32IsrSP);
    c70a:	9901      	ldr	r1, [sp, #4]
    c70c:	2001      	movs	r0, #1
    c70e:	f7ff ffb1 	bl	c674 <am_getStackedReg>
    c712:	4603      	mov	r3, r0
    c714:	930a      	str	r3, [sp, #40]	@ 0x28
        sFaultData.u32R2  = am_getStackedReg(2, u32IsrSP);
    c716:	9901      	ldr	r1, [sp, #4]
    c718:	2002      	movs	r0, #2
    c71a:	f7ff ffab 	bl	c674 <am_getStackedReg>
    c71e:	4603      	mov	r3, r0
    c720:	930b      	str	r3, [sp, #44]	@ 0x2c
        sFaultData.u32R3  = am_getStackedReg(3, u32IsrSP);
    c722:	9901      	ldr	r1, [sp, #4]
    c724:	2003      	movs	r0, #3
    c726:	f7ff ffa5 	bl	c674 <am_getStackedReg>
    c72a:	4603      	mov	r3, r0
    c72c:	930c      	str	r3, [sp, #48]	@ 0x30
        sFaultData.u32R12 = am_getStackedReg(4, u32IsrSP);
    c72e:	9901      	ldr	r1, [sp, #4]
    c730:	2004      	movs	r0, #4
    c732:	f7ff ff9f 	bl	c674 <am_getStackedReg>
    c736:	4603      	mov	r3, r0
    c738:	930d      	str	r3, [sp, #52]	@ 0x34
        sFaultData.u32LR  = am_getStackedReg(5, u32IsrSP);
    c73a:	9901      	ldr	r1, [sp, #4]
    c73c:	2005      	movs	r0, #5
    c73e:	f7ff ff99 	bl	c674 <am_getStackedReg>
    c742:	4603      	mov	r3, r0
    c744:	930e      	str	r3, [sp, #56]	@ 0x38
        sFaultData.u32PC  = am_getStackedReg(6, u32IsrSP);
    c746:	9901      	ldr	r1, [sp, #4]
    c748:	2006      	movs	r0, #6
    c74a:	f7ff ff93 	bl	c674 <am_getStackedReg>
    c74e:	4603      	mov	r3, r0
    c750:	930f      	str	r3, [sp, #60]	@ 0x3c
        sFaultData.u32PSR = am_getStackedReg(7, u32IsrSP);
    c752:	9901      	ldr	r1, [sp, #4]
    c754:	2007      	movs	r0, #7
    c756:	f7ff ff8d 	bl	c674 <am_getStackedReg>
    c75a:	4603      	mov	r3, r0
    c75c:	9310      	str	r3, [sp, #64]	@ 0x40
    //

#if defined(AM_PART_APOLLO4_API)
    am_hal_fault_status_get(&sHalFaultData);
#elif defined(AM_PART_APOLLO3) || defined(AM_PART_APOLLO3P)
    am_hal_mcuctrl_info_get(AM_HAL_MCUCTRL_INFO_FAULT_STATUS, &sHalFaultData);
    c75e:	ab03      	add	r3, sp, #12
    c760:	4619      	mov	r1, r3
    c762:	2002      	movs	r0, #2
    c764:	f004 fb46 	bl	10df4 <am_hal_mcuctrl_info_get>
    // We need to spin here inside the function so that we have access to
    // local data, i.e. sFaultData.
    //
#endif  // AM_UTIL_FAULTISR_PRINT

    u32Mask = 0;
    c768:	2300      	movs	r3, #0
    c76a:	9315      	str	r3, [sp, #84]	@ 0x54

    while (1)  {  };   // spin forever
    c76c:	bf00      	nop
    c76e:	e7fd      	b.n	c76c <am_util_faultisr_collect_data+0xe0>
    c770:	e000ed28 	.word	0xe000ed28
    c774:	e000ed38 	.word	0xe000ed38

0000c778 <am_valid_sp>:
// use when the hardfault occured.
//
//*****************************************************************************
bool
am_valid_sp(uint32_t *u32IsrSP)
{
    c778:	b082      	sub	sp, #8
    c77a:	9001      	str	r0, [sp, #4]
    // test for valid ranges
    if ( ((uint32_t) u32IsrSP >= AM_SP_LOW) && ((uint32_t) u32IsrSP < AM_SP_HIGH) )
    c77c:	9b01      	ldr	r3, [sp, #4]
    c77e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
    c782:	d305      	bcc.n	c790 <am_valid_sp+0x18>
    c784:	9b01      	ldr	r3, [sp, #4]
    c786:	4a04      	ldr	r2, [pc, #16]	@ (c798 <am_valid_sp+0x20>)
    c788:	4293      	cmp	r3, r2
    c78a:	d801      	bhi.n	c790 <am_valid_sp+0x18>
    {
        return true;
    c78c:	2301      	movs	r3, #1
    c78e:	e000      	b.n	c792 <am_valid_sp+0x1a>
    if ( ((uint32_t) u32IsrSP >= AM_SP_LOW2) && ((uint32_t) u32IsrSP < AM_SP_HIGH2) )
    {
        return true;
    }
#endif
    return false;  // not in any valid range
    c790:	2300      	movs	r3, #0
}
    c792:	4618      	mov	r0, r3
    c794:	b002      	add	sp, #8
    c796:	4770      	bx	lr
    c798:	100bffff 	.word	0x100bffff

0000c79c <am_util_stdio_printf_init>:
// Sets the interface for printf calls.
//
//*****************************************************************************
void
am_util_stdio_printf_init(am_util_stdio_print_char_t pfnCharPrint)
{
    c79c:	b082      	sub	sp, #8
    c79e:	9001      	str	r0, [sp, #4]
    g_pfnCharPrint = pfnCharPrint;
    c7a0:	4a02      	ldr	r2, [pc, #8]	@ (c7ac <am_util_stdio_printf_init+0x10>)
    c7a2:	9b01      	ldr	r3, [sp, #4]
    c7a4:	6013      	str	r3, [r2, #0]
}
    c7a6:	bf00      	nop
    c7a8:	b002      	add	sp, #8
    c7aa:	4770      	bx	lr
    c7ac:	10011238 	.word	0x10011238

0000c7b0 <divu64_10>:
//  Note: Adapted from Ch10 of Hackers Delight (hackersdelight.org).
//
//*****************************************************************************
static uint64_t
divu64_10(uint64_t ui64Val)
{
    c7b0:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    c7b4:	b098      	sub	sp, #96	@ 0x60
    c7b6:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
    uint32_t q32, r32, ui32Val;

    //
    // If a 32-bit value, use the more optimal 32-bit routine.
    //
    if ( ui64Val >> 32 )
    c7ba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
    c7be:	f04f 0000 	mov.w	r0, #0
    c7c2:	f04f 0100 	mov.w	r1, #0
    c7c6:	0018      	movs	r0, r3
    c7c8:	2100      	movs	r1, #0
    c7ca:	ea50 0301 	orrs.w	r3, r0, r1
    c7ce:	f000 80b0 	beq.w	c932 <divu64_10+0x182>
    {
        q64 = (ui64Val>>1) + (ui64Val>>2);
    c7d2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
    c7d6:	f04f 0400 	mov.w	r4, #0
    c7da:	f04f 0500 	mov.w	r5, #0
    c7de:	0854      	lsrs	r4, r2, #1
    c7e0:	ea44 74c3 	orr.w	r4, r4, r3, lsl #31
    c7e4:	085d      	lsrs	r5, r3, #1
    c7e6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
    c7ea:	f04f 0000 	mov.w	r0, #0
    c7ee:	f04f 0100 	mov.w	r1, #0
    c7f2:	0890      	lsrs	r0, r2, #2
    c7f4:	ea40 7083 	orr.w	r0, r0, r3, lsl #30
    c7f8:	0899      	lsrs	r1, r3, #2
    c7fa:	eb14 0a00 	adds.w	sl, r4, r0
    c7fe:	eb45 0b01 	adc.w	fp, r5, r1
    c802:	e9cd ab12 	strd	sl, fp, [sp, #72]	@ 0x48
        q64 += (q64 >> 4);
    c806:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	@ 0x48
    c80a:	f04f 0000 	mov.w	r0, #0
    c80e:	f04f 0100 	mov.w	r1, #0
    c812:	0910      	lsrs	r0, r2, #4
    c814:	ea40 7003 	orr.w	r0, r0, r3, lsl #28
    c818:	0919      	lsrs	r1, r3, #4
    c81a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	@ 0x48
    c81e:	1814      	adds	r4, r2, r0
    c820:	9402      	str	r4, [sp, #8]
    c822:	414b      	adcs	r3, r1
    c824:	9303      	str	r3, [sp, #12]
    c826:	e9dd 3402 	ldrd	r3, r4, [sp, #8]
    c82a:	e9cd 3412 	strd	r3, r4, [sp, #72]	@ 0x48
        q64 += (q64 >> 8);
    c82e:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	@ 0x48
    c832:	f04f 0000 	mov.w	r0, #0
    c836:	f04f 0100 	mov.w	r1, #0
    c83a:	0a10      	lsrs	r0, r2, #8
    c83c:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
    c840:	0a19      	lsrs	r1, r3, #8
    c842:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	@ 0x48
    c846:	1814      	adds	r4, r2, r0
    c848:	9404      	str	r4, [sp, #16]
    c84a:	414b      	adcs	r3, r1
    c84c:	9305      	str	r3, [sp, #20]
    c84e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
    c852:	e9cd 3412 	strd	r3, r4, [sp, #72]	@ 0x48
        q64 += (q64 >> 16);
    c856:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	@ 0x48
    c85a:	f04f 0000 	mov.w	r0, #0
    c85e:	f04f 0100 	mov.w	r1, #0
    c862:	0c10      	lsrs	r0, r2, #16
    c864:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
    c868:	0c19      	lsrs	r1, r3, #16
    c86a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	@ 0x48
    c86e:	1814      	adds	r4, r2, r0
    c870:	9406      	str	r4, [sp, #24]
    c872:	414b      	adcs	r3, r1
    c874:	9307      	str	r3, [sp, #28]
    c876:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
    c87a:	e9cd 3412 	strd	r3, r4, [sp, #72]	@ 0x48
        q64 += (q64 >> 32);
    c87e:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	@ 0x48
    c882:	f04f 0000 	mov.w	r0, #0
    c886:	f04f 0100 	mov.w	r1, #0
    c88a:	0018      	movs	r0, r3
    c88c:	2100      	movs	r1, #0
    c88e:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	@ 0x48
    c892:	1814      	adds	r4, r2, r0
    c894:	9408      	str	r4, [sp, #32]
    c896:	414b      	adcs	r3, r1
    c898:	9309      	str	r3, [sp, #36]	@ 0x24
    c89a:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
    c89e:	e9cd 3412 	strd	r3, r4, [sp, #72]	@ 0x48
        q64 >>= 3;
    c8a2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	@ 0x48
    c8a6:	f04f 0200 	mov.w	r2, #0
    c8aa:	f04f 0300 	mov.w	r3, #0
    c8ae:	08c2      	lsrs	r2, r0, #3
    c8b0:	ea42 7241 	orr.w	r2, r2, r1, lsl #29
    c8b4:	08cb      	lsrs	r3, r1, #3
    c8b6:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
        r64 = ui64Val - q64*10;
    c8ba:	e9dd 4512 	ldrd	r4, r5, [sp, #72]	@ 0x48
    c8be:	4622      	mov	r2, r4
    c8c0:	462b      	mov	r3, r5
    c8c2:	f04f 0000 	mov.w	r0, #0
    c8c6:	f04f 0100 	mov.w	r1, #0
    c8ca:	0099      	lsls	r1, r3, #2
    c8cc:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
    c8d0:	0090      	lsls	r0, r2, #2
    c8d2:	4602      	mov	r2, r0
    c8d4:	460b      	mov	r3, r1
    c8d6:	1916      	adds	r6, r2, r4
    c8d8:	eb43 0705 	adc.w	r7, r3, r5
    c8dc:	19b3      	adds	r3, r6, r6
    c8de:	930a      	str	r3, [sp, #40]	@ 0x28
    c8e0:	eb47 0307 	adc.w	r3, r7, r7
    c8e4:	930b      	str	r3, [sp, #44]	@ 0x2c
    c8e6:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	@ 0x28
    c8ea:	4630      	mov	r0, r6
    c8ec:	4639      	mov	r1, r7
    c8ee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
    c8f2:	1a14      	subs	r4, r2, r0
    c8f4:	940c      	str	r4, [sp, #48]	@ 0x30
    c8f6:	eb63 0301 	sbc.w	r3, r3, r1
    c8fa:	930d      	str	r3, [sp, #52]	@ 0x34
    c8fc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
    c900:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
        return q64 + ((r64 + 6) >> 4);
    c904:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
    c908:	f112 0806 	adds.w	r8, r2, #6
    c90c:	f143 0900 	adc.w	r9, r3, #0
    c910:	f04f 0200 	mov.w	r2, #0
    c914:	f04f 0300 	mov.w	r3, #0
    c918:	ea4f 1218 	mov.w	r2, r8, lsr #4
    c91c:	ea42 7209 	orr.w	r2, r2, r9, lsl #28
    c920:	ea4f 1319 	mov.w	r3, r9, lsr #4
    c924:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	@ 0x48
    c928:	1814      	adds	r4, r2, r0
    c92a:	9400      	str	r4, [sp, #0]
    c92c:	414b      	adcs	r3, r1
    c92e:	9301      	str	r3, [sp, #4]
    c930:	e02a      	b.n	c988 <divu64_10+0x1d8>
    }
    else
    {
        ui32Val = (uint32_t)(ui64Val & 0xffffffff);
    c932:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
    c934:	9317      	str	r3, [sp, #92]	@ 0x5c
        q32 = (ui32Val>>1) + (ui32Val>>2);
    c936:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
    c938:	085a      	lsrs	r2, r3, #1
    c93a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
    c93c:	089b      	lsrs	r3, r3, #2
    c93e:	4413      	add	r3, r2
    c940:	9316      	str	r3, [sp, #88]	@ 0x58
        q32 += (q32 >> 4);
    c942:	9b16      	ldr	r3, [sp, #88]	@ 0x58
    c944:	091b      	lsrs	r3, r3, #4
    c946:	9a16      	ldr	r2, [sp, #88]	@ 0x58
    c948:	4413      	add	r3, r2
    c94a:	9316      	str	r3, [sp, #88]	@ 0x58
        q32 += (q32 >> 8);
    c94c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
    c94e:	0a1b      	lsrs	r3, r3, #8
    c950:	9a16      	ldr	r2, [sp, #88]	@ 0x58
    c952:	4413      	add	r3, r2
    c954:	9316      	str	r3, [sp, #88]	@ 0x58
        q32 += (q32 >> 16);
    c956:	9b16      	ldr	r3, [sp, #88]	@ 0x58
    c958:	0c1b      	lsrs	r3, r3, #16
    c95a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
    c95c:	4413      	add	r3, r2
    c95e:	9316      	str	r3, [sp, #88]	@ 0x58
        q32 >>= 3;
    c960:	9b16      	ldr	r3, [sp, #88]	@ 0x58
    c962:	08db      	lsrs	r3, r3, #3
    c964:	9316      	str	r3, [sp, #88]	@ 0x58
        r32 = ui32Val - q32*10;
    c966:	9a16      	ldr	r2, [sp, #88]	@ 0x58
    c968:	4613      	mov	r3, r2
    c96a:	009b      	lsls	r3, r3, #2
    c96c:	4413      	add	r3, r2
    c96e:	005b      	lsls	r3, r3, #1
    c970:	461a      	mov	r2, r3
    c972:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
    c974:	1a9b      	subs	r3, r3, r2
    c976:	9315      	str	r3, [sp, #84]	@ 0x54
        return (uint64_t)(q32 + ((r32 + 6) >> 4));
    c978:	9b15      	ldr	r3, [sp, #84]	@ 0x54
    c97a:	3306      	adds	r3, #6
    c97c:	091a      	lsrs	r2, r3, #4
    c97e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
    c980:	4413      	add	r3, r2
    c982:	2200      	movs	r2, #0
    c984:	9300      	str	r3, [sp, #0]
    c986:	9201      	str	r2, [sp, #4]
    }
}
    c988:	e9dd 2300 	ldrd	r2, r3, [sp]
    c98c:	4610      	mov	r0, r2
    c98e:	4619      	mov	r1, r3
    c990:	b018      	add	sp, #96	@ 0x60
    c992:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    c996:	4770      	bx	lr

0000c998 <ndigits_in_u64>:
// example: 10000 return 5, 123 returns 3.
//
//*****************************************************************************
static int
ndigits_in_u64(uint64_t ui64Val)
{
    c998:	b500      	push	{lr}
    c99a:	b085      	sub	sp, #20
    c99c:	e9cd 0100 	strd	r0, r1, [sp]
    int iNDigits = ui64Val ? 0 : 1;
    c9a0:	e9dd 2300 	ldrd	r2, r3, [sp]
    c9a4:	4313      	orrs	r3, r2
    c9a6:	bf0c      	ite	eq
    c9a8:	2301      	moveq	r3, #1
    c9aa:	2300      	movne	r3, #0
    c9ac:	b2db      	uxtb	r3, r3
    c9ae:	9303      	str	r3, [sp, #12]

    while ( ui64Val )
    c9b0:	e008      	b.n	c9c4 <ndigits_in_u64+0x2c>
    {
        //
        // ui32Val /= 10;
        //
        ui64Val = divu64_10(ui64Val);
    c9b2:	e9dd 0100 	ldrd	r0, r1, [sp]
    c9b6:	f7ff fefb 	bl	c7b0 <divu64_10>
    c9ba:	e9cd 0100 	strd	r0, r1, [sp]
        ++iNDigits;
    c9be:	9b03      	ldr	r3, [sp, #12]
    c9c0:	3301      	adds	r3, #1
    c9c2:	9303      	str	r3, [sp, #12]
    while ( ui64Val )
    c9c4:	e9dd 2300 	ldrd	r2, r3, [sp]
    c9c8:	4313      	orrs	r3, r2
    c9ca:	d1f2      	bne.n	c9b2 <ndigits_in_u64+0x1a>
    }

    return iNDigits;
    c9cc:	9b03      	ldr	r3, [sp, #12]
}
    c9ce:	4618      	mov	r0, r3
    c9d0:	b005      	add	sp, #20
    c9d2:	f85d fb04 	ldr.w	pc, [sp], #4

0000c9d6 <ndigits_in_i64>:
// example: -3 returns 1, 3 returns 1, 15 returns 2, -15 returns 2, ...
//
//*****************************************************************************
static int
ndigits_in_i64(int64_t i64Val)
{
    c9d6:	b530      	push	{r4, r5, lr}
    c9d8:	b083      	sub	sp, #12
    c9da:	e9cd 0100 	strd	r0, r1, [sp]
    if ( i64Val < 0 )
    c9de:	e9dd 2300 	ldrd	r2, r3, [sp]
    c9e2:	2b00      	cmp	r3, #0
    c9e4:	da07      	bge.n	c9f6 <ndigits_in_i64+0x20>
    {
        //
        // Get absolute value
        //
        i64Val = -i64Val;
    c9e6:	e9dd 2300 	ldrd	r2, r3, [sp]
    c9ea:	2100      	movs	r1, #0
    c9ec:	4254      	negs	r4, r2
    c9ee:	eb61 0503 	sbc.w	r5, r1, r3
    c9f2:	e9cd 4500 	strd	r4, r5, [sp]
    }

    return ndigits_in_u64((uint64_t) i64Val);
    c9f6:	e9dd 2300 	ldrd	r2, r3, [sp]
    c9fa:	4610      	mov	r0, r2
    c9fc:	4619      	mov	r1, r3
    c9fe:	f7ff ffcb 	bl	c998 <ndigits_in_u64>
    ca02:	4603      	mov	r3, r0
}
    ca04:	4618      	mov	r0, r3
    ca06:	b003      	add	sp, #12
    ca08:	bd30      	pop	{r4, r5, pc}

0000ca0a <ndigits_in_hex>:
// Return the number of hex digits in an uint64_t.
//
//*****************************************************************************
static int
ndigits_in_hex(uint64_t ui64Val)
{
    ca0a:	b084      	sub	sp, #16
    ca0c:	e9cd 0100 	strd	r0, r1, [sp]
    int iDigits = ui64Val ? 0 : 1;
    ca10:	e9dd 2300 	ldrd	r2, r3, [sp]
    ca14:	4313      	orrs	r3, r2
    ca16:	bf0c      	ite	eq
    ca18:	2301      	moveq	r3, #1
    ca1a:	2300      	movne	r3, #0
    ca1c:	b2db      	uxtb	r3, r3
    ca1e:	9303      	str	r3, [sp, #12]

    while ( ui64Val )
    ca20:	e00e      	b.n	ca40 <ndigits_in_hex+0x36>
    {
        ui64Val >>= 4;
    ca22:	e9dd 0100 	ldrd	r0, r1, [sp]
    ca26:	f04f 0200 	mov.w	r2, #0
    ca2a:	f04f 0300 	mov.w	r3, #0
    ca2e:	0902      	lsrs	r2, r0, #4
    ca30:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
    ca34:	090b      	lsrs	r3, r1, #4
    ca36:	e9cd 2300 	strd	r2, r3, [sp]
        ++iDigits;
    ca3a:	9b03      	ldr	r3, [sp, #12]
    ca3c:	3301      	adds	r3, #1
    ca3e:	9303      	str	r3, [sp, #12]
    while ( ui64Val )
    ca40:	e9dd 2300 	ldrd	r2, r3, [sp]
    ca44:	4313      	orrs	r3, r2
    ca46:	d1ec      	bne.n	ca22 <ndigits_in_hex+0x18>
    }

    return iDigits;
    ca48:	9b03      	ldr	r3, [sp, #12]
}
    ca4a:	4618      	mov	r0, r3
    ca4c:	b004      	add	sp, #16
    ca4e:	4770      	bx	lr

0000ca50 <decstr_to_int>:
// pui32CharCnt.
//
//*****************************************************************************
static uint32_t
decstr_to_int(const char *pcStr, uint32_t *pui32CharCnt)
{
    ca50:	b086      	sub	sp, #24
    ca52:	9001      	str	r0, [sp, #4]
    ca54:	9100      	str	r1, [sp, #0]
    bool bNeg = false;
    ca56:	2300      	movs	r3, #0
    ca58:	f88d 3017 	strb.w	r3, [sp, #23]
    uint32_t ui32Val = 0, uCnt = 0;
    ca5c:	2300      	movs	r3, #0
    ca5e:	9304      	str	r3, [sp, #16]
    ca60:	2300      	movs	r3, #0
    ca62:	9303      	str	r3, [sp, #12]

    if ( *pcStr == '-')
    ca64:	9b01      	ldr	r3, [sp, #4]
    ca66:	781b      	ldrb	r3, [r3, #0]
    ca68:	2b2d      	cmp	r3, #45	@ 0x2d
    ca6a:	d11c      	bne.n	caa6 <decstr_to_int+0x56>
    {
        bNeg = true;
    ca6c:	2301      	movs	r3, #1
    ca6e:	f88d 3017 	strb.w	r3, [sp, #23]
        pcStr++;
    ca72:	9b01      	ldr	r3, [sp, #4]
    ca74:	3301      	adds	r3, #1
    ca76:	9301      	str	r3, [sp, #4]
        uCnt++;
    ca78:	9b03      	ldr	r3, [sp, #12]
    ca7a:	3301      	adds	r3, #1
    ca7c:	9303      	str	r3, [sp, #12]
    }

    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    ca7e:	e012      	b.n	caa6 <decstr_to_int+0x56>
    {
        ++uCnt;
    ca80:	9b03      	ldr	r3, [sp, #12]
    ca82:	3301      	adds	r3, #1
    ca84:	9303      	str	r3, [sp, #12]

        //
        // Multiply accumulated value by 10.
        //
        ui32Val *= 10;
    ca86:	9a04      	ldr	r2, [sp, #16]
    ca88:	4613      	mov	r3, r2
    ca8a:	009b      	lsls	r3, r3, #2
    ca8c:	4413      	add	r3, r2
    ca8e:	005b      	lsls	r3, r3, #1
    ca90:	9304      	str	r3, [sp, #16]

        //
        // Add in the new low digit.
        //
        ui32Val += (*pcStr - '0');
    ca92:	9b01      	ldr	r3, [sp, #4]
    ca94:	781b      	ldrb	r3, [r3, #0]
    ca96:	461a      	mov	r2, r3
    ca98:	9b04      	ldr	r3, [sp, #16]
    ca9a:	4413      	add	r3, r2
    ca9c:	3b30      	subs	r3, #48	@ 0x30
    ca9e:	9304      	str	r3, [sp, #16]
        pcStr++;
    caa0:	9b01      	ldr	r3, [sp, #4]
    caa2:	3301      	adds	r3, #1
    caa4:	9301      	str	r3, [sp, #4]
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    caa6:	9b01      	ldr	r3, [sp, #4]
    caa8:	781b      	ldrb	r3, [r3, #0]
    caaa:	2b2f      	cmp	r3, #47	@ 0x2f
    caac:	d903      	bls.n	cab6 <decstr_to_int+0x66>
    caae:	9b01      	ldr	r3, [sp, #4]
    cab0:	781b      	ldrb	r3, [r3, #0]
    cab2:	2b39      	cmp	r3, #57	@ 0x39
    cab4:	d9e4      	bls.n	ca80 <decstr_to_int+0x30>
    }

    if ( pui32CharCnt )
    cab6:	9b00      	ldr	r3, [sp, #0]
    cab8:	2b00      	cmp	r3, #0
    caba:	d002      	beq.n	cac2 <decstr_to_int+0x72>
    {
        *pui32CharCnt = uCnt;
    cabc:	9b00      	ldr	r3, [sp, #0]
    cabe:	9a03      	ldr	r2, [sp, #12]
    cac0:	601a      	str	r2, [r3, #0]
    }

    return bNeg ? -ui32Val : ui32Val;
    cac2:	f89d 3017 	ldrb.w	r3, [sp, #23]
    cac6:	2b00      	cmp	r3, #0
    cac8:	d002      	beq.n	cad0 <decstr_to_int+0x80>
    caca:	9b04      	ldr	r3, [sp, #16]
    cacc:	425b      	negs	r3, r3
    cace:	e000      	b.n	cad2 <decstr_to_int+0x82>
    cad0:	9b04      	ldr	r3, [sp, #16]
}
    cad2:	4618      	mov	r0, r3
    cad4:	b006      	add	sp, #24
    cad6:	4770      	bx	lr

0000cad8 <uint64_to_str>:
// written).
//
//*****************************************************************************
static int
uint64_to_str(uint64_t ui64Val, char *pcBuf)
{
    cad8:	b500      	push	{lr}
    cada:	b091      	sub	sp, #68	@ 0x44
    cadc:	e9cd 0102 	strd	r0, r1, [sp, #8]
    cae0:	9201      	str	r2, [sp, #4]
    char tbuf[25];
    int ix = 0, iNumDig = 0;
    cae2:	2300      	movs	r3, #0
    cae4:	930f      	str	r3, [sp, #60]	@ 0x3c
    cae6:	2300      	movs	r3, #0
    cae8:	930e      	str	r3, [sp, #56]	@ 0x38
    do
    {
        //
        // Divide by 10
        //
        u64Tmp = divu64_10(ui64Val);
    caea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    caee:	f7ff fe5f 	bl	c7b0 <divu64_10>
    caf2:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30

        //
        // Get modulus
        //
        uMod = ui64Val - (u64Tmp * 10);
    caf6:	9902      	ldr	r1, [sp, #8]
    caf8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
    cafa:	4613      	mov	r3, r2
    cafc:	009b      	lsls	r3, r3, #2
    cafe:	4413      	add	r3, r2
    cb00:	005b      	lsls	r3, r3, #1
    cb02:	1acb      	subs	r3, r1, r3
    cb04:	930b      	str	r3, [sp, #44]	@ 0x2c

        tbuf[ix++] = uMod + '0';
    cb06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    cb08:	b2da      	uxtb	r2, r3
    cb0a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
    cb0c:	1c59      	adds	r1, r3, #1
    cb0e:	910f      	str	r1, [sp, #60]	@ 0x3c
    cb10:	3230      	adds	r2, #48	@ 0x30
    cb12:	b2d2      	uxtb	r2, r2
    cb14:	3340      	adds	r3, #64	@ 0x40
    cb16:	446b      	add	r3, sp
    cb18:	f803 2c30 	strb.w	r2, [r3, #-48]
        ui64Val = u64Tmp;
    cb1c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
    cb20:	e9cd 2302 	strd	r2, r3, [sp, #8]
    } while ( ui64Val );
    cb24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    cb28:	4313      	orrs	r3, r2
    cb2a:	d1de      	bne.n	caea <uint64_to_str+0x12>

    //
    // Save the total number of digits
    //
    iNumDig = ix;
    cb2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
    cb2e:	930e      	str	r3, [sp, #56]	@ 0x38

    //
    // Now, reverse the buffer when saving to the caller's buffer.
    //
    if ( pcBuf )
    cb30:	9b01      	ldr	r3, [sp, #4]
    cb32:	2b00      	cmp	r3, #0
    cb34:	d010      	beq.n	cb58 <uint64_to_str+0x80>
    {
        while ( ix-- )
    cb36:	e007      	b.n	cb48 <uint64_to_str+0x70>
        {
            *pcBuf++ = tbuf[ix];
    cb38:	9b01      	ldr	r3, [sp, #4]
    cb3a:	1c5a      	adds	r2, r3, #1
    cb3c:	9201      	str	r2, [sp, #4]
    cb3e:	a904      	add	r1, sp, #16
    cb40:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
    cb42:	440a      	add	r2, r1
    cb44:	7812      	ldrb	r2, [r2, #0]
    cb46:	701a      	strb	r2, [r3, #0]
        while ( ix-- )
    cb48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
    cb4a:	1e5a      	subs	r2, r3, #1
    cb4c:	920f      	str	r2, [sp, #60]	@ 0x3c
    cb4e:	2b00      	cmp	r3, #0
    cb50:	d1f2      	bne.n	cb38 <uint64_to_str+0x60>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0x00;
    cb52:	9b01      	ldr	r3, [sp, #4]
    cb54:	2200      	movs	r2, #0
    cb56:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
    cb58:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
}
    cb5a:	4618      	mov	r0, r3
    cb5c:	b011      	add	sp, #68	@ 0x44
    cb5e:	f85d fb04 	ldr.w	pc, [sp], #4

0000cb62 <uint64_to_hexstr>:
// written).
//
//*****************************************************************************
static int
uint64_to_hexstr(uint64_t ui64Val, char *pcBuf, bool bLower)
{
    cb62:	b08c      	sub	sp, #48	@ 0x30
    cb64:	e9cd 0102 	strd	r0, r1, [sp, #8]
    cb68:	9201      	str	r2, [sp, #4]
    cb6a:	f88d 3003 	strb.w	r3, [sp, #3]
    int iNumDig, ix = 0;
    cb6e:	2300      	movs	r3, #0
    cb70:	930b      	str	r3, [sp, #44]	@ 0x2c
    char cCh, tbuf[20];

    if ( ui64Val == 0 )
    cb72:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    cb76:	4313      	orrs	r3, r2
    cb78:	d135      	bne.n	cbe6 <uint64_to_hexstr+0x84>
    {
        tbuf[ix++] = '0';   // Print a '0'
    cb7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    cb7c:	1c5a      	adds	r2, r3, #1
    cb7e:	920b      	str	r2, [sp, #44]	@ 0x2c
    cb80:	3330      	adds	r3, #48	@ 0x30
    cb82:	446b      	add	r3, sp
    cb84:	2230      	movs	r2, #48	@ 0x30
    cb86:	f803 2c20 	strb.w	r2, [r3, #-32]
    }

    while ( ui64Val )
    cb8a:	e02c      	b.n	cbe6 <uint64_to_hexstr+0x84>
    {
        cCh = ui64Val & 0xf;
    cb8c:	f89d 3008 	ldrb.w	r3, [sp, #8]
    cb90:	f003 030f 	and.w	r3, r3, #15
    cb94:	f88d 302b 	strb.w	r3, [sp, #43]	@ 0x2b

        //
        // Alpha character
        //
        if ( cCh > 9 )
    cb98:	f89d 302b 	ldrb.w	r3, [sp, #43]	@ 0x2b
    cb9c:	2b09      	cmp	r3, #9
    cb9e:	d90b      	bls.n	cbb8 <uint64_to_hexstr+0x56>
        {
            cCh += bLower ? 0x27 : 0x7;
    cba0:	f89d 3003 	ldrb.w	r3, [sp, #3]
    cba4:	2b00      	cmp	r3, #0
    cba6:	d001      	beq.n	cbac <uint64_to_hexstr+0x4a>
    cba8:	2227      	movs	r2, #39	@ 0x27
    cbaa:	e000      	b.n	cbae <uint64_to_hexstr+0x4c>
    cbac:	2207      	movs	r2, #7
    cbae:	f89d 302b 	ldrb.w	r3, [sp, #43]	@ 0x2b
    cbb2:	4413      	add	r3, r2
    cbb4:	f88d 302b 	strb.w	r3, [sp, #43]	@ 0x2b
        }

        tbuf[ix++] = cCh + '0';
    cbb8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    cbba:	1c5a      	adds	r2, r3, #1
    cbbc:	920b      	str	r2, [sp, #44]	@ 0x2c
    cbbe:	f89d 202b 	ldrb.w	r2, [sp, #43]	@ 0x2b
    cbc2:	3230      	adds	r2, #48	@ 0x30
    cbc4:	b2d2      	uxtb	r2, r2
    cbc6:	3330      	adds	r3, #48	@ 0x30
    cbc8:	446b      	add	r3, sp
    cbca:	f803 2c20 	strb.w	r2, [r3, #-32]
        ui64Val >>= 4;
    cbce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    cbd2:	f04f 0200 	mov.w	r2, #0
    cbd6:	f04f 0300 	mov.w	r3, #0
    cbda:	0902      	lsrs	r2, r0, #4
    cbdc:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
    cbe0:	090b      	lsrs	r3, r1, #4
    cbe2:	e9cd 2302 	strd	r2, r3, [sp, #8]
    while ( ui64Val )
    cbe6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    cbea:	4313      	orrs	r3, r2
    cbec:	d1ce      	bne.n	cb8c <uint64_to_hexstr+0x2a>
    }

    //
    // Save the total number of digits
    //
    iNumDig = ix;
    cbee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    cbf0:	9309      	str	r3, [sp, #36]	@ 0x24

    //
    // Now, reverse the buffer when saving to the callers buffer.
    //
    if (pcBuf)
    cbf2:	9b01      	ldr	r3, [sp, #4]
    cbf4:	2b00      	cmp	r3, #0
    cbf6:	d010      	beq.n	cc1a <uint64_to_hexstr+0xb8>
    {
        while (ix--)
    cbf8:	e007      	b.n	cc0a <uint64_to_hexstr+0xa8>
        {
            *pcBuf++ = tbuf[ix];
    cbfa:	9b01      	ldr	r3, [sp, #4]
    cbfc:	1c5a      	adds	r2, r3, #1
    cbfe:	9201      	str	r2, [sp, #4]
    cc00:	a904      	add	r1, sp, #16
    cc02:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
    cc04:	440a      	add	r2, r1
    cc06:	7812      	ldrb	r2, [r2, #0]
    cc08:	701a      	strb	r2, [r3, #0]
        while (ix--)
    cc0a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    cc0c:	1e5a      	subs	r2, r3, #1
    cc0e:	920b      	str	r2, [sp, #44]	@ 0x2c
    cc10:	2b00      	cmp	r3, #0
    cc12:	d1f2      	bne.n	cbfa <uint64_to_hexstr+0x98>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0;
    cc14:	9b01      	ldr	r3, [sp, #4]
    cc16:	2200      	movs	r2, #0
    cc18:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
    cc1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
}
    cc1c:	4618      	mov	r0, r3
    cc1e:	b00c      	add	sp, #48	@ 0x30
    cc20:	4770      	bx	lr

0000cc22 <simple_strlen>:
// Return length of the given string.
//
//*****************************************************************************
static uint32_t
simple_strlen(char *pcBuf)
{
    cc22:	b084      	sub	sp, #16
    cc24:	9001      	str	r0, [sp, #4]
    uint32_t ui32RetVal = 0;
    cc26:	2300      	movs	r3, #0
    cc28:	9303      	str	r3, [sp, #12]
    if ( !pcBuf )
    cc2a:	9b01      	ldr	r3, [sp, #4]
    cc2c:	2b00      	cmp	r3, #0
    cc2e:	d104      	bne.n	cc3a <simple_strlen+0x18>
    {
        return ui32RetVal;
    cc30:	9b03      	ldr	r3, [sp, #12]
    cc32:	e009      	b.n	cc48 <simple_strlen+0x26>
    }

    while ( *pcBuf++ )
    {
        ui32RetVal++;
    cc34:	9b03      	ldr	r3, [sp, #12]
    cc36:	3301      	adds	r3, #1
    cc38:	9303      	str	r3, [sp, #12]
    while ( *pcBuf++ )
    cc3a:	9b01      	ldr	r3, [sp, #4]
    cc3c:	1c5a      	adds	r2, r3, #1
    cc3e:	9201      	str	r2, [sp, #4]
    cc40:	781b      	ldrb	r3, [r3, #0]
    cc42:	2b00      	cmp	r3, #0
    cc44:	d1f6      	bne.n	cc34 <simple_strlen+0x12>
    }
    return ui32RetVal;
    cc46:	9b03      	ldr	r3, [sp, #12]
}
    cc48:	4618      	mov	r0, r3
    cc4a:	b004      	add	sp, #16
    cc4c:	4770      	bx	lr

0000cc4e <padbuffer>:
// Pad a string buffer with pad characters.
//
//*****************************************************************************
static int32_t
padbuffer(char *pcBuf, uint8_t cPadChar, int32_t i32NumChars)
{
    cc4e:	b086      	sub	sp, #24
    cc50:	9003      	str	r0, [sp, #12]
    cc52:	460b      	mov	r3, r1
    cc54:	9201      	str	r2, [sp, #4]
    cc56:	f88d 300b 	strb.w	r3, [sp, #11]
    int32_t i32Cnt = 0;
    cc5a:	2300      	movs	r3, #0
    cc5c:	9305      	str	r3, [sp, #20]

    if ( i32NumChars <= 0 )
    cc5e:	9b01      	ldr	r3, [sp, #4]
    cc60:	2b00      	cmp	r3, #0
    cc62:	dc0d      	bgt.n	cc80 <padbuffer+0x32>
    {
        return i32Cnt;
    cc64:	9b05      	ldr	r3, [sp, #20]
    cc66:	e011      	b.n	cc8c <padbuffer+0x3e>
    }

    while ( i32NumChars-- )
    {
        if ( pcBuf )
    cc68:	9b03      	ldr	r3, [sp, #12]
    cc6a:	2b00      	cmp	r3, #0
    cc6c:	d005      	beq.n	cc7a <padbuffer+0x2c>
        {
            *pcBuf++ = cPadChar;
    cc6e:	9b03      	ldr	r3, [sp, #12]
    cc70:	1c5a      	adds	r2, r3, #1
    cc72:	9203      	str	r2, [sp, #12]
    cc74:	f89d 200b 	ldrb.w	r2, [sp, #11]
    cc78:	701a      	strb	r2, [r3, #0]
        }
        i32Cnt++;
    cc7a:	9b05      	ldr	r3, [sp, #20]
    cc7c:	3301      	adds	r3, #1
    cc7e:	9305      	str	r3, [sp, #20]
    while ( i32NumChars-- )
    cc80:	9b01      	ldr	r3, [sp, #4]
    cc82:	1e5a      	subs	r2, r3, #1
    cc84:	9201      	str	r2, [sp, #4]
    cc86:	2b00      	cmp	r3, #0
    cc88:	d1ee      	bne.n	cc68 <padbuffer+0x1a>
    }

    return i32Cnt;
    cc8a:	9b05      	ldr	r3, [sp, #20]
}
    cc8c:	4618      	mov	r0, r3
    cc8e:	b006      	add	sp, #24
    cc90:	4770      	bx	lr
	...

0000cc94 <ftoa>:
    int32_t I32;
    float F;
} i32fl_t;

static int ftoa(float fValue, char *pcBuf, int iPrecision)
{
    cc94:	b5f0      	push	{r4, r5, r6, r7, lr}
    cc96:	b08f      	sub	sp, #60	@ 0x3c
    cc98:	ed8d 0a03 	vstr	s0, [sp, #12]
    cc9c:	9002      	str	r0, [sp, #8]
    cc9e:	9101      	str	r1, [sp, #4]
    i32fl_t unFloatValue;
    int iExp2, iBufSize;
    int32_t i32Significand, i32IntPart, i32FracPart;
    char *pcBufInitial, *pcBuftmp;

    iBufSize = *(uint32_t*)pcBuf;
    cca0:	9b02      	ldr	r3, [sp, #8]
    cca2:	681b      	ldr	r3, [r3, #0]
    cca4:	9309      	str	r3, [sp, #36]	@ 0x24
    if (iBufSize < 4)
    cca6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    cca8:	2b03      	cmp	r3, #3
    ccaa:	dc02      	bgt.n	ccb2 <ftoa+0x1e>
    {
        return AM_FTOA_ERR_BUFSIZE;
    ccac:	f06f 0302 	mvn.w	r3, #2
    ccb0:	e0e9      	b.n	ce86 <ftoa+0x1f2>
    }

    if (fValue == 0.0f)
    ccb2:	eddd 7a03 	vldr	s15, [sp, #12]
    ccb6:	eef5 7a40 	vcmp.f32	s15, #0.0
    ccba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    ccbe:	d104      	bne.n	ccca <ftoa+0x36>
    {
        // "0.0"
        *(uint32_t*)pcBuf = 0x00 << 24 | ('0' << 16) | ('.' << 8) | ('0' << 0);
    ccc0:	9b02      	ldr	r3, [sp, #8]
    ccc2:	4a72      	ldr	r2, [pc, #456]	@ (ce8c <ftoa+0x1f8>)
    ccc4:	601a      	str	r2, [r3, #0]
        return 3;
    ccc6:	2303      	movs	r3, #3
    ccc8:	e0dd      	b.n	ce86 <ftoa+0x1f2>
    }

    pcBufInitial = pcBuf;
    ccca:	9b02      	ldr	r3, [sp, #8]
    cccc:	9308      	str	r3, [sp, #32]

    unFloatValue.F = fValue;
    ccce:	9b03      	ldr	r3, [sp, #12]
    ccd0:	9304      	str	r3, [sp, #16]

    iExp2 = ((unFloatValue.I32 >> 23) & 0x000000FF) - 127;
    ccd2:	9b04      	ldr	r3, [sp, #16]
    ccd4:	15db      	asrs	r3, r3, #23
    ccd6:	b2db      	uxtb	r3, r3
    ccd8:	3b7f      	subs	r3, #127	@ 0x7f
    ccda:	9307      	str	r3, [sp, #28]
    i32Significand = (unFloatValue.I32 & 0x00FFFFFF) | 0x00800000;
    ccdc:	9b04      	ldr	r3, [sp, #16]
    ccde:	f3c3 0316 	ubfx	r3, r3, #0, #23
    cce2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
    cce6:	9306      	str	r3, [sp, #24]
    i32FracPart = 0;
    cce8:	2300      	movs	r3, #0
    ccea:	930c      	str	r3, [sp, #48]	@ 0x30
    i32IntPart = 0;
    ccec:	2300      	movs	r3, #0
    ccee:	930d      	str	r3, [sp, #52]	@ 0x34

    if (iExp2 >= 31)
    ccf0:	9b07      	ldr	r3, [sp, #28]
    ccf2:	2b1e      	cmp	r3, #30
    ccf4:	dd02      	ble.n	ccfc <ftoa+0x68>
    {
        return AM_FTOA_ERR_VAL_TOO_LARGE;
    ccf6:	f06f 0301 	mvn.w	r3, #1
    ccfa:	e0c4      	b.n	ce86 <ftoa+0x1f2>
    }
    else if (iExp2 < -23)
    ccfc:	9b07      	ldr	r3, [sp, #28]
    ccfe:	f113 0f17 	cmn.w	r3, #23
    cd02:	da02      	bge.n	cd0a <ftoa+0x76>
    {
        return AM_FTOA_ERR_VAL_TOO_SMALL;
    cd04:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
    cd08:	e0bd      	b.n	ce86 <ftoa+0x1f2>
    }
    else if (iExp2 >= 23)
    cd0a:	9b07      	ldr	r3, [sp, #28]
    cd0c:	2b16      	cmp	r3, #22
    cd0e:	dd06      	ble.n	cd1e <ftoa+0x8a>
    {
        i32IntPart = i32Significand << (iExp2 - 23);
    cd10:	9b07      	ldr	r3, [sp, #28]
    cd12:	3b17      	subs	r3, #23
    cd14:	9a06      	ldr	r2, [sp, #24]
    cd16:	fa02 f303 	lsl.w	r3, r2, r3
    cd1a:	930d      	str	r3, [sp, #52]	@ 0x34
    cd1c:	e01a      	b.n	cd54 <ftoa+0xc0>
    }
    else if (iExp2 >= 0)
    cd1e:	9b07      	ldr	r3, [sp, #28]
    cd20:	2b00      	cmp	r3, #0
    cd22:	db0f      	blt.n	cd44 <ftoa+0xb0>
    {
        i32IntPart = i32Significand >> (23 - iExp2);
    cd24:	9b07      	ldr	r3, [sp, #28]
    cd26:	f1c3 0317 	rsb	r3, r3, #23
    cd2a:	9a06      	ldr	r2, [sp, #24]
    cd2c:	fa42 f303 	asr.w	r3, r2, r3
    cd30:	930d      	str	r3, [sp, #52]	@ 0x34
        i32FracPart = (i32Significand << (iExp2 + 1)) & 0x00FFFFFF;
    cd32:	9b07      	ldr	r3, [sp, #28]
    cd34:	3301      	adds	r3, #1
    cd36:	9a06      	ldr	r2, [sp, #24]
    cd38:	fa02 f303 	lsl.w	r3, r2, r3
    cd3c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
    cd40:	930c      	str	r3, [sp, #48]	@ 0x30
    cd42:	e007      	b.n	cd54 <ftoa+0xc0>
    }
    else // if (iExp2 < 0)
    {
        i32FracPart = (i32Significand & 0x00FFFFFF) >> -(iExp2 + 1);
    cd44:	9b06      	ldr	r3, [sp, #24]
    cd46:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
    cd4a:	9b07      	ldr	r3, [sp, #28]
    cd4c:	43db      	mvns	r3, r3
    cd4e:	fa42 f303 	asr.w	r3, r2, r3
    cd52:	930c      	str	r3, [sp, #48]	@ 0x30
    }

    if (unFloatValue.I32 < 0)
    cd54:	9b04      	ldr	r3, [sp, #16]
    cd56:	2b00      	cmp	r3, #0
    cd58:	da04      	bge.n	cd64 <ftoa+0xd0>
    {
        *pcBuf++ = '-';
    cd5a:	9b02      	ldr	r3, [sp, #8]
    cd5c:	1c5a      	adds	r2, r3, #1
    cd5e:	9202      	str	r2, [sp, #8]
    cd60:	222d      	movs	r2, #45	@ 0x2d
    cd62:	701a      	strb	r2, [r3, #0]
    }

    if (i32IntPart == 0)
    cd64:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
    cd66:	2b00      	cmp	r3, #0
    cd68:	d105      	bne.n	cd76 <ftoa+0xe2>
    {
        *pcBuf++ = '0';
    cd6a:	9b02      	ldr	r3, [sp, #8]
    cd6c:	1c5a      	adds	r2, r3, #1
    cd6e:	9202      	str	r2, [sp, #8]
    cd70:	2230      	movs	r2, #48	@ 0x30
    cd72:	701a      	strb	r2, [r3, #0]
    cd74:	e023      	b.n	cdbe <ftoa+0x12a>
    }
    else
    {
        if (i32IntPart > 0)
    cd76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
    cd78:	2b00      	cmp	r3, #0
    cd7a:	dd09      	ble.n	cd90 <ftoa+0xfc>
        {
            uint64_to_str(i32IntPart, pcBuf);
    cd7c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
    cd7e:	17da      	asrs	r2, r3, #31
    cd80:	461e      	mov	r6, r3
    cd82:	4617      	mov	r7, r2
    cd84:	9a02      	ldr	r2, [sp, #8]
    cd86:	4630      	mov	r0, r6
    cd88:	4639      	mov	r1, r7
    cd8a:	f7ff fea5 	bl	cad8 <uint64_to_str>
    cd8e:	e012      	b.n	cdb6 <ftoa+0x122>
        }
        else
        {
            *pcBuf++ = '-';
    cd90:	9b02      	ldr	r3, [sp, #8]
    cd92:	1c5a      	adds	r2, r3, #1
    cd94:	9202      	str	r2, [sp, #8]
    cd96:	222d      	movs	r2, #45	@ 0x2d
    cd98:	701a      	strb	r2, [r3, #0]
            uint64_to_str(-i32IntPart, pcBuf);
    cd9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
    cd9c:	425b      	negs	r3, r3
    cd9e:	17da      	asrs	r2, r3, #31
    cda0:	461c      	mov	r4, r3
    cda2:	4615      	mov	r5, r2
    cda4:	9a02      	ldr	r2, [sp, #8]
    cda6:	4620      	mov	r0, r4
    cda8:	4629      	mov	r1, r5
    cdaa:	f7ff fe95 	bl	cad8 <uint64_to_str>
        }
        while (*pcBuf)    // Get to end of new string
    cdae:	e002      	b.n	cdb6 <ftoa+0x122>
        {
            pcBuf++;
    cdb0:	9b02      	ldr	r3, [sp, #8]
    cdb2:	3301      	adds	r3, #1
    cdb4:	9302      	str	r3, [sp, #8]
        while (*pcBuf)    // Get to end of new string
    cdb6:	9b02      	ldr	r3, [sp, #8]
    cdb8:	781b      	ldrb	r3, [r3, #0]
    cdba:	2b00      	cmp	r3, #0
    cdbc:	d1f8      	bne.n	cdb0 <ftoa+0x11c>
    }

    //
    // Now, begin the fractional part
    //
    *pcBuf++ = '.';
    cdbe:	9b02      	ldr	r3, [sp, #8]
    cdc0:	1c5a      	adds	r2, r3, #1
    cdc2:	9202      	str	r2, [sp, #8]
    cdc4:	222e      	movs	r2, #46	@ 0x2e
    cdc6:	701a      	strb	r2, [r3, #0]

    if (i32FracPart == 0)
    cdc8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
    cdca:	2b00      	cmp	r3, #0
    cdcc:	d105      	bne.n	cdda <ftoa+0x146>
    {
        *pcBuf++ = '0';
    cdce:	9b02      	ldr	r3, [sp, #8]
    cdd0:	1c5a      	adds	r2, r3, #1
    cdd2:	9202      	str	r2, [sp, #8]
    cdd4:	2230      	movs	r2, #48	@ 0x30
    cdd6:	701a      	strb	r2, [r3, #0]
    cdd8:	e04f      	b.n	ce7a <ftoa+0x1e6>
    }
    else
    {
        int jx, iMax;

        iMax = iBufSize - (pcBuf - pcBufInitial) - 1;
    cdda:	9a02      	ldr	r2, [sp, #8]
    cddc:	9b08      	ldr	r3, [sp, #32]
    cdde:	1ad3      	subs	r3, r2, r3
    cde0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
    cde2:	1ad3      	subs	r3, r2, r3
    cde4:	3b01      	subs	r3, #1
    cde6:	9305      	str	r3, [sp, #20]
        iMax = (iMax > iPrecision) ? iPrecision : iMax;
    cde8:	9a05      	ldr	r2, [sp, #20]
    cdea:	9b01      	ldr	r3, [sp, #4]
    cdec:	4293      	cmp	r3, r2
    cdee:	bfa8      	it	ge
    cdf0:	4613      	movge	r3, r2
    cdf2:	9305      	str	r3, [sp, #20]

        for (jx = 0; jx < iMax; jx++)
    cdf4:	2300      	movs	r3, #0
    cdf6:	930a      	str	r3, [sp, #40]	@ 0x28
    cdf8:	e015      	b.n	ce26 <ftoa+0x192>
        {
            i32FracPart *= 10;
    cdfa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
    cdfc:	4613      	mov	r3, r2
    cdfe:	009b      	lsls	r3, r3, #2
    ce00:	4413      	add	r3, r2
    ce02:	005b      	lsls	r3, r3, #1
    ce04:	930c      	str	r3, [sp, #48]	@ 0x30
            *pcBuf++ = (i32FracPart >> 24) + '0';
    ce06:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
    ce08:	161b      	asrs	r3, r3, #24
    ce0a:	b2da      	uxtb	r2, r3
    ce0c:	9b02      	ldr	r3, [sp, #8]
    ce0e:	1c59      	adds	r1, r3, #1
    ce10:	9102      	str	r1, [sp, #8]
    ce12:	3230      	adds	r2, #48	@ 0x30
    ce14:	b2d2      	uxtb	r2, r2
    ce16:	701a      	strb	r2, [r3, #0]
            i32FracPart &= 0x00FFFFFF;
    ce18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
    ce1a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
    ce1e:	930c      	str	r3, [sp, #48]	@ 0x30
        for (jx = 0; jx < iMax; jx++)
    ce20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    ce22:	3301      	adds	r3, #1
    ce24:	930a      	str	r3, [sp, #40]	@ 0x28
    ce26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    ce28:	9b05      	ldr	r3, [sp, #20]
    ce2a:	429a      	cmp	r2, r3
    ce2c:	dbe5      	blt.n	cdfa <ftoa+0x166>
        // 1.996        4                   1.9960
        //
        // To determine whether to round up, we'll look at what the next
        // decimal value would have been.
        //
        if ( ((i32FracPart * 10) >> 24) >= 5 )
    ce2e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
    ce30:	4613      	mov	r3, r2
    ce32:	009b      	lsls	r3, r3, #2
    ce34:	4413      	add	r3, r2
    ce36:	005b      	lsls	r3, r3, #1
    ce38:	161b      	asrs	r3, r3, #24
    ce3a:	2b04      	cmp	r3, #4
    ce3c:	dd1d      	ble.n	ce7a <ftoa+0x1e6>
        {
            //
            // Yes, we need to round up.
            // Go back through the string and make adjustments as necessary.
            //
            pcBuftmp = pcBuf - 1;
    ce3e:	9b02      	ldr	r3, [sp, #8]
    ce40:	3b01      	subs	r3, #1
    ce42:	930b      	str	r3, [sp, #44]	@ 0x2c
            while ( pcBuftmp >= pcBufInitial )
    ce44:	e015      	b.n	ce72 <ftoa+0x1de>
            {
                if ( *pcBuftmp == '.' )
    ce46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    ce48:	781b      	ldrb	r3, [r3, #0]
    ce4a:	2b2e      	cmp	r3, #46	@ 0x2e
    ce4c:	d00e      	beq.n	ce6c <ftoa+0x1d8>
                {
                }
                else if ( *pcBuftmp == '9' )
    ce4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    ce50:	781b      	ldrb	r3, [r3, #0]
    ce52:	2b39      	cmp	r3, #57	@ 0x39
    ce54:	d103      	bne.n	ce5e <ftoa+0x1ca>
                {
                    *pcBuftmp = '0';
    ce56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    ce58:	2230      	movs	r2, #48	@ 0x30
    ce5a:	701a      	strb	r2, [r3, #0]
    ce5c:	e006      	b.n	ce6c <ftoa+0x1d8>
                }
                else
                {
                    *pcBuftmp += 1;
    ce5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    ce60:	781b      	ldrb	r3, [r3, #0]
    ce62:	3301      	adds	r3, #1
    ce64:	b2da      	uxtb	r2, r3
    ce66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    ce68:	701a      	strb	r2, [r3, #0]
                    break;
    ce6a:	e006      	b.n	ce7a <ftoa+0x1e6>
                }
                pcBuftmp--;
    ce6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    ce6e:	3b01      	subs	r3, #1
    ce70:	930b      	str	r3, [sp, #44]	@ 0x2c
            while ( pcBuftmp >= pcBufInitial )
    ce72:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
    ce74:	9b08      	ldr	r3, [sp, #32]
    ce76:	429a      	cmp	r2, r3
    ce78:	d2e5      	bcs.n	ce46 <ftoa+0x1b2>
    }

    //
    // Terminate the string and we're done
    //
    *pcBuf = 0x00;
    ce7a:	9b02      	ldr	r3, [sp, #8]
    ce7c:	2200      	movs	r2, #0
    ce7e:	701a      	strb	r2, [r3, #0]

    return (pcBuf - pcBufInitial);
    ce80:	9a02      	ldr	r2, [sp, #8]
    ce82:	9b08      	ldr	r3, [sp, #32]
    ce84:	1ad3      	subs	r3, r2, r3
} // ftoa()
    ce86:	4618      	mov	r0, r3
    ce88:	b00f      	add	sp, #60	@ 0x3c
    ce8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ce8c:	00302e30 	.word	0x00302e30

0000ce90 <am_util_stdio_vsprintf>:
// Format data into string. (va_list implementation)
//
//******************************************************************************
uint32_t
am_util_stdio_vsprintf(char *pcBuf, const char *pcFmt, va_list pArgs)
{
    ce90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ce94:	b097      	sub	sp, #92	@ 0x5c
    ce96:	9003      	str	r0, [sp, #12]
    ce98:	9102      	str	r1, [sp, #8]
    ce9a:	9201      	str	r2, [sp, #4]
    char *pcStr;
    uint64_t ui64Val;
    int64_t i64Val;
    uint32_t ui32NumChars, ui32CharCnt = 0;
    ce9c:	2300      	movs	r3, #0
    ce9e:	9311      	str	r3, [sp, #68]	@ 0x44
    int iWidth, iVal, iPrecision;
    uint8_t ui8CharSpecifier, ui8PadChar;
    bool bLower, bLongLong, bNeg;
    uint32_t ui32strlen = 0;
    cea0:	2300      	movs	r3, #0
    cea2:	930b      	str	r3, [sp, #44]	@ 0x2c

    while ( *pcFmt != 0x0 )
    cea4:	e2e9      	b.n	d47a <am_util_stdio_vsprintf+0x5ea>
    {
        iPrecision = 6;             // printf() default precision for %f is 6
    cea6:	2306      	movs	r3, #6
    cea8:	930e      	str	r3, [sp, #56]	@ 0x38

        if ( *pcFmt != '%' )
    ceaa:	9b02      	ldr	r3, [sp, #8]
    ceac:	781b      	ldrb	r3, [r3, #0]
    ceae:	2b25      	cmp	r3, #37	@ 0x25
    ceb0:	d01f      	beq.n	cef2 <am_util_stdio_vsprintf+0x62>
        {
            //
            // Accumulate the string portion of the format specification.
            //
            if ( pcBuf )
    ceb2:	9b03      	ldr	r3, [sp, #12]
    ceb4:	2b00      	cmp	r3, #0
    ceb6:	d015      	beq.n	cee4 <am_util_stdio_vsprintf+0x54>
            {
                // If '\n', convert to '\r\n'
                if ( *pcFmt == '\n'  &&  g_bTxtXlate )
    ceb8:	9b02      	ldr	r3, [sp, #8]
    ceba:	781b      	ldrb	r3, [r3, #0]
    cebc:	2b0a      	cmp	r3, #10
    cebe:	d10b      	bne.n	ced8 <am_util_stdio_vsprintf+0x48>
    cec0:	4ba8      	ldr	r3, [pc, #672]	@ (d164 <am_util_stdio_vsprintf+0x2d4>)
    cec2:	781b      	ldrb	r3, [r3, #0]
    cec4:	2b00      	cmp	r3, #0
    cec6:	d007      	beq.n	ced8 <am_util_stdio_vsprintf+0x48>
                {
                    *pcBuf++ = '\r';
    cec8:	9b03      	ldr	r3, [sp, #12]
    ceca:	1c5a      	adds	r2, r3, #1
    cecc:	9203      	str	r2, [sp, #12]
    cece:	220d      	movs	r2, #13
    ced0:	701a      	strb	r2, [r3, #0]
                    ++ui32CharCnt;
    ced2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
    ced4:	3301      	adds	r3, #1
    ced6:	9311      	str	r3, [sp, #68]	@ 0x44
                }
                *pcBuf++ = *pcFmt;
    ced8:	9b03      	ldr	r3, [sp, #12]
    ceda:	1c5a      	adds	r2, r3, #1
    cedc:	9203      	str	r2, [sp, #12]
    cede:	9a02      	ldr	r2, [sp, #8]
    cee0:	7812      	ldrb	r2, [r2, #0]
    cee2:	701a      	strb	r2, [r3, #0]
            }

            ++pcFmt;
    cee4:	9b02      	ldr	r3, [sp, #8]
    cee6:	3301      	adds	r3, #1
    cee8:	9302      	str	r3, [sp, #8]
            ++ui32CharCnt;
    ceea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
    ceec:	3301      	adds	r3, #1
    ceee:	9311      	str	r3, [sp, #68]	@ 0x44
            continue;
    cef0:	e2c3      	b.n	d47a <am_util_stdio_vsprintf+0x5ea>
        }

        //
        // Handle the specifier.
        //
        ++pcFmt;
    cef2:	9b02      	ldr	r3, [sp, #8]
    cef4:	3301      	adds	r3, #1
    cef6:	9302      	str	r3, [sp, #8]
        bLower = bLongLong = false;
    cef8:	2300      	movs	r3, #0
    cefa:	f88d 3035 	strb.w	r3, [sp, #53]	@ 0x35
    cefe:	f89d 3035 	ldrb.w	r3, [sp, #53]	@ 0x35
    cf02:	f88d 3036 	strb.w	r3, [sp, #54]	@ 0x36

        //
        // Default to space as ui8PadChar
        //
        ui8PadChar = ' ';
    cf06:	2320      	movs	r3, #32
    cf08:	f88d 3037 	strb.w	r3, [sp, #55]	@ 0x37

        if ( *pcFmt == '0' )
    cf0c:	9b02      	ldr	r3, [sp, #8]
    cf0e:	781b      	ldrb	r3, [r3, #0]
    cf10:	2b30      	cmp	r3, #48	@ 0x30
    cf12:	d105      	bne.n	cf20 <am_util_stdio_vsprintf+0x90>
        {
            ui8PadChar = '0';
    cf14:	2330      	movs	r3, #48	@ 0x30
    cf16:	f88d 3037 	strb.w	r3, [sp, #55]	@ 0x37
            ++pcFmt;
    cf1a:	9b02      	ldr	r3, [sp, #8]
    cf1c:	3301      	adds	r3, #1
    cf1e:	9302      	str	r3, [sp, #8]
        }

        //
        // Width specifier
        //
        iWidth = decstr_to_int(pcFmt, &ui32NumChars);
    cf20:	ab05      	add	r3, sp, #20
    cf22:	4619      	mov	r1, r3
    cf24:	9802      	ldr	r0, [sp, #8]
    cf26:	f7ff fd93 	bl	ca50 <decstr_to_int>
    cf2a:	4603      	mov	r3, r0
    cf2c:	9310      	str	r3, [sp, #64]	@ 0x40
        pcFmt += ui32NumChars;
    cf2e:	9b05      	ldr	r3, [sp, #20]
    cf30:	9a02      	ldr	r2, [sp, #8]
    cf32:	4413      	add	r3, r2
    cf34:	9302      	str	r3, [sp, #8]

        //
        // For now, only support a negative width specifier for %s
        //
        if ( ( *pcFmt != 's' )  &&  ( iWidth < 0 ) )
    cf36:	9b02      	ldr	r3, [sp, #8]
    cf38:	781b      	ldrb	r3, [r3, #0]
    cf3a:	2b73      	cmp	r3, #115	@ 0x73
    cf3c:	d005      	beq.n	cf4a <am_util_stdio_vsprintf+0xba>
    cf3e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    cf40:	2b00      	cmp	r3, #0
    cf42:	da02      	bge.n	cf4a <am_util_stdio_vsprintf+0xba>
        {
            iWidth = -iWidth;
    cf44:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    cf46:	425b      	negs	r3, r3
    cf48:	9310      	str	r3, [sp, #64]	@ 0x40
        }

        //
        // Check for precision specifier
        //
        if (*pcFmt == '.')
    cf4a:	9b02      	ldr	r3, [sp, #8]
    cf4c:	781b      	ldrb	r3, [r3, #0]
    cf4e:	2b2e      	cmp	r3, #46	@ 0x2e
    cf50:	d10d      	bne.n	cf6e <am_util_stdio_vsprintf+0xde>
        {
            ++pcFmt;
    cf52:	9b02      	ldr	r3, [sp, #8]
    cf54:	3301      	adds	r3, #1
    cf56:	9302      	str	r3, [sp, #8]
            iPrecision = decstr_to_int(pcFmt, &ui32NumChars);
    cf58:	ab05      	add	r3, sp, #20
    cf5a:	4619      	mov	r1, r3
    cf5c:	9802      	ldr	r0, [sp, #8]
    cf5e:	f7ff fd77 	bl	ca50 <decstr_to_int>
    cf62:	4603      	mov	r3, r0
    cf64:	930e      	str	r3, [sp, #56]	@ 0x38
            pcFmt += ui32NumChars;
    cf66:	9b05      	ldr	r3, [sp, #20]
    cf68:	9a02      	ldr	r2, [sp, #8]
    cf6a:	4413      	add	r3, r2
    cf6c:	9302      	str	r3, [sp, #8]
        // 'll', which must be a modifier for either 'd', 'i', 'u', 'x', or 'X'
        // (or even 'o', which is not currently supported). Other sub-specifiers
        // like 'hh','h', etc. are not currently handled.
        // Note - 'l' is used in Coremark, a primary reason it's supported here.
        //
        if ( *pcFmt == 'l' )
    cf6e:	9b02      	ldr	r3, [sp, #8]
    cf70:	781b      	ldrb	r3, [r3, #0]
    cf72:	2b6c      	cmp	r3, #108	@ 0x6c
    cf74:	d10c      	bne.n	cf90 <am_util_stdio_vsprintf+0x100>
        {
            pcFmt++;
    cf76:	9b02      	ldr	r3, [sp, #8]
    cf78:	3301      	adds	r3, #1
    cf7a:	9302      	str	r3, [sp, #8]
            if ( *pcFmt == 'l' )    // "ll" (long long)
    cf7c:	9b02      	ldr	r3, [sp, #8]
    cf7e:	781b      	ldrb	r3, [r3, #0]
    cf80:	2b6c      	cmp	r3, #108	@ 0x6c
    cf82:	d105      	bne.n	cf90 <am_util_stdio_vsprintf+0x100>
            {
                pcFmt++;
    cf84:	9b02      	ldr	r3, [sp, #8]
    cf86:	3301      	adds	r3, #1
    cf88:	9302      	str	r3, [sp, #8]
                bLongLong = true;
    cf8a:	2301      	movs	r3, #1
    cf8c:	f88d 3035 	strb.w	r3, [sp, #53]	@ 0x35
            }
        }

        switch ( *pcFmt )
    cf90:	9b02      	ldr	r3, [sp, #8]
    cf92:	781b      	ldrb	r3, [r3, #0]
    cf94:	3b46      	subs	r3, #70	@ 0x46
    cf96:	2b32      	cmp	r3, #50	@ 0x32
    cf98:	f200 825c 	bhi.w	d454 <am_util_stdio_vsprintf+0x5c4>
    cf9c:	a201      	add	r2, pc, #4	@ (adr r2, cfa4 <am_util_stdio_vsprintf+0x114>)
    cf9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    cfa2:	bf00      	nop
    cfa4:	0000d3db 	.word	0x0000d3db
    cfa8:	0000d455 	.word	0x0000d455
    cfac:	0000d455 	.word	0x0000d455
    cfb0:	0000d455 	.word	0x0000d455
    cfb4:	0000d455 	.word	0x0000d455
    cfb8:	0000d455 	.word	0x0000d455
    cfbc:	0000d455 	.word	0x0000d455
    cfc0:	0000d455 	.word	0x0000d455
    cfc4:	0000d455 	.word	0x0000d455
    cfc8:	0000d455 	.word	0x0000d455
    cfcc:	0000d455 	.word	0x0000d455
    cfd0:	0000d455 	.word	0x0000d455
    cfd4:	0000d455 	.word	0x0000d455
    cfd8:	0000d455 	.word	0x0000d455
    cfdc:	0000d455 	.word	0x0000d455
    cfe0:	0000d455 	.word	0x0000d455
    cfe4:	0000d455 	.word	0x0000d455
    cfe8:	0000d455 	.word	0x0000d455
    cfec:	0000d16f 	.word	0x0000d16f
    cff0:	0000d455 	.word	0x0000d455
    cff4:	0000d455 	.word	0x0000d455
    cff8:	0000d455 	.word	0x0000d455
    cffc:	0000d455 	.word	0x0000d455
    d000:	0000d455 	.word	0x0000d455
    d004:	0000d455 	.word	0x0000d455
    d008:	0000d455 	.word	0x0000d455
    d00c:	0000d455 	.word	0x0000d455
    d010:	0000d455 	.word	0x0000d455
    d014:	0000d455 	.word	0x0000d455
    d018:	0000d071 	.word	0x0000d071
    d01c:	0000d29f 	.word	0x0000d29f
    d020:	0000d455 	.word	0x0000d455
    d024:	0000d3db 	.word	0x0000d3db
    d028:	0000d455 	.word	0x0000d455
    d02c:	0000d455 	.word	0x0000d455
    d030:	0000d29f 	.word	0x0000d29f
    d034:	0000d455 	.word	0x0000d455
    d038:	0000d455 	.word	0x0000d455
    d03c:	0000d455 	.word	0x0000d455
    d040:	0000d455 	.word	0x0000d455
    d044:	0000d455 	.word	0x0000d455
    d048:	0000d455 	.word	0x0000d455
    d04c:	0000d455 	.word	0x0000d455
    d050:	0000d455 	.word	0x0000d455
    d054:	0000d455 	.word	0x0000d455
    d058:	0000d097 	.word	0x0000d097
    d05c:	0000d455 	.word	0x0000d455
    d060:	0000d209 	.word	0x0000d209
    d064:	0000d455 	.word	0x0000d455
    d068:	0000d455 	.word	0x0000d455
    d06c:	0000d169 	.word	0x0000d169
        {
            case 'c':
                ui8CharSpecifier = va_arg(pArgs, uint32_t);
    d070:	9b01      	ldr	r3, [sp, #4]
    d072:	1d1a      	adds	r2, r3, #4
    d074:	9201      	str	r2, [sp, #4]
    d076:	681b      	ldr	r3, [r3, #0]
    d078:	f88d 301f 	strb.w	r3, [sp, #31]

                if ( pcBuf )
    d07c:	9b03      	ldr	r3, [sp, #12]
    d07e:	2b00      	cmp	r3, #0
    d080:	d005      	beq.n	d08e <am_util_stdio_vsprintf+0x1fe>
                {
                    *pcBuf++ = ui8CharSpecifier;
    d082:	9b03      	ldr	r3, [sp, #12]
    d084:	1c5a      	adds	r2, r3, #1
    d086:	9203      	str	r2, [sp, #12]
    d088:	f89d 201f 	ldrb.w	r2, [sp, #31]
    d08c:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
    d08e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
    d090:	3301      	adds	r3, #1
    d092:	9311      	str	r3, [sp, #68]	@ 0x44
                break;
    d094:	e1ee      	b.n	d474 <am_util_stdio_vsprintf+0x5e4>

            case 's':
                pcStr = va_arg(pArgs, char *);
    d096:	9b01      	ldr	r3, [sp, #4]
    d098:	1d1a      	adds	r2, r3, #4
    d09a:	9201      	str	r2, [sp, #4]
    d09c:	681b      	ldr	r3, [r3, #0]
    d09e:	9315      	str	r3, [sp, #84]	@ 0x54
                //
                // For %s, we support the width specifier. If iWidth is negative
                // the string is left-aligned (padding on the right).  Otherwise
                // the string is padded at the beginning with spaces.
                //
                ui32strlen = simple_strlen(pcStr);
    d0a0:	9815      	ldr	r0, [sp, #84]	@ 0x54
    d0a2:	f7ff fdbe 	bl	cc22 <simple_strlen>
    d0a6:	900b      	str	r0, [sp, #44]	@ 0x2c
                if ( iWidth > 0 )
    d0a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    d0aa:	2b00      	cmp	r3, #0
    d0ac:	dd2e      	ble.n	d10c <am_util_stdio_vsprintf+0x27c>
                {
                    // Pad the beginning of the string (right-aligned).
                    if ( ui32strlen < iWidth )
    d0ae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    d0b0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
    d0b2:	429a      	cmp	r2, r3
    d0b4:	d22a      	bcs.n	d10c <am_util_stdio_vsprintf+0x27c>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
    d0b6:	9a10      	ldr	r2, [sp, #64]	@ 0x40
    d0b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    d0ba:	1ad3      	subs	r3, r2, r3
    d0bc:	9310      	str	r3, [sp, #64]	@ 0x40
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d0be:	f89d 3037 	ldrb.w	r3, [sp, #55]	@ 0x37
    d0c2:	9a10      	ldr	r2, [sp, #64]	@ 0x40
    d0c4:	4619      	mov	r1, r3
    d0c6:	9803      	ldr	r0, [sp, #12]
    d0c8:	f7ff fdc1 	bl	cc4e <padbuffer>
    d0cc:	9010      	str	r0, [sp, #64]	@ 0x40
                        pcBuf += pcBuf ? iWidth : 0;
    d0ce:	9b03      	ldr	r3, [sp, #12]
    d0d0:	2b00      	cmp	r3, #0
    d0d2:	d001      	beq.n	d0d8 <am_util_stdio_vsprintf+0x248>
    d0d4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    d0d6:	e000      	b.n	d0da <am_util_stdio_vsprintf+0x24a>
    d0d8:	2300      	movs	r3, #0
    d0da:	9a03      	ldr	r2, [sp, #12]
    d0dc:	4413      	add	r3, r2
    d0de:	9303      	str	r3, [sp, #12]
                        ui32CharCnt += iWidth;
    d0e0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    d0e2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
    d0e4:	4413      	add	r3, r2
    d0e6:	9311      	str	r3, [sp, #68]	@ 0x44
                        iWidth = 0;
    d0e8:	2300      	movs	r3, #0
    d0ea:	9310      	str	r3, [sp, #64]	@ 0x40
                    }
                }

                while (*pcStr != 0x0)
    d0ec:	e00e      	b.n	d10c <am_util_stdio_vsprintf+0x27c>
                {
                    if ( pcBuf )
    d0ee:	9b03      	ldr	r3, [sp, #12]
    d0f0:	2b00      	cmp	r3, #0
    d0f2:	d005      	beq.n	d100 <am_util_stdio_vsprintf+0x270>
                    {
                        *pcBuf++ = *pcStr;
    d0f4:	9b03      	ldr	r3, [sp, #12]
    d0f6:	1c5a      	adds	r2, r3, #1
    d0f8:	9203      	str	r2, [sp, #12]
    d0fa:	9a15      	ldr	r2, [sp, #84]	@ 0x54
    d0fc:	7812      	ldrb	r2, [r2, #0]
    d0fe:	701a      	strb	r2, [r3, #0]
                    }

                    ++pcStr;
    d100:	9b15      	ldr	r3, [sp, #84]	@ 0x54
    d102:	3301      	adds	r3, #1
    d104:	9315      	str	r3, [sp, #84]	@ 0x54
                    ++ui32CharCnt;
    d106:	9b11      	ldr	r3, [sp, #68]	@ 0x44
    d108:	3301      	adds	r3, #1
    d10a:	9311      	str	r3, [sp, #68]	@ 0x44
                while (*pcStr != 0x0)
    d10c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
    d10e:	781b      	ldrb	r3, [r3, #0]
    d110:	2b00      	cmp	r3, #0
    d112:	d1ec      	bne.n	d0ee <am_util_stdio_vsprintf+0x25e>
                }

                if ( iWidth )
    d114:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    d116:	2b00      	cmp	r3, #0
    d118:	f000 81a9 	beq.w	d46e <am_util_stdio_vsprintf+0x5de>
                {
                    iWidth = -iWidth;
    d11c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    d11e:	425b      	negs	r3, r3
    d120:	9310      	str	r3, [sp, #64]	@ 0x40

                    // Pad the end of the string (left-aligned).
                    if ( ui32strlen < iWidth )
    d122:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    d124:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
    d126:	429a      	cmp	r2, r3
    d128:	f080 81a1 	bcs.w	d46e <am_util_stdio_vsprintf+0x5de>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
    d12c:	9a10      	ldr	r2, [sp, #64]	@ 0x40
    d12e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    d130:	1ad3      	subs	r3, r2, r3
    d132:	9310      	str	r3, [sp, #64]	@ 0x40
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d134:	f89d 3037 	ldrb.w	r3, [sp, #55]	@ 0x37
    d138:	9a10      	ldr	r2, [sp, #64]	@ 0x40
    d13a:	4619      	mov	r1, r3
    d13c:	9803      	ldr	r0, [sp, #12]
    d13e:	f7ff fd86 	bl	cc4e <padbuffer>
    d142:	9010      	str	r0, [sp, #64]	@ 0x40
                        pcBuf += pcBuf ? iWidth : 0;
    d144:	9b03      	ldr	r3, [sp, #12]
    d146:	2b00      	cmp	r3, #0
    d148:	d001      	beq.n	d14e <am_util_stdio_vsprintf+0x2be>
    d14a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    d14c:	e000      	b.n	d150 <am_util_stdio_vsprintf+0x2c0>
    d14e:	2300      	movs	r3, #0
    d150:	9a03      	ldr	r2, [sp, #12]
    d152:	4413      	add	r3, r2
    d154:	9303      	str	r3, [sp, #12]
                        ui32CharCnt += iWidth;
    d156:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    d158:	9a11      	ldr	r2, [sp, #68]	@ 0x44
    d15a:	4413      	add	r3, r2
    d15c:	9311      	str	r3, [sp, #68]	@ 0x44
                        iWidth = 0;
    d15e:	2300      	movs	r3, #0
    d160:	9310      	str	r3, [sp, #64]	@ 0x40
                    }
                }
                break;
    d162:	e184      	b.n	d46e <am_util_stdio_vsprintf+0x5de>
    d164:	1001163c 	.word	0x1001163c

            case 'x':
                bLower = true;
    d168:	2301      	movs	r3, #1
    d16a:	f88d 3036 	strb.w	r3, [sp, #54]	@ 0x36
            case 'X':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    d16e:	f89d 3035 	ldrb.w	r3, [sp, #53]	@ 0x35
    d172:	2b00      	cmp	r3, #0
    d174:	d009      	beq.n	d18a <am_util_stdio_vsprintf+0x2fa>
    d176:	9b01      	ldr	r3, [sp, #4]
    d178:	3307      	adds	r3, #7
    d17a:	f023 0307 	bic.w	r3, r3, #7
    d17e:	f103 0208 	add.w	r2, r3, #8
    d182:	9201      	str	r2, [sp, #4]
    d184:	e9d3 4500 	ldrd	r4, r5, [r3]
    d188:	e006      	b.n	d198 <am_util_stdio_vsprintf+0x308>
                                      va_arg(pArgs, uint32_t);
    d18a:	9b01      	ldr	r3, [sp, #4]
    d18c:	1d1a      	adds	r2, r3, #4
    d18e:	9201      	str	r2, [sp, #4]
    d190:	681b      	ldr	r3, [r3, #0]
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    d192:	2200      	movs	r2, #0
    d194:	461c      	mov	r4, r3
    d196:	4615      	mov	r5, r2
    d198:	e9cd 4512 	strd	r4, r5, [sp, #72]	@ 0x48

                if ( iWidth )
    d19c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    d19e:	2b00      	cmp	r3, #0
    d1a0:	d01e      	beq.n	d1e0 <am_util_stdio_vsprintf+0x350>
                {
                    //
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_hex(ui64Val);
    d1a2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	@ 0x48
    d1a6:	f7ff fc30 	bl	ca0a <ndigits_in_hex>
    d1aa:	4602      	mov	r2, r0
    d1ac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    d1ae:	1a9b      	subs	r3, r3, r2
    d1b0:	9310      	str	r3, [sp, #64]	@ 0x40

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d1b2:	f89d 3037 	ldrb.w	r3, [sp, #55]	@ 0x37
    d1b6:	9a10      	ldr	r2, [sp, #64]	@ 0x40
    d1b8:	4619      	mov	r1, r3
    d1ba:	9803      	ldr	r0, [sp, #12]
    d1bc:	f7ff fd47 	bl	cc4e <padbuffer>
    d1c0:	9010      	str	r0, [sp, #64]	@ 0x40
                    pcBuf += pcBuf ? iWidth : 0;
    d1c2:	9b03      	ldr	r3, [sp, #12]
    d1c4:	2b00      	cmp	r3, #0
    d1c6:	d001      	beq.n	d1cc <am_util_stdio_vsprintf+0x33c>
    d1c8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    d1ca:	e000      	b.n	d1ce <am_util_stdio_vsprintf+0x33e>
    d1cc:	2300      	movs	r3, #0
    d1ce:	9a03      	ldr	r2, [sp, #12]
    d1d0:	4413      	add	r3, r2
    d1d2:	9303      	str	r3, [sp, #12]
                    ui32CharCnt += iWidth;
    d1d4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    d1d6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
    d1d8:	4413      	add	r3, r2
    d1da:	9311      	str	r3, [sp, #68]	@ 0x44
                    iWidth = 0;
    d1dc:	2300      	movs	r3, #0
    d1de:	9310      	str	r3, [sp, #64]	@ 0x40
                }

                iVal = uint64_to_hexstr(ui64Val, pcBuf, bLower);
    d1e0:	f89d 3036 	ldrb.w	r3, [sp, #54]	@ 0x36
    d1e4:	9a03      	ldr	r2, [sp, #12]
    d1e6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	@ 0x48
    d1ea:	f7ff fcba 	bl	cb62 <uint64_to_hexstr>
    d1ee:	900f      	str	r0, [sp, #60]	@ 0x3c

                if ( pcBuf )
    d1f0:	9b03      	ldr	r3, [sp, #12]
    d1f2:	2b00      	cmp	r3, #0
    d1f4:	d003      	beq.n	d1fe <am_util_stdio_vsprintf+0x36e>
                {
                    pcBuf += iVal;
    d1f6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
    d1f8:	9a03      	ldr	r2, [sp, #12]
    d1fa:	4413      	add	r3, r2
    d1fc:	9303      	str	r3, [sp, #12]
                }

                ui32CharCnt += iVal;
    d1fe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
    d200:	9a11      	ldr	r2, [sp, #68]	@ 0x44
    d202:	4413      	add	r3, r2
    d204:	9311      	str	r3, [sp, #68]	@ 0x44
                break;
    d206:	e135      	b.n	d474 <am_util_stdio_vsprintf+0x5e4>

            case 'u':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    d208:	f89d 3035 	ldrb.w	r3, [sp, #53]	@ 0x35
    d20c:	2b00      	cmp	r3, #0
    d20e:	d009      	beq.n	d224 <am_util_stdio_vsprintf+0x394>
    d210:	9b01      	ldr	r3, [sp, #4]
    d212:	3307      	adds	r3, #7
    d214:	f023 0307 	bic.w	r3, r3, #7
    d218:	f103 0208 	add.w	r2, r3, #8
    d21c:	9201      	str	r2, [sp, #4]
    d21e:	e9d3 6700 	ldrd	r6, r7, [r3]
    d222:	e006      	b.n	d232 <am_util_stdio_vsprintf+0x3a2>
                                      va_arg(pArgs, uint32_t);
    d224:	9b01      	ldr	r3, [sp, #4]
    d226:	1d1a      	adds	r2, r3, #4
    d228:	9201      	str	r2, [sp, #4]
    d22a:	681b      	ldr	r3, [r3, #0]
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    d22c:	2200      	movs	r2, #0
    d22e:	461e      	mov	r6, r3
    d230:	4617      	mov	r7, r2
    d232:	e9cd 6712 	strd	r6, r7, [sp, #72]	@ 0x48

                if ( iWidth )
    d236:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    d238:	2b00      	cmp	r3, #0
    d23a:	d01e      	beq.n	d27a <am_util_stdio_vsprintf+0x3ea>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_u64(ui64Val);
    d23c:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	@ 0x48
    d240:	f7ff fbaa 	bl	c998 <ndigits_in_u64>
    d244:	4602      	mov	r2, r0
    d246:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    d248:	1a9b      	subs	r3, r3, r2
    d24a:	9310      	str	r3, [sp, #64]	@ 0x40

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d24c:	f89d 3037 	ldrb.w	r3, [sp, #55]	@ 0x37
    d250:	9a10      	ldr	r2, [sp, #64]	@ 0x40
    d252:	4619      	mov	r1, r3
    d254:	9803      	ldr	r0, [sp, #12]
    d256:	f7ff fcfa 	bl	cc4e <padbuffer>
    d25a:	9010      	str	r0, [sp, #64]	@ 0x40
                    pcBuf += pcBuf ? iWidth : 0;
    d25c:	9b03      	ldr	r3, [sp, #12]
    d25e:	2b00      	cmp	r3, #0
    d260:	d001      	beq.n	d266 <am_util_stdio_vsprintf+0x3d6>
    d262:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    d264:	e000      	b.n	d268 <am_util_stdio_vsprintf+0x3d8>
    d266:	2300      	movs	r3, #0
    d268:	9a03      	ldr	r2, [sp, #12]
    d26a:	4413      	add	r3, r2
    d26c:	9303      	str	r3, [sp, #12]
                    ui32CharCnt += iWidth;
    d26e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    d270:	9a11      	ldr	r2, [sp, #68]	@ 0x44
    d272:	4413      	add	r3, r2
    d274:	9311      	str	r3, [sp, #68]	@ 0x44
                    iWidth = 0;
    d276:	2300      	movs	r3, #0
    d278:	9310      	str	r3, [sp, #64]	@ 0x40
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
    d27a:	9a03      	ldr	r2, [sp, #12]
    d27c:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	@ 0x48
    d280:	f7ff fc2a 	bl	cad8 <uint64_to_str>
    d284:	900f      	str	r0, [sp, #60]	@ 0x3c

                if ( pcBuf )
    d286:	9b03      	ldr	r3, [sp, #12]
    d288:	2b00      	cmp	r3, #0
    d28a:	d003      	beq.n	d294 <am_util_stdio_vsprintf+0x404>
                {
                    pcBuf += iVal;
    d28c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
    d28e:	9a03      	ldr	r2, [sp, #12]
    d290:	4413      	add	r3, r2
    d292:	9303      	str	r3, [sp, #12]
                }

                ui32CharCnt += iVal;
    d294:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
    d296:	9a11      	ldr	r2, [sp, #68]	@ 0x44
    d298:	4413      	add	r3, r2
    d29a:	9311      	str	r3, [sp, #68]	@ 0x44
                break;
    d29c:	e0ea      	b.n	d474 <am_util_stdio_vsprintf+0x5e4>
                // Output for a negative number, for example, -5:
                //   %d:-5
                //  %5d:   -5
                // %05d:-0005
                //
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    d29e:	f89d 3035 	ldrb.w	r3, [sp, #53]	@ 0x35
    d2a2:	2b00      	cmp	r3, #0
    d2a4:	d009      	beq.n	d2ba <am_util_stdio_vsprintf+0x42a>
    d2a6:	9b01      	ldr	r3, [sp, #4]
    d2a8:	3307      	adds	r3, #7
    d2aa:	f023 0307 	bic.w	r3, r3, #7
    d2ae:	f103 0208 	add.w	r2, r3, #8
    d2b2:	9201      	str	r2, [sp, #4]
    d2b4:	e9d3 8900 	ldrd	r8, r9, [r3]
    d2b8:	e006      	b.n	d2c8 <am_util_stdio_vsprintf+0x438>
                                     va_arg(pArgs, int32_t);
    d2ba:	9b01      	ldr	r3, [sp, #4]
    d2bc:	1d1a      	adds	r2, r3, #4
    d2be:	9201      	str	r2, [sp, #4]
    d2c0:	681b      	ldr	r3, [r3, #0]
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    d2c2:	17da      	asrs	r2, r3, #31
    d2c4:	4698      	mov	r8, r3
    d2c6:	4691      	mov	r9, r2
    d2c8:	e9cd 8908 	strd	r8, r9, [sp, #32]

                //
                // Get absolute value
                //
                if ( i64Val < 0 )
    d2cc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    d2d0:	2b00      	cmp	r3, #0
    d2d2:	da0c      	bge.n	d2ee <am_util_stdio_vsprintf+0x45e>
                {
                    ui64Val = -i64Val;          // Get absolute value
    d2d4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    d2d8:	2100      	movs	r1, #0
    d2da:	f1d2 0a00 	rsbs	sl, r2, #0
    d2de:	eb61 0b03 	sbc.w	fp, r1, r3
    d2e2:	e9cd ab12 	strd	sl, fp, [sp, #72]	@ 0x48
                    bNeg = true;
    d2e6:	2301      	movs	r3, #1
    d2e8:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
    d2ec:	e006      	b.n	d2fc <am_util_stdio_vsprintf+0x46c>
                }
                else
                {
                    ui64Val = i64Val;
    d2ee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    d2f2:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
                    bNeg = false;
    d2f6:	2300      	movs	r3, #0
    d2f8:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
                }

                if ( iWidth )
    d2fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    d2fe:	2b00      	cmp	r3, #0
    d300:	d04a      	beq.n	d398 <am_util_stdio_vsprintf+0x508>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_i64(ui64Val);
    d302:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	@ 0x48
    d306:	4610      	mov	r0, r2
    d308:	4619      	mov	r1, r3
    d30a:	f7ff fb64 	bl	c9d6 <ndigits_in_i64>
    d30e:	4602      	mov	r2, r0
    d310:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    d312:	1a9b      	subs	r3, r3, r2
    d314:	9310      	str	r3, [sp, #64]	@ 0x40

                    if ( bNeg )
    d316:	f89d 3034 	ldrb.w	r3, [sp, #52]	@ 0x34
    d31a:	2b00      	cmp	r3, #0
    d31c:	d011      	beq.n	d342 <am_util_stdio_vsprintf+0x4b2>
                    {
                        --iWidth;
    d31e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    d320:	3b01      	subs	r3, #1
    d322:	9310      	str	r3, [sp, #64]	@ 0x40

                        //
                        // Allow for the negative sign
                        //
                        if ( ui8PadChar == '0' )
    d324:	f89d 3037 	ldrb.w	r3, [sp, #55]	@ 0x37
    d328:	2b30      	cmp	r3, #48	@ 0x30
    d32a:	d10a      	bne.n	d342 <am_util_stdio_vsprintf+0x4b2>
                        {
                            //
                            // Print the neg sign BEFORE the leading zeros
                            //
                            if ( pcBuf )
    d32c:	9b03      	ldr	r3, [sp, #12]
    d32e:	2b00      	cmp	r3, #0
    d330:	d004      	beq.n	d33c <am_util_stdio_vsprintf+0x4ac>
                            {
                                *pcBuf++ = '-';
    d332:	9b03      	ldr	r3, [sp, #12]
    d334:	1c5a      	adds	r2, r3, #1
    d336:	9203      	str	r2, [sp, #12]
    d338:	222d      	movs	r2, #45	@ 0x2d
    d33a:	701a      	strb	r2, [r3, #0]
                            }

                            ++ui32CharCnt;
    d33c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
    d33e:	3301      	adds	r3, #1
    d340:	9311      	str	r3, [sp, #68]	@ 0x44
                        }
                    }

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d342:	f89d 3037 	ldrb.w	r3, [sp, #55]	@ 0x37
    d346:	9a10      	ldr	r2, [sp, #64]	@ 0x40
    d348:	4619      	mov	r1, r3
    d34a:	9803      	ldr	r0, [sp, #12]
    d34c:	f7ff fc7f 	bl	cc4e <padbuffer>
    d350:	9010      	str	r0, [sp, #64]	@ 0x40
                    pcBuf += pcBuf ? iWidth : 0;
    d352:	9b03      	ldr	r3, [sp, #12]
    d354:	2b00      	cmp	r3, #0
    d356:	d001      	beq.n	d35c <am_util_stdio_vsprintf+0x4cc>
    d358:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    d35a:	e000      	b.n	d35e <am_util_stdio_vsprintf+0x4ce>
    d35c:	2300      	movs	r3, #0
    d35e:	9a03      	ldr	r2, [sp, #12]
    d360:	4413      	add	r3, r2
    d362:	9303      	str	r3, [sp, #12]
                    ui32CharCnt += iWidth;
    d364:	9b10      	ldr	r3, [sp, #64]	@ 0x40
    d366:	9a11      	ldr	r2, [sp, #68]	@ 0x44
    d368:	4413      	add	r3, r2
    d36a:	9311      	str	r3, [sp, #68]	@ 0x44
                    iWidth = 0;
    d36c:	2300      	movs	r3, #0
    d36e:	9310      	str	r3, [sp, #64]	@ 0x40

                    if ( bNeg  &&  (ui8PadChar == ' ') )
    d370:	f89d 3034 	ldrb.w	r3, [sp, #52]	@ 0x34
    d374:	2b00      	cmp	r3, #0
    d376:	d01e      	beq.n	d3b6 <am_util_stdio_vsprintf+0x526>
    d378:	f89d 3037 	ldrb.w	r3, [sp, #55]	@ 0x37
    d37c:	2b20      	cmp	r3, #32
    d37e:	d11a      	bne.n	d3b6 <am_util_stdio_vsprintf+0x526>
                    {
                        //
                        // Print the neg sign AFTER the leading blanks
                        //
                        if ( pcBuf )
    d380:	9b03      	ldr	r3, [sp, #12]
    d382:	2b00      	cmp	r3, #0
    d384:	d004      	beq.n	d390 <am_util_stdio_vsprintf+0x500>
                        {
                            *pcBuf++ = '-';
    d386:	9b03      	ldr	r3, [sp, #12]
    d388:	1c5a      	adds	r2, r3, #1
    d38a:	9203      	str	r2, [sp, #12]
    d38c:	222d      	movs	r2, #45	@ 0x2d
    d38e:	701a      	strb	r2, [r3, #0]
                        }

                        ++ui32CharCnt;
    d390:	9b11      	ldr	r3, [sp, #68]	@ 0x44
    d392:	3301      	adds	r3, #1
    d394:	9311      	str	r3, [sp, #68]	@ 0x44
    d396:	e00e      	b.n	d3b6 <am_util_stdio_vsprintf+0x526>
                    }
                }
                else
                {
                    if ( bNeg )
    d398:	f89d 3034 	ldrb.w	r3, [sp, #52]	@ 0x34
    d39c:	2b00      	cmp	r3, #0
    d39e:	d00a      	beq.n	d3b6 <am_util_stdio_vsprintf+0x526>
                    {
                        if ( pcBuf )
    d3a0:	9b03      	ldr	r3, [sp, #12]
    d3a2:	2b00      	cmp	r3, #0
    d3a4:	d004      	beq.n	d3b0 <am_util_stdio_vsprintf+0x520>
                        {
                            *pcBuf++ = '-';
    d3a6:	9b03      	ldr	r3, [sp, #12]
    d3a8:	1c5a      	adds	r2, r3, #1
    d3aa:	9203      	str	r2, [sp, #12]
    d3ac:	222d      	movs	r2, #45	@ 0x2d
    d3ae:	701a      	strb	r2, [r3, #0]
                        }
                        ++ui32CharCnt;
    d3b0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
    d3b2:	3301      	adds	r3, #1
    d3b4:	9311      	str	r3, [sp, #68]	@ 0x44
                    }
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
    d3b6:	9a03      	ldr	r2, [sp, #12]
    d3b8:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	@ 0x48
    d3bc:	f7ff fb8c 	bl	cad8 <uint64_to_str>
    d3c0:	900f      	str	r0, [sp, #60]	@ 0x3c

                if ( pcBuf )
    d3c2:	9b03      	ldr	r3, [sp, #12]
    d3c4:	2b00      	cmp	r3, #0
    d3c6:	d003      	beq.n	d3d0 <am_util_stdio_vsprintf+0x540>
                {
                    pcBuf += iVal;
    d3c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
    d3ca:	9a03      	ldr	r2, [sp, #12]
    d3cc:	4413      	add	r3, r2
    d3ce:	9303      	str	r3, [sp, #12]
                }

                ui32CharCnt += iVal;
    d3d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
    d3d2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
    d3d4:	4413      	add	r3, r2
    d3d6:	9311      	str	r3, [sp, #68]	@ 0x44
                break;
    d3d8:	e04c      	b.n	d474 <am_util_stdio_vsprintf+0x5e4>

            case 'f':
            case 'F':
                if ( pcBuf )
    d3da:	9b03      	ldr	r3, [sp, #12]
    d3dc:	2b00      	cmp	r3, #0
    d3de:	d048      	beq.n	d472 <am_util_stdio_vsprintf+0x5e2>
                {
                    float fValue = va_arg(pArgs, double);
    d3e0:	9b01      	ldr	r3, [sp, #4]
    d3e2:	3307      	adds	r3, #7
    d3e4:	f023 0307 	bic.w	r3, r3, #7
    d3e8:	f103 0208 	add.w	r2, r3, #8
    d3ec:	9201      	str	r2, [sp, #4]
    d3ee:	e9d3 2300 	ldrd	r2, r3, [r3]
    d3f2:	4610      	mov	r0, r2
    d3f4:	4619      	mov	r1, r3
    d3f6:	f7ff f8d9 	bl	c5ac <__aeabi_d2f>
    d3fa:	4603      	mov	r3, r0
    d3fc:	9306      	str	r3, [sp, #24]

                    //
                    // pcBuf is an input (size of buffer) and also an output of ftoa()
                    //
                    *(uint32_t*)pcBuf = 20;
    d3fe:	9b03      	ldr	r3, [sp, #12]
    d400:	2214      	movs	r2, #20
    d402:	601a      	str	r2, [r3, #0]

                    iVal = ftoa(fValue, pcBuf, iPrecision);
    d404:	990e      	ldr	r1, [sp, #56]	@ 0x38
    d406:	9803      	ldr	r0, [sp, #12]
    d408:	ed9d 0a06 	vldr	s0, [sp, #24]
    d40c:	f7ff fc42 	bl	cc94 <ftoa>
    d410:	900f      	str	r0, [sp, #60]	@ 0x3c
                    if ( iVal < 0 )
    d412:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
    d414:	2b00      	cmp	r3, #0
    d416:	da14      	bge.n	d442 <am_util_stdio_vsprintf+0x5b2>
                    {
                        uint32_t u32PrntErrVal;
                        if ( iVal == AM_FTOA_ERR_VAL_TOO_SMALL )
    d418:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
    d41a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
    d41e:	d102      	bne.n	d426 <am_util_stdio_vsprintf+0x596>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('0' << 16) |
    d420:	4b1e      	ldr	r3, [pc, #120]	@ (d49c <am_util_stdio_vsprintf+0x60c>)
    d422:	930c      	str	r3, [sp, #48]	@ 0x30
    d424:	e008      	b.n	d438 <am_util_stdio_vsprintf+0x5a8>
                                            ('.' << 8)   | ('0' << 0);  // "0.0"
                        }
                        else if ( iVal == AM_FTOA_ERR_VAL_TOO_LARGE )
    d426:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
    d428:	f113 0f02 	cmn.w	r3, #2
    d42c:	d102      	bne.n	d434 <am_util_stdio_vsprintf+0x5a4>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('#' << 16) |
    d42e:	4b1c      	ldr	r3, [pc, #112]	@ (d4a0 <am_util_stdio_vsprintf+0x610>)
    d430:	930c      	str	r3, [sp, #48]	@ 0x30
    d432:	e001      	b.n	d438 <am_util_stdio_vsprintf+0x5a8>
                                            ('.' << 8)   | ('#' << 0);  // "#.#"
                        }
                        else
                        {
                            u32PrntErrVal = (0x00 << 24) | ('?' << 16) |
    d434:	4b1b      	ldr	r3, [pc, #108]	@ (d4a4 <am_util_stdio_vsprintf+0x614>)
    d436:	930c      	str	r3, [sp, #48]	@ 0x30
                                            ('.' << 8)   | ('?' << 0);  // "?.?"
                        }
                        *(uint32_t*)pcBuf = u32PrntErrVal;
    d438:	9b03      	ldr	r3, [sp, #12]
    d43a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
    d43c:	601a      	str	r2, [r3, #0]
                        iVal = 3;
    d43e:	2303      	movs	r3, #3
    d440:	930f      	str	r3, [sp, #60]	@ 0x3c
                    }
                    ui32CharCnt += iVal;
    d442:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
    d444:	9a11      	ldr	r2, [sp, #68]	@ 0x44
    d446:	4413      	add	r3, r2
    d448:	9311      	str	r3, [sp, #68]	@ 0x44
                    pcBuf += iVal;
    d44a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
    d44c:	9a03      	ldr	r2, [sp, #12]
    d44e:	4413      	add	r3, r2
    d450:	9303      	str	r3, [sp, #12]
                }
                break;
    d452:	e00e      	b.n	d472 <am_util_stdio_vsprintf+0x5e2>
            // For non-handled specifiers, we'll just print the character.
            // e.g. this will allow the normal printing of a '%' using
            // "%%".
            //
            default:
                if ( pcBuf )
    d454:	9b03      	ldr	r3, [sp, #12]
    d456:	2b00      	cmp	r3, #0
    d458:	d005      	beq.n	d466 <am_util_stdio_vsprintf+0x5d6>
                {
                    *pcBuf++ = *pcFmt;
    d45a:	9b03      	ldr	r3, [sp, #12]
    d45c:	1c5a      	adds	r2, r3, #1
    d45e:	9203      	str	r2, [sp, #12]
    d460:	9a02      	ldr	r2, [sp, #8]
    d462:	7812      	ldrb	r2, [r2, #0]
    d464:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
    d466:	9b11      	ldr	r3, [sp, #68]	@ 0x44
    d468:	3301      	adds	r3, #1
    d46a:	9311      	str	r3, [sp, #68]	@ 0x44
                break;
    d46c:	e002      	b.n	d474 <am_util_stdio_vsprintf+0x5e4>
                break;
    d46e:	bf00      	nop
    d470:	e000      	b.n	d474 <am_util_stdio_vsprintf+0x5e4>
                break;
    d472:	bf00      	nop
        } // switch ()

        //
        // Bump the format specification to the next character
        //
        ++pcFmt;
    d474:	9b02      	ldr	r3, [sp, #8]
    d476:	3301      	adds	r3, #1
    d478:	9302      	str	r3, [sp, #8]
    while ( *pcFmt != 0x0 )
    d47a:	9b02      	ldr	r3, [sp, #8]
    d47c:	781b      	ldrb	r3, [r3, #0]
    d47e:	2b00      	cmp	r3, #0
    d480:	f47f ad11 	bne.w	cea6 <am_util_stdio_vsprintf+0x16>
    } // while ()

    //
    // Terminate the string
    //
    if ( pcBuf )
    d484:	9b03      	ldr	r3, [sp, #12]
    d486:	2b00      	cmp	r3, #0
    d488:	d002      	beq.n	d490 <am_util_stdio_vsprintf+0x600>
    {
        *pcBuf = 0x0;
    d48a:	9b03      	ldr	r3, [sp, #12]
    d48c:	2200      	movs	r2, #0
    d48e:	701a      	strb	r2, [r3, #0]
    }

    return (ui32CharCnt);
    d490:	9b11      	ldr	r3, [sp, #68]	@ 0x44
}
    d492:	4618      	mov	r0, r3
    d494:	b017      	add	sp, #92	@ 0x5c
    d496:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d49a:	bf00      	nop
    d49c:	00302e30 	.word	0x00302e30
    d4a0:	00232e23 	.word	0x00232e23
    d4a4:	003f2e3f 	.word	0x003f2e3f

0000d4a8 <am_util_stdio_printf>:
// A lite version of printf()
//
//*****************************************************************************
uint32_t
am_util_stdio_printf(const char *pcFmt, ...)
{
    d4a8:	b40f      	push	{r0, r1, r2, r3}
    d4aa:	b500      	push	{lr}
    d4ac:	b083      	sub	sp, #12
    uint32_t ui32NumChars;

    if (!g_pfnCharPrint)
    d4ae:	4b0c      	ldr	r3, [pc, #48]	@ (d4e0 <am_util_stdio_printf+0x38>)
    d4b0:	681b      	ldr	r3, [r3, #0]
    d4b2:	2b00      	cmp	r3, #0
    d4b4:	d101      	bne.n	d4ba <am_util_stdio_printf+0x12>
    {
        return 0;
    d4b6:	2300      	movs	r3, #0
    d4b8:	e00c      	b.n	d4d4 <am_util_stdio_printf+0x2c>

    //
    // Convert to the desired string.
    //
    va_list pArgs;
    va_start(pArgs, pcFmt);
    d4ba:	ab05      	add	r3, sp, #20
    d4bc:	9300      	str	r3, [sp, #0]
    ui32NumChars = am_util_stdio_vsprintf(g_prfbuf, pcFmt, pArgs);
    d4be:	9a00      	ldr	r2, [sp, #0]
    d4c0:	9904      	ldr	r1, [sp, #16]
    d4c2:	4808      	ldr	r0, [pc, #32]	@ (d4e4 <am_util_stdio_printf+0x3c>)
    d4c4:	f7ff fce4 	bl	ce90 <am_util_stdio_vsprintf>
    d4c8:	9001      	str	r0, [sp, #4]
    va_end(pArgs);

    //
    // This is where we print the buffer to the configured interface.
    //
    g_pfnCharPrint(g_prfbuf);
    d4ca:	4b05      	ldr	r3, [pc, #20]	@ (d4e0 <am_util_stdio_printf+0x38>)
    d4cc:	681b      	ldr	r3, [r3, #0]
    d4ce:	4805      	ldr	r0, [pc, #20]	@ (d4e4 <am_util_stdio_printf+0x3c>)
    d4d0:	4798      	blx	r3

    //
    // return the number of characters printed.
    //
    return ui32NumChars;
    d4d2:	9b01      	ldr	r3, [sp, #4]
}
    d4d4:	4618      	mov	r0, r3
    d4d6:	b003      	add	sp, #12
    d4d8:	f85d eb04 	ldr.w	lr, [sp], #4
    d4dc:	b004      	add	sp, #16
    d4de:	4770      	bx	lr
    d4e0:	10011238 	.word	0x10011238
    d4e4:	1001123c 	.word	0x1001123c

0000d4e8 <main>:
// Function prototype defined in this file
void ADG819_Set(bool connectToS1);
void MainAppTask(void *pvParameters);

int main(void)
{
    d4e8:	b500      	push	{lr}
    d4ea:	b083      	sub	sp, #12
    // Core Setup
    setup();
    d4ec:	f000 f8ec 	bl	d6c8 <setup>

    // Initial Output Check
    am_util_stdio_printf("\r\n*** System Setup Complete. Starting FreeRTOS. ***\r\n");
    d4f0:	480b      	ldr	r0, [pc, #44]	@ (d520 <main+0x38>)
    d4f2:	f7ff ffd9 	bl	d4a8 <am_util_stdio_printf>

    // Configure Control Pin
    am_hal_gpio_pinconfig(ADG819_CTRL_PIN, g_AM_HAL_GPIO_OUTPUT);
    d4f6:	4b0b      	ldr	r3, [pc, #44]	@ (d524 <main+0x3c>)
    d4f8:	6819      	ldr	r1, [r3, #0]
    d4fa:	2005      	movs	r0, #5
    d4fc:	f003 faf0 	bl	10ae0 <am_hal_gpio_pinconfig>

    // Create the main application
    xTaskCreate(
    d500:	2300      	movs	r3, #0
    d502:	9301      	str	r3, [sp, #4]
    d504:	2301      	movs	r3, #1
    d506:	9300      	str	r3, [sp, #0]
    d508:	2300      	movs	r3, #0
    d50a:	f44f 7280 	mov.w	r2, #256	@ 0x100
    d50e:	4906      	ldr	r1, [pc, #24]	@ (d528 <main+0x40>)
    d510:	4806      	ldr	r0, [pc, #24]	@ (d52c <main+0x44>)
    d512:	f000 fb2f 	bl	db74 <xTaskCreate>
        tskIDLE_PRIORITY + 1,        
        NULL                         
    );

    // Start the scheduler - this function never returns.
    vTaskStartScheduler();
    d516:	f000 fd17 	bl	df48 <vTaskStartScheduler>

    // Should never reach here
    while(1);
    d51a:	bf00      	nop
    d51c:	e7fd      	b.n	d51a <main+0x32>
    d51e:	bf00      	nop
    d520:	00012410 	.word	0x00012410
    d524:	000127c8 	.word	0x000127c8
    d528:	00012448 	.word	0x00012448
    d52c:	0000d531 	.word	0x0000d531

0000d530 <MainAppTask>:
}

void MainAppTask(void *pvParameters)
{
    d530:	b500      	push	{lr}
    d532:	b083      	sub	sp, #12
    d534:	9001      	str	r0, [sp, #4]
    (void) pvParameters;

    while (1)
    {
        // --- Phase S1: Energy Harvesting ---
        am_util_stdio_printf("Entering S1 (Energy Harvesting) for %d ms...\r\n", TIMER1_MS);
    d536:	f644 6120 	movw	r1, #20000	@ 0x4e20
    d53a:	480c      	ldr	r0, [pc, #48]	@ (d56c <MainAppTask+0x3c>)
    d53c:	f7ff ffb4 	bl	d4a8 <am_util_stdio_printf>
        ADG819_Set(true);
    d540:	2001      	movs	r0, #1
    d542:	f000 f817 	bl	d574 <ADG819_Set>
        vTaskDelay(pdMS_TO_TICKS(TIMER1_MS));
    d546:	f644 6020 	movw	r0, #20000	@ 0x4e20
    d54a:	f000 fcd3 	bl	def4 <vTaskDelay>

        // --- Phase S2: Data Analysis ---
        am_util_stdio_printf("Entering S2 (Data Analysis) for %d ms...\r\n", TIMER2_MS);  
    d54e:	f242 7110 	movw	r1, #10000	@ 0x2710
    d552:	4807      	ldr	r0, [pc, #28]	@ (d570 <MainAppTask+0x40>)
    d554:	f7ff ffa8 	bl	d4a8 <am_util_stdio_printf>
        ADG819_Set(false);
    d558:	2000      	movs	r0, #0
    d55a:	f000 f80b 	bl	d574 <ADG819_Set>
        vTaskDelay(pdMS_TO_TICKS(TIMER2_MS));
    d55e:	f242 7010 	movw	r0, #10000	@ 0x2710
    d562:	f000 fcc7 	bl	def4 <vTaskDelay>
        am_util_stdio_printf("Entering S1 (Energy Harvesting) for %d ms...\r\n", TIMER1_MS);
    d566:	bf00      	nop
    d568:	e7e5      	b.n	d536 <MainAppTask+0x6>
    d56a:	bf00      	nop
    d56c:	00012450 	.word	0x00012450
    d570:	00012480 	.word	0x00012480

0000d574 <ADG819_Set>:
    }
}


void ADG819_Set(bool connectToS1)
{
    d574:	b500      	push	{lr}
    d576:	b083      	sub	sp, #12
    d578:	4603      	mov	r3, r0
    d57a:	f88d 3007 	strb.w	r3, [sp, #7]
    // Print the current switching action
    am_util_stdio_printf(connectToS1 ? "Switching: COM <-> S1\r\n" : "Switching: COM <-> S2\r\n");
    d57e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    d582:	2b00      	cmp	r3, #0
    d584:	d001      	beq.n	d58a <ADG819_Set+0x16>
    d586:	4b0c      	ldr	r3, [pc, #48]	@ (d5b8 <ADG819_Set+0x44>)
    d588:	e000      	b.n	d58c <ADG819_Set+0x18>
    d58a:	4b0c      	ldr	r3, [pc, #48]	@ (d5bc <ADG819_Set+0x48>)
    d58c:	4618      	mov	r0, r3
    d58e:	f7ff ff8b 	bl	d4a8 <am_util_stdio_printf>

    if (connectToS1)
    d592:	f89d 3007 	ldrb.w	r3, [sp, #7]
    d596:	2b00      	cmp	r3, #0
    d598:	d005      	beq.n	d5a6 <ADG819_Set+0x32>
    {
        // S1: Energy Harvesting
        // 1. STOP the ADC task before entering the long S1 phase.
        stop_s2(); 
    d59a:	f000 fa93 	bl	dac4 <stop_s2>

        // 2. Set the control pin to Logic Low
        am_hal_gpio_output_clear(ADG819_CTRL_PIN); 
    d59e:	4b08      	ldr	r3, [pc, #32]	@ (d5c0 <ADG819_Set+0x4c>)
    d5a0:	2220      	movs	r2, #32
    d5a2:	601a      	str	r2, [r3, #0]
        am_hal_gpio_output_set(ADG819_CTRL_PIN); 

        // 2. Start the S2 analysis function
        start_s2();
    }
}
    d5a4:	e004      	b.n	d5b0 <ADG819_Set+0x3c>
        am_hal_gpio_output_set(ADG819_CTRL_PIN); 
    d5a6:	4b07      	ldr	r3, [pc, #28]	@ (d5c4 <ADG819_Set+0x50>)
    d5a8:	2220      	movs	r2, #32
    d5aa:	601a      	str	r2, [r3, #0]
        start_s2();
    d5ac:	f000 fa6e 	bl	da8c <start_s2>
}
    d5b0:	bf00      	nop
    d5b2:	b003      	add	sp, #12
    d5b4:	f85d fb04 	ldr.w	pc, [sp], #4
    d5b8:	000124ac 	.word	0x000124ac
    d5bc:	000124c4 	.word	0x000124c4
    d5c0:	400100a4 	.word	0x400100a4
    d5c4:	40010098 	.word	0x40010098

0000d5c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
    d5c8:	b082      	sub	sp, #8
    d5ca:	4603      	mov	r3, r0
    d5cc:	f88d 3007 	strb.w	r3, [sp, #7]
  if ((int32_t)(IRQn) >= 0)
    d5d0:	f99d 3007 	ldrsb.w	r3, [sp, #7]
    d5d4:	2b00      	cmp	r3, #0
    d5d6:	db0c      	blt.n	d5f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d5d8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    d5dc:	f003 021f 	and.w	r2, r3, #31
    d5e0:	4905      	ldr	r1, [pc, #20]	@ (d5f8 <__NVIC_EnableIRQ+0x30>)
    d5e2:	f99d 3007 	ldrsb.w	r3, [sp, #7]
    d5e6:	095b      	lsrs	r3, r3, #5
    d5e8:	2001      	movs	r0, #1
    d5ea:	fa00 f202 	lsl.w	r2, r0, r2
    d5ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
    d5f2:	bf00      	nop
    d5f4:	b002      	add	sp, #8
    d5f6:	4770      	bx	lr
    d5f8:	e000e100 	.word	0xe000e100

0000d5fc <error_handler>:
// Catch HAL errors.
//
//*****************************************************************************

void error_handler(uint32_t ui32ErrorStatus)
{
    d5fc:	b082      	sub	sp, #8
    d5fe:	9001      	str	r0, [sp, #4]
    ui32LastError = ui32ErrorStatus;
    d600:	4a02      	ldr	r2, [pc, #8]	@ (d60c <error_handler+0x10>)
    d602:	9b01      	ldr	r3, [sp, #4]
    d604:	6013      	str	r3, [r2, #0]

    while (1);
    d606:	bf00      	nop
    d608:	e7fd      	b.n	d606 <error_handler+0xa>
    d60a:	bf00      	nop
    d60c:	10011644 	.word	0x10011644

0000d610 <am_uart_isr>:
//
// UART0 interrupt handler.
//
//*****************************************************************************
void am_uart_isr(void)
{
    d610:	b500      	push	{lr}
    d612:	b083      	sub	sp, #12
    //
    // Service the FIFOs as necessary, and clear the interrupts.
    //
    uint32_t ui32Status, ui32Idle;
    am_hal_uart_interrupt_status_get(phUART, &ui32Status, true);
    d614:	4b0c      	ldr	r3, [pc, #48]	@ (d648 <am_uart_isr+0x38>)
    d616:	681b      	ldr	r3, [r3, #0]
    d618:	a901      	add	r1, sp, #4
    d61a:	2201      	movs	r2, #1
    d61c:	4618      	mov	r0, r3
    d61e:	f004 fc39 	bl	11e94 <am_hal_uart_interrupt_status_get>
    am_hal_uart_interrupt_clear(phUART, ui32Status);
    d622:	4b09      	ldr	r3, [pc, #36]	@ (d648 <am_uart_isr+0x38>)
    d624:	681b      	ldr	r3, [r3, #0]
    d626:	9a01      	ldr	r2, [sp, #4]
    d628:	4611      	mov	r1, r2
    d62a:	4618      	mov	r0, r3
    d62c:	f004 fc20 	bl	11e70 <am_hal_uart_interrupt_clear>
    am_hal_uart_interrupt_service(phUART, ui32Status, &ui32Idle);
    d630:	4b05      	ldr	r3, [pc, #20]	@ (d648 <am_uart_isr+0x38>)
    d632:	681b      	ldr	r3, [r3, #0]
    d634:	9901      	ldr	r1, [sp, #4]
    d636:	466a      	mov	r2, sp
    d638:	4618      	mov	r0, r3
    d63a:	f004 fb81 	bl	11d40 <am_hal_uart_interrupt_service>
}
    d63e:	bf00      	nop
    d640:	b003      	add	sp, #12
    d642:	f85d fb04 	ldr.w	pc, [sp], #4
    d646:	bf00      	nop
    d648:	10011640 	.word	0x10011640

0000d64c <uart_print>:
//
// UART print string
//
//*****************************************************************************
void uart_print(char *pcStr)
{
    d64c:	b500      	push	{lr}
    d64e:	b08b      	sub	sp, #44	@ 0x2c
    d650:	9001      	str	r0, [sp, #4]
    uint32_t ui32StrLen = 0;
    d652:	2300      	movs	r3, #0
    d654:	9309      	str	r3, [sp, #36]	@ 0x24
    uint32_t ui32BytesWritten = 0;
    d656:	2300      	movs	r3, #0
    d658:	9308      	str	r3, [sp, #32]

    //
    // Measure the length of the string.
    //
    while (pcStr[ui32StrLen] != 0)
    d65a:	e002      	b.n	d662 <uart_print+0x16>
    {
        ui32StrLen++;
    d65c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    d65e:	3301      	adds	r3, #1
    d660:	9309      	str	r3, [sp, #36]	@ 0x24
    while (pcStr[ui32StrLen] != 0)
    d662:	9a01      	ldr	r2, [sp, #4]
    d664:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    d666:	4413      	add	r3, r2
    d668:	781b      	ldrb	r3, [r3, #0]
    d66a:	2b00      	cmp	r3, #0
    d66c:	d1f6      	bne.n	d65c <uart_print+0x10>
    }

    //
    // Print the string via the UART.
    //
    const am_hal_uart_transfer_t sUartWrite =
    d66e:	2300      	movs	r3, #0
    d670:	9303      	str	r3, [sp, #12]
    d672:	9b01      	ldr	r3, [sp, #4]
    d674:	9304      	str	r3, [sp, #16]
    d676:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    d678:	9305      	str	r3, [sp, #20]
    d67a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
    d67e:	9306      	str	r3, [sp, #24]
    d680:	ab08      	add	r3, sp, #32
    d682:	9307      	str	r3, [sp, #28]
        .ui32NumBytes = ui32StrLen,
        .ui32TimeoutMs = AM_HAL_UART_WAIT_FOREVER,
        .pui32BytesTransferred = &ui32BytesWritten,
    };

    CHECK_ERRORS(am_hal_uart_transfer(phUART, &sUartWrite));
    d684:	4b0f      	ldr	r3, [pc, #60]	@ (d6c4 <uart_print+0x78>)
    d686:	681b      	ldr	r3, [r3, #0]
    d688:	aa03      	add	r2, sp, #12
    d68a:	4611      	mov	r1, r2
    d68c:	4618      	mov	r0, r3
    d68e:	f004 f927 	bl	118e0 <am_hal_uart_transfer>
    d692:	4603      	mov	r3, r0
    d694:	2b00      	cmp	r3, #0
    d696:	d00a      	beq.n	d6ae <uart_print+0x62>
    d698:	4b0a      	ldr	r3, [pc, #40]	@ (d6c4 <uart_print+0x78>)
    d69a:	681b      	ldr	r3, [r3, #0]
    d69c:	aa03      	add	r2, sp, #12
    d69e:	4611      	mov	r1, r2
    d6a0:	4618      	mov	r0, r3
    d6a2:	f004 f91d 	bl	118e0 <am_hal_uart_transfer>
    d6a6:	4603      	mov	r3, r0
    d6a8:	4618      	mov	r0, r3
    d6aa:	f7ff ffa7 	bl	d5fc <error_handler>

    if (ui32BytesWritten != ui32StrLen)
    d6ae:	9b08      	ldr	r3, [sp, #32]
    d6b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
    d6b2:	429a      	cmp	r2, r3
    d6b4:	d001      	beq.n	d6ba <uart_print+0x6e>
    {
        //
        // Couldn't send the whole string!!
        //
        while(1);
    d6b6:	bf00      	nop
    d6b8:	e7fd      	b.n	d6b6 <uart_print+0x6a>
    }
}
    d6ba:	bf00      	nop
    d6bc:	b00b      	add	sp, #44	@ 0x2c
    d6be:	f85d fb04 	ldr.w	pc, [sp], #4
    d6c2:	bf00      	nop
    d6c4:	10011640 	.word	0x10011640

0000d6c8 <setup>:
//
// Setup of UART
//
//*****************************************************************************
int setup(void)
{
    d6c8:	b500      	push	{lr}
    d6ca:	b083      	sub	sp, #12
    //
    // Set the clock frequency.
    //
    am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_SYSCLK_MAX, 0);
    d6cc:	2100      	movs	r1, #0
    d6ce:	2000      	movs	r0, #0
    d6d0:	f003 f924 	bl	1091c <am_hal_clkgen_control>

    //
    // Set the default cache configuration
    //
    am_hal_cachectrl_config(&am_hal_cachectrl_defaults);
    d6d4:	4837      	ldr	r0, [pc, #220]	@ (d7b4 <setup+0xec>)
    d6d6:	f002 ff4b 	bl	10570 <am_hal_cachectrl_config>
    am_hal_cachectrl_enable();
    d6da:	f002 ff6d 	bl	105b8 <am_hal_cachectrl_enable>

    //
    // Configure the board for low power operation.
    //
    am_bsp_low_power_init();
    d6de:	f004 fe6f 	bl	123c0 <am_bsp_low_power_init>

    //
    // Initialize the printf interface for UART output.
    //
    CHECK_ERRORS(am_hal_uart_initialize(0, &phUART));
    d6e2:	4935      	ldr	r1, [pc, #212]	@ (d7b8 <setup+0xf0>)
    d6e4:	2000      	movs	r0, #0
    d6e6:	f003 ff55 	bl	11594 <am_hal_uart_initialize>
    d6ea:	4603      	mov	r3, r0
    d6ec:	2b00      	cmp	r3, #0
    d6ee:	d007      	beq.n	d700 <setup+0x38>
    d6f0:	4931      	ldr	r1, [pc, #196]	@ (d7b8 <setup+0xf0>)
    d6f2:	2000      	movs	r0, #0
    d6f4:	f003 ff4e 	bl	11594 <am_hal_uart_initialize>
    d6f8:	4603      	mov	r3, r0
    d6fa:	4618      	mov	r0, r3
    d6fc:	f7ff ff7e 	bl	d5fc <error_handler>

    CHECK_ERRORS(am_hal_uart_power_control(phUART, AM_HAL_SYSCTRL_WAKE, false));
    d700:	4b2d      	ldr	r3, [pc, #180]	@ (d7b8 <setup+0xf0>)
    d702:	681b      	ldr	r3, [r3, #0]
    d704:	2200      	movs	r2, #0
    d706:	2100      	movs	r1, #0
    d708:	4618      	mov	r0, r3
    d70a:	f003 ff6d 	bl	115e8 <am_hal_uart_power_control>
    d70e:	4603      	mov	r3, r0
    d710:	2b00      	cmp	r3, #0
    d712:	d00a      	beq.n	d72a <setup+0x62>
    d714:	4b28      	ldr	r3, [pc, #160]	@ (d7b8 <setup+0xf0>)
    d716:	681b      	ldr	r3, [r3, #0]
    d718:	2200      	movs	r2, #0
    d71a:	2100      	movs	r1, #0
    d71c:	4618      	mov	r0, r3
    d71e:	f003 ff63 	bl	115e8 <am_hal_uart_power_control>
    d722:	4603      	mov	r3, r0
    d724:	4618      	mov	r0, r3
    d726:	f7ff ff69 	bl	d5fc <error_handler>

    am_hal_uart_clock_speed_e eUartClockSpeed = eUART_CLK_SPEED_DEFAULT ;
    d72a:	2300      	movs	r3, #0
    d72c:	f88d 3007 	strb.w	r3, [sp, #7]
    CHECK_ERRORS(am_hal_uart_control(phUART, AM_HAL_UART_CONTROL_CLKSEL, &eUartClockSpeed));
    d730:	4b21      	ldr	r3, [pc, #132]	@ (d7b8 <setup+0xf0>)
    d732:	681b      	ldr	r3, [r3, #0]
    d734:	f10d 0207 	add.w	r2, sp, #7
    d738:	2100      	movs	r1, #0
    d73a:	4618      	mov	r0, r3
    d73c:	f004 fbc6 	bl	11ecc <am_hal_uart_control>
    d740:	4603      	mov	r3, r0
    d742:	2b00      	cmp	r3, #0
    d744:	d00b      	beq.n	d75e <setup+0x96>
    d746:	4b1c      	ldr	r3, [pc, #112]	@ (d7b8 <setup+0xf0>)
    d748:	681b      	ldr	r3, [r3, #0]
    d74a:	f10d 0207 	add.w	r2, sp, #7
    d74e:	2100      	movs	r1, #0
    d750:	4618      	mov	r0, r3
    d752:	f004 fbbb 	bl	11ecc <am_hal_uart_control>
    d756:	4603      	mov	r3, r0
    d758:	4618      	mov	r0, r3
    d75a:	f7ff ff4f 	bl	d5fc <error_handler>
    CHECK_ERRORS(am_hal_uart_configure(phUART, &g_sUartConfig));
    d75e:	4b16      	ldr	r3, [pc, #88]	@ (d7b8 <setup+0xf0>)
    d760:	681b      	ldr	r3, [r3, #0]
    d762:	4916      	ldr	r1, [pc, #88]	@ (d7bc <setup+0xf4>)
    d764:	4618      	mov	r0, r3
    d766:	f004 f813 	bl	11790 <am_hal_uart_configure>
    d76a:	4603      	mov	r3, r0
    d76c:	2b00      	cmp	r3, #0
    d76e:	d009      	beq.n	d784 <setup+0xbc>
    d770:	4b11      	ldr	r3, [pc, #68]	@ (d7b8 <setup+0xf0>)
    d772:	681b      	ldr	r3, [r3, #0]
    d774:	4911      	ldr	r1, [pc, #68]	@ (d7bc <setup+0xf4>)
    d776:	4618      	mov	r0, r3
    d778:	f004 f80a 	bl	11790 <am_hal_uart_configure>
    d77c:	4603      	mov	r3, r0
    d77e:	4618      	mov	r0, r3
    d780:	f7ff ff3c 	bl	d5fc <error_handler>

    //
    // Enable the UART pins.
    //
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_TX, g_AM_BSP_GPIO_COM_UART_TX);
    d784:	4b0e      	ldr	r3, [pc, #56]	@ (d7c0 <setup+0xf8>)
    d786:	6819      	ldr	r1, [r3, #0]
    d788:	2016      	movs	r0, #22
    d78a:	f003 f9a9 	bl	10ae0 <am_hal_gpio_pinconfig>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_RX, g_AM_BSP_GPIO_COM_UART_RX);
    d78e:	4b0d      	ldr	r3, [pc, #52]	@ (d7c4 <setup+0xfc>)
    d790:	6819      	ldr	r1, [r3, #0]
    d792:	2017      	movs	r0, #23
    d794:	f003 f9a4 	bl	10ae0 <am_hal_gpio_pinconfig>

    //
    // Enable interrupts.
    //
    NVIC_EnableIRQ((IRQn_Type)(UART0_IRQn + AM_BSP_UART_PRINT_INST));
    d798:	200f      	movs	r0, #15
    d79a:	f7ff ff15 	bl	d5c8 <__NVIC_EnableIRQ>
    am_hal_interrupt_master_enable();
    d79e:	f003 fb1d 	bl	10ddc <am_hal_interrupt_master_enable>

    //
    // Set the main print interface to use the UART print function we defined.
    //
    am_util_stdio_printf_init(uart_print);
    d7a2:	4809      	ldr	r0, [pc, #36]	@ (d7c8 <setup+0x100>)
    d7a4:	f7fe fffa 	bl	c79c <am_util_stdio_printf_init>

    return AM_HAL_STATUS_SUCCESS;
    d7a8:	2300      	movs	r3, #0

}
    d7aa:	4618      	mov	r0, r3
    d7ac:	b003      	add	sp, #12
    d7ae:	f85d fb04 	ldr.w	pc, [sp], #4
    d7b2:	bf00      	nop
    d7b4:	000125b8 	.word	0x000125b8
    d7b8:	10011640 	.word	0x10011640
    d7bc:	0001258c 	.word	0x0001258c
    d7c0:	00012930 	.word	0x00012930
    d7c4:	0001292c 	.word	0x0001292c
    d7c8:	0000d64d 	.word	0x0000d64d

0000d7cc <read_adc_voltage>:
};


static bool g_bADCTaskRunning = false;
static float read_adc_voltage(void)
{
    d7cc:	b500      	push	{lr}
    d7ce:	b087      	sub	sp, #28
    am_hal_adc_sw_trigger(g_ADCHandle);
    d7d0:	4b11      	ldr	r3, [pc, #68]	@ (d818 <read_adc_voltage+0x4c>)
    d7d2:	681b      	ldr	r3, [r3, #0]
    d7d4:	4618      	mov	r0, r3
    d7d6:	f002 fe4b 	bl	10470 <am_hal_adc_sw_trigger>
    am_hal_adc_sample_t Sample;
    uint32_t ui32NumSamples = 1;
    d7da:	2301      	movs	r3, #1
    d7dc:	9303      	str	r3, [sp, #12]
    am_hal_adc_samples_read(g_ADCHandle, true, NULL, &ui32NumSamples, &Sample);
    d7de:	4b0e      	ldr	r3, [pc, #56]	@ (d818 <read_adc_voltage+0x4c>)
    d7e0:	6818      	ldr	r0, [r3, #0]
    d7e2:	aa03      	add	r2, sp, #12
    d7e4:	ab04      	add	r3, sp, #16
    d7e6:	9300      	str	r3, [sp, #0]
    d7e8:	4613      	mov	r3, r2
    d7ea:	2200      	movs	r2, #0
    d7ec:	2101      	movs	r1, #1
    d7ee:	f002 fde3 	bl	103b8 <am_hal_adc_samples_read>
    
    return (Sample.ui32Sample / 4095.0f) * ADC_REF_VOLTAGE_MV;
    d7f2:	9b04      	ldr	r3, [sp, #16]
    d7f4:	ee07 3a90 	vmov	s15, r3
    d7f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
    d7fc:	eddf 6a07 	vldr	s13, [pc, #28]	@ d81c <read_adc_voltage+0x50>
    d800:	eec7 7a26 	vdiv.f32	s15, s14, s13
    d804:	ed9f 7a06 	vldr	s14, [pc, #24]	@ d820 <read_adc_voltage+0x54>
    d808:	ee67 7a87 	vmul.f32	s15, s15, s14
}
    d80c:	eeb0 0a67 	vmov.f32	s0, s15
    d810:	b007      	add	sp, #28
    d812:	f85d fb04 	ldr.w	pc, [sp], #4
    d816:	bf00      	nop
    d818:	10011754 	.word	0x10011754
    d81c:	457ff000 	.word	0x457ff000
    d820:	44fa0000 	.word	0x44fa0000

0000d824 <decodeSymbol>:

// Converts a voltage (mV) into a 2-bit symbol (0-3)
static uint8_t decodeSymbol(float voltage_mV)
{
    d824:	b500      	push	{lr}
    d826:	b087      	sub	sp, #28
    d828:	ed8d 0a03 	vstr	s0, [sp, #12]
    uint8_t symbol;
    if (voltage_mV < LEVEL_0_MV) symbol = 0; // 00
    d82c:	eddd 7a03 	vldr	s15, [sp, #12]
    d830:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ d8a4 <decodeSymbol+0x80>
    d834:	eef4 7ac7 	vcmpe.f32	s15, s14
    d838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    d83c:	d503      	bpl.n	d846 <decodeSymbol+0x22>
    d83e:	2300      	movs	r3, #0
    d840:	f88d 3017 	strb.w	r3, [sp, #23]
    d844:	e01c      	b.n	d880 <decodeSymbol+0x5c>
    else if (voltage_mV < LEVEL_1_MV) symbol = 1; // 01
    d846:	eddd 7a03 	vldr	s15, [sp, #12]
    d84a:	ed9f 7a17 	vldr	s14, [pc, #92]	@ d8a8 <decodeSymbol+0x84>
    d84e:	eef4 7ac7 	vcmpe.f32	s15, s14
    d852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    d856:	d503      	bpl.n	d860 <decodeSymbol+0x3c>
    d858:	2301      	movs	r3, #1
    d85a:	f88d 3017 	strb.w	r3, [sp, #23]
    d85e:	e00f      	b.n	d880 <decodeSymbol+0x5c>
    else if (voltage_mV < LEVEL_2_MV) symbol = 2; // 10
    d860:	eddd 7a03 	vldr	s15, [sp, #12]
    d864:	ed9f 7a11 	vldr	s14, [pc, #68]	@ d8ac <decodeSymbol+0x88>
    d868:	eef4 7ac7 	vcmpe.f32	s15, s14
    d86c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    d870:	d503      	bpl.n	d87a <decodeSymbol+0x56>
    d872:	2302      	movs	r3, #2
    d874:	f88d 3017 	strb.w	r3, [sp, #23]
    d878:	e002      	b.n	d880 <decodeSymbol+0x5c>
    else symbol = 3; // 11
    d87a:	2303      	movs	r3, #3
    d87c:	f88d 3017 	strb.w	r3, [sp, #23]
    
    am_util_stdio_printf("  -> V: %.2f mV, Sym: %d\r\n", voltage_mV, symbol);
    d880:	9803      	ldr	r0, [sp, #12]
    d882:	f7fe fe3b 	bl	c4fc <__aeabi_f2d>
    d886:	4602      	mov	r2, r0
    d888:	460b      	mov	r3, r1
    d88a:	f89d 1017 	ldrb.w	r1, [sp, #23]
    d88e:	9100      	str	r1, [sp, #0]
    d890:	4807      	ldr	r0, [pc, #28]	@ (d8b0 <decodeSymbol+0x8c>)
    d892:	f7ff fe09 	bl	d4a8 <am_util_stdio_printf>
    return symbol;
    d896:	f89d 3017 	ldrb.w	r3, [sp, #23]
}
    d89a:	4618      	mov	r0, r3
    d89c:	b007      	add	sp, #28
    d89e:	f85d fb04 	ldr.w	pc, [sp], #4
    d8a2:	bf00      	nop
    d8a4:	43960000 	.word	0x43960000
    d8a8:	44610000 	.word	0x44610000
    d8ac:	44bb8000 	.word	0x44bb8000
    d8b0:	000124dc 	.word	0x000124dc

0000d8b4 <print_character>:

void print_character(uint8_t receivedByte){
    d8b4:	b500      	push	{lr}
    d8b6:	b083      	sub	sp, #12
    d8b8:	4603      	mov	r3, r0
    d8ba:	f88d 3007 	strb.w	r3, [sp, #7]
                            
    // Payload byte. Print it.
    if (receivedByte >= 32 && receivedByte <= 126)
    d8be:	f89d 3007 	ldrb.w	r3, [sp, #7]
    d8c2:	2b1f      	cmp	r3, #31
    d8c4:	d90a      	bls.n	d8dc <print_character+0x28>
    d8c6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    d8ca:	2b7e      	cmp	r3, #126	@ 0x7e
    d8cc:	d806      	bhi.n	d8dc <print_character+0x28>
    {
        am_util_stdio_printf("\r\n*** PAYLOAD CHAR: %c ***\r\n\r\n", receivedByte);
    d8ce:	f89d 3007 	ldrb.w	r3, [sp, #7]
    d8d2:	4619      	mov	r1, r3
    d8d4:	4807      	ldr	r0, [pc, #28]	@ (d8f4 <print_character+0x40>)
    d8d6:	f7ff fde7 	bl	d4a8 <am_util_stdio_printf>
    d8da:	e006      	b.n	d8ea <print_character+0x36>
    }
    else
    {
        am_util_stdio_printf("\r\n*** PAYLOAD BYTE (non-printable): 0x%X ***\r\n\r\n", receivedByte);
    d8dc:	f89d 3007 	ldrb.w	r3, [sp, #7]
    d8e0:	4619      	mov	r1, r3
    d8e2:	4805      	ldr	r0, [pc, #20]	@ (d8f8 <print_character+0x44>)
    d8e4:	f7ff fde0 	bl	d4a8 <am_util_stdio_printf>
    }
                        
}
    d8e8:	bf00      	nop
    d8ea:	bf00      	nop
    d8ec:	b003      	add	sp, #12
    d8ee:	f85d fb04 	ldr.w	pc, [sp], #4
    d8f2:	bf00      	nop
    d8f4:	000124f8 	.word	0x000124f8
    d8f8:	00012518 	.word	0x00012518

0000d8fc <decode_character>:

uint8_t decode_character(void)
{
    d8fc:	b500      	push	{lr}
    d8fe:	b085      	sub	sp, #20
    uint8_t symbolBuffer[4];

    vTaskDelay(pdMS_TO_TICKS(SYMBOL_PERIOD_MS)); 
    d900:	20c8      	movs	r0, #200	@ 0xc8
    d902:	f000 faf7 	bl	def4 <vTaskDelay>

    am_util_stdio_printf("Decoding 4 symbols... \r\n");
    d906:	4820      	ldr	r0, [pc, #128]	@ (d988 <decode_character+0x8c>)
    d908:	f7ff fdce 	bl	d4a8 <am_util_stdio_printf>

    for (int i = 0; i < 4; i++)
    d90c:	2300      	movs	r3, #0
    d90e:	9303      	str	r3, [sp, #12]
    d910:	e017      	b.n	d942 <decode_character+0x46>
    {
        if (i > 0)
    d912:	9b03      	ldr	r3, [sp, #12]
    d914:	2b00      	cmp	r3, #0
    d916:	dd02      	ble.n	d91e <decode_character+0x22>
        {
            vTaskDelay(pdMS_TO_TICKS(SYMBOL_PERIOD_MS));
    d918:	20c8      	movs	r0, #200	@ 0xc8
    d91a:	f000 faeb 	bl	def4 <vTaskDelay>
        }
        
        symbolBuffer[i] = decodeSymbol(read_adc_voltage());
    d91e:	f7ff ff55 	bl	d7cc <read_adc_voltage>
    d922:	eef0 7a40 	vmov.f32	s15, s0
    d926:	eeb0 0a67 	vmov.f32	s0, s15
    d92a:	f7ff ff7b 	bl	d824 <decodeSymbol>
    d92e:	4603      	mov	r3, r0
    d930:	4619      	mov	r1, r3
    d932:	aa01      	add	r2, sp, #4
    d934:	9b03      	ldr	r3, [sp, #12]
    d936:	4413      	add	r3, r2
    d938:	460a      	mov	r2, r1
    d93a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++)
    d93c:	9b03      	ldr	r3, [sp, #12]
    d93e:	3301      	adds	r3, #1
    d940:	9303      	str	r3, [sp, #12]
    d942:	9b03      	ldr	r3, [sp, #12]
    d944:	2b03      	cmp	r3, #3
    d946:	dde4      	ble.n	d912 <decode_character+0x16>
    }

    // Assemble the 8-bit character
    uint8_t decoded_char_byte = (symbolBuffer[0] << 6) |
    d948:	f89d 3004 	ldrb.w	r3, [sp, #4]
    d94c:	b25b      	sxtb	r3, r3
    d94e:	019b      	lsls	r3, r3, #6
    d950:	b25a      	sxtb	r2, r3
                                (symbolBuffer[1] << 4) |
    d952:	f89d 3005 	ldrb.w	r3, [sp, #5]
    uint8_t decoded_char_byte = (symbolBuffer[0] << 6) |
    d956:	b25b      	sxtb	r3, r3
    d958:	011b      	lsls	r3, r3, #4
    d95a:	b25b      	sxtb	r3, r3
    d95c:	4313      	orrs	r3, r2
    d95e:	b25a      	sxtb	r2, r3
                                (symbolBuffer[2] << 2) |
    d960:	f89d 3006 	ldrb.w	r3, [sp, #6]
                                (symbolBuffer[1] << 4) |
    d964:	b25b      	sxtb	r3, r3
    d966:	009b      	lsls	r3, r3, #2
    d968:	b25b      	sxtb	r3, r3
    d96a:	4313      	orrs	r3, r2
    d96c:	b25a      	sxtb	r2, r3
                                (symbolBuffer[3]);
    d96e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    d972:	b25b      	sxtb	r3, r3
                                (symbolBuffer[2] << 2) |
    d974:	4313      	orrs	r3, r2
    d976:	b25b      	sxtb	r3, r3
    uint8_t decoded_char_byte = (symbolBuffer[0] << 6) |
    d978:	f88d 300b 	strb.w	r3, [sp, #11]
    
    return decoded_char_byte;
    d97c:	f89d 300b 	ldrb.w	r3, [sp, #11]
}
    d980:	4618      	mov	r0, r3
    d982:	b005      	add	sp, #20
    d984:	f85d fb04 	ldr.w	pc, [sp], #4
    d988:	0001254c 	.word	0x0001254c

0000d98c <s2_init>:

void s2_init(void){
    d98c:	b500      	push	{lr}
    d98e:	b083      	sub	sp, #12
    // 1. GPIO CONFIGURATION: Configure GPIO 13 (the physical pin) as the ADC input (Channel SE2).

    am_hal_gpio_pinconfig(13, g_sPinCfgADC);
    d990:	2300      	movs	r3, #0
    d992:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
    d996:	4619      	mov	r1, r3
    d998:	200d      	movs	r0, #13
    d99a:	f003 f8a1 	bl	10ae0 <am_hal_gpio_pinconfig>

    // Initialize and power up the ADC module
    am_hal_adc_initialize(0, &g_ADCHandle);
    d99e:	491b      	ldr	r1, [pc, #108]	@ (da0c <s2_init+0x80>)
    d9a0:	2000      	movs	r0, #0
    d9a2:	f002 fbd7 	bl	10154 <am_hal_adc_initialize>
    am_hal_adc_power_control(g_ADCHandle, AM_HAL_SYSCTRL_WAKE, false);
    d9a6:	4b19      	ldr	r3, [pc, #100]	@ (da0c <s2_init+0x80>)
    d9a8:	681b      	ldr	r3, [r3, #0]
    d9aa:	2200      	movs	r2, #0
    d9ac:	2100      	movs	r1, #0
    d9ae:	4618      	mov	r0, r3
    d9b0:	f002 fd70 	bl	10494 <am_hal_adc_power_control>

    // ADC configuration (Global settings)
    g_sADCConfig.eTrigger = AM_HAL_ADC_TRIGSEL_SOFTWARE;
    d9b4:	4b16      	ldr	r3, [pc, #88]	@ (da10 <s2_init+0x84>)
    d9b6:	2207      	movs	r2, #7
    d9b8:	709a      	strb	r2, [r3, #2]
    g_sADCConfig.eReference = AM_HAL_ADC_REFSEL_INT_2P0; 
    d9ba:	4b15      	ldr	r3, [pc, #84]	@ (da10 <s2_init+0x84>)
    d9bc:	2200      	movs	r2, #0
    d9be:	70da      	strb	r2, [r3, #3]
    g_sADCConfig.eClockMode = AM_HAL_ADC_CLKMODE_LOW_POWER;
    d9c0:	4b13      	ldr	r3, [pc, #76]	@ (da10 <s2_init+0x84>)
    d9c2:	2200      	movs	r2, #0
    d9c4:	711a      	strb	r2, [r3, #4]
    g_sADCConfig.eRepeat = AM_HAL_ADC_SINGLE_SCAN;
    d9c6:	4b12      	ldr	r3, [pc, #72]	@ (da10 <s2_init+0x84>)
    d9c8:	2200      	movs	r2, #0
    d9ca:	719a      	strb	r2, [r3, #6]
    g_sADCConfig.ePowerMode = AM_HAL_ADC_LPMODE1;
    d9cc:	4b10      	ldr	r3, [pc, #64]	@ (da10 <s2_init+0x84>)
    d9ce:	2201      	movs	r2, #1
    d9d0:	715a      	strb	r2, [r3, #5]
    am_hal_adc_configure(g_ADCHandle, &g_sADCConfig);
    d9d2:	4b0e      	ldr	r3, [pc, #56]	@ (da0c <s2_init+0x80>)
    d9d4:	681b      	ldr	r3, [r3, #0]
    d9d6:	490e      	ldr	r1, [pc, #56]	@ (da10 <s2_init+0x84>)
    d9d8:	4618      	mov	r0, r3
    d9da:	f002 fc39 	bl	10250 <am_hal_adc_configure>

    // 2. SLOT CONFIGURATION: Select Channel 2 (SE2), which is mapped to GPIO 13.
    am_hal_adc_slot_config_t sSlotCfg = {
    d9de:	4a0d      	ldr	r2, [pc, #52]	@ (da14 <s2_init+0x88>)
    d9e0:	466b      	mov	r3, sp
    d9e2:	e892 0003 	ldmia.w	r2, {r0, r1}
    d9e6:	6018      	str	r0, [r3, #0]
    d9e8:	3304      	adds	r3, #4
    d9ea:	7019      	strb	r1, [r3, #0]
        .eMeasToAvg = AM_HAL_ADC_SLOT_AVG_1, // No averaging
        .eChannel = AM_HAL_ADC_SLOT_CHSEL_SE8, 
        .ePrecisionMode = AM_HAL_ADC_SLOT_12BIT,
        .bWindowCompare = false,
    };
    am_hal_adc_configure_slot(g_ADCHandle, ADC_SLOT, &sSlotCfg);
    d9ec:	4b07      	ldr	r3, [pc, #28]	@ (da0c <s2_init+0x80>)
    d9ee:	681b      	ldr	r3, [r3, #0]
    d9f0:	466a      	mov	r2, sp
    d9f2:	2100      	movs	r1, #0
    d9f4:	4618      	mov	r0, r3
    d9f6:	f002 fc67 	bl	102c8 <am_hal_adc_configure_slot>
    am_hal_adc_enable(g_ADCHandle);
    d9fa:	4b04      	ldr	r3, [pc, #16]	@ (da0c <s2_init+0x80>)
    d9fc:	681b      	ldr	r3, [r3, #0]
    d9fe:	4618      	mov	r0, r3
    da00:	f002 fc98 	bl	10334 <am_hal_adc_enable>
}
    da04:	bf00      	nop
    da06:	b003      	add	sp, #12
    da08:	f85d fb04 	ldr.w	pc, [sp], #4
    da0c:	10011754 	.word	0x10011754
    da10:	1001174c 	.word	0x1001174c
    da14:	00012568 	.word	0x00012568

0000da18 <ADCTask>:

void ADCTask(void *pvParameters)
{
    da18:	b500      	push	{lr}
    da1a:	b083      	sub	sp, #12
    da1c:	9001      	str	r0, [sp, #4]

    s2_init();
    da1e:	f7ff ffb5 	bl	d98c <s2_init>

    g_bADCTaskRunning = true;
    da22:	4b16      	ldr	r3, [pc, #88]	@ (da7c <ADCTask+0x64>)
    da24:	2201      	movs	r2, #1
    da26:	701a      	strb	r2, [r3, #0]

    while (g_bADCTaskRunning)
    da28:	e00a      	b.n	da40 <ADCTask+0x28>
    {
        // Software trigger for the conversion
        am_hal_adc_sw_trigger(g_ADCHandle);
    da2a:	4b15      	ldr	r3, [pc, #84]	@ (da80 <ADCTask+0x68>)
    da2c:	681b      	ldr	r3, [r3, #0]
    da2e:	4618      	mov	r0, r3
    da30:	f002 fd1e 	bl	10470 <am_hal_adc_sw_trigger>

        print_character(decode_character());
    da34:	f7ff ff62 	bl	d8fc <decode_character>
    da38:	4603      	mov	r3, r0
    da3a:	4618      	mov	r0, r3
    da3c:	f7ff ff3a 	bl	d8b4 <print_character>
    while (g_bADCTaskRunning)
    da40:	4b0e      	ldr	r3, [pc, #56]	@ (da7c <ADCTask+0x64>)
    da42:	781b      	ldrb	r3, [r3, #0]
    da44:	2b00      	cmp	r3, #0
    da46:	d1f0      	bne.n	da2a <ADCTask+0x12>
    }

        // Cleanup code 
        am_hal_adc_disable(g_ADCHandle);
    da48:	4b0d      	ldr	r3, [pc, #52]	@ (da80 <ADCTask+0x68>)
    da4a:	681b      	ldr	r3, [r3, #0]
    da4c:	4618      	mov	r0, r3
    da4e:	f002 fc8d 	bl	1036c <am_hal_adc_disable>
        am_hal_adc_deinitialize(g_ADCHandle);
    da52:	4b0b      	ldr	r3, [pc, #44]	@ (da80 <ADCTask+0x68>)
    da54:	681b      	ldr	r3, [r3, #0]
    da56:	4618      	mov	r0, r3
    da58:	f002 fbd0 	bl	101fc <am_hal_adc_deinitialize>
        am_hal_gpio_pinconfig(13, g_AM_HAL_GPIO_DISABLE); // Disable GPIO to save power
    da5c:	4b09      	ldr	r3, [pc, #36]	@ (da84 <ADCTask+0x6c>)
    da5e:	6819      	ldr	r1, [r3, #0]
    da60:	200d      	movs	r0, #13
    da62:	f003 f83d 	bl	10ae0 <am_hal_gpio_pinconfig>

        ADCTaskHandle = NULL; // Clear the handle
    da66:	4b08      	ldr	r3, [pc, #32]	@ (da88 <ADCTask+0x70>)
    da68:	2200      	movs	r2, #0
    da6a:	601a      	str	r2, [r3, #0]
        vTaskDelete(NULL);    // Self-delete the task
    da6c:	2000      	movs	r0, #0
    da6e:	f000 f9d3 	bl	de18 <vTaskDelete>
}
    da72:	bf00      	nop
    da74:	b003      	add	sp, #12
    da76:	f85d fb04 	ldr.w	pc, [sp], #4
    da7a:	bf00      	nop
    da7c:	1001175c 	.word	0x1001175c
    da80:	10011754 	.word	0x10011754
    da84:	000127cc 	.word	0x000127cc
    da88:	10011758 	.word	0x10011758

0000da8c <start_s2>:

void start_s2(void){
    da8c:	b500      	push	{lr}
    da8e:	b083      	sub	sp, #12
    // Only create the task if it's not already running
    if (ADCTaskHandle == NULL) {
    da90:	4b09      	ldr	r3, [pc, #36]	@ (dab8 <start_s2+0x2c>)
    da92:	681b      	ldr	r3, [r3, #0]
    da94:	2b00      	cmp	r3, #0
    da96:	d10a      	bne.n	daae <start_s2+0x22>
        xTaskCreate(ADCTask, "ADC Task", 1024, NULL, 2, &ADCTaskHandle); 
    da98:	4b07      	ldr	r3, [pc, #28]	@ (dab8 <start_s2+0x2c>)
    da9a:	9301      	str	r3, [sp, #4]
    da9c:	2302      	movs	r3, #2
    da9e:	9300      	str	r3, [sp, #0]
    daa0:	2300      	movs	r3, #0
    daa2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    daa6:	4905      	ldr	r1, [pc, #20]	@ (dabc <start_s2+0x30>)
    daa8:	4805      	ldr	r0, [pc, #20]	@ (dac0 <start_s2+0x34>)
    daaa:	f000 f863 	bl	db74 <xTaskCreate>
    }
}
    daae:	bf00      	nop
    dab0:	b003      	add	sp, #12
    dab2:	f85d fb04 	ldr.w	pc, [sp], #4
    dab6:	bf00      	nop
    dab8:	10011758 	.word	0x10011758
    dabc:	00012570 	.word	0x00012570
    dac0:	0000da19 	.word	0x0000da19

0000dac4 <stop_s2>:

void stop_s2(void){
    // Stop the task safely by setting the flag to false
    if (ADCTaskHandle != NULL) {
    dac4:	4b04      	ldr	r3, [pc, #16]	@ (dad8 <stop_s2+0x14>)
    dac6:	681b      	ldr	r3, [r3, #0]
    dac8:	2b00      	cmp	r3, #0
    daca:	d002      	beq.n	dad2 <stop_s2+0xe>
        g_bADCTaskRunning = false;
    dacc:	4b03      	ldr	r3, [pc, #12]	@ (dadc <stop_s2+0x18>)
    dace:	2200      	movs	r2, #0
    dad0:	701a      	strb	r2, [r3, #0]
    }
    dad2:	bf00      	nop
    dad4:	4770      	bx	lr
    dad6:	bf00      	nop
    dad8:	10011758 	.word	0x10011758
    dadc:	1001175c 	.word	0x1001175c

0000dae0 <Reset_Handler>:
Reset_Handler(void)
{
    //
    // Set the vector table pointer.
    //
    __asm("    ldr    r0, =0xE000ED08\n"
    dae0:	4816      	ldr	r0, [pc, #88]	@ (db3c <zero_loop+0x14>)
    dae2:	4917      	ldr	r1, [pc, #92]	@ (db40 <zero_loop+0x18>)
    dae4:	6001      	str	r1, [r0, #0]
          "    str    r1, [r0]");

    //
    // Set the stack pointer.
    //
    __asm("    ldr    sp, [r1]");
    dae6:	f8d1 d000 	ldr.w	sp, [r1]

#ifndef NOFPU
    //
    // Enable the FPU.
    //
    __asm("ldr  r0, =0xE000ED88\n"
    daea:	4816      	ldr	r0, [pc, #88]	@ (db44 <zero_loop+0x1c>)
    daec:	6801      	ldr	r1, [r0, #0]
    daee:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
    daf2:	6001      	str	r1, [r0, #0]
    daf4:	f3bf 8f4f 	dsb	sy
    daf8:	f3bf 8f6f 	isb	sy
          "isb\n");
#endif
    //
    // Copy the data segment initializers from flash to SRAM.
    //
    __asm("    ldr     r0, =_init_data\n"
    dafc:	4812      	ldr	r0, [pc, #72]	@ (db48 <zero_loop+0x20>)
    dafe:	4913      	ldr	r1, [pc, #76]	@ (db4c <zero_loop+0x24>)
    db00:	4a13      	ldr	r2, [pc, #76]	@ (db50 <zero_loop+0x28>)

0000db02 <copy_loop>:
    db02:	f850 3b04 	ldr.w	r3, [r0], #4
    db06:	f841 3b04 	str.w	r3, [r1], #4
    db0a:	4291      	cmp	r1, r2
    db0c:	dbf9      	blt.n	db02 <copy_loop>
          "        blt     copy_loop\n");

    //
    // Copy the TCM segment initializers from flash to TCM.
    //
    __asm("    ldr     r0, =_init_tcm\n"
    db0e:	4811      	ldr	r0, [pc, #68]	@ (db54 <zero_loop+0x2c>)
    db10:	4911      	ldr	r1, [pc, #68]	@ (db58 <zero_loop+0x30>)
    db12:	4a12      	ldr	r2, [pc, #72]	@ (db5c <zero_loop+0x34>)

0000db14 <copy_tcm>:
    db14:	f850 3b04 	ldr.w	r3, [r0], #4
    db18:	f841 3b04 	str.w	r3, [r1], #4
    db1c:	4291      	cmp	r1, r2
    db1e:	dbf9      	blt.n	db14 <copy_tcm>
          "        cmp     r1, r2\n"
          "        blt     copy_tcm\n");
    //
    // Zero fill the bss segment.
    //
    __asm("    ldr     r0, =_sbss\n"
    db20:	480f      	ldr	r0, [pc, #60]	@ (db60 <zero_loop+0x38>)
    db22:	4910      	ldr	r1, [pc, #64]	@ (db64 <zero_loop+0x3c>)
    db24:	f04f 0200 	mov.w	r2, #0

0000db28 <zero_loop>:
    db28:	4288      	cmp	r0, r1
    db2a:	bfb8      	it	lt
    db2c:	f840 2b04 	strlt.w	r2, [r0], #4
    db30:	dbfa      	blt.n	db28 <zero_loop>
          "        blt     zero_loop");

    //
    // Call the application's entry point.
    //
    main();
    db32:	f7ff fcd9 	bl	d4e8 <main>

    //
    // If main returns then execute a break point instruction
    //
    __asm("    bkpt     ");
    db36:	be00      	bkpt	0x0000
}
    db38:	bf00      	nop
    db3a:	0000      	.short	0x0000
    db3c:	e000ed08 	.word	0xe000ed08
    db40:	0000c000 	.word	0x0000c000
    db44:	e000ed88 	.word	0xe000ed88
    db48:	0001293c 	.word	0x0001293c
    db4c:	10011000 	.word	0x10011000
    db50:	10011038 	.word	0x10011038
    db54:	00012974 	.word	0x00012974
    db58:	10000000 	.word	0x10000000
    db5c:	10000000 	.word	0x10000000
    db60:	10011038 	.word	0x10011038
    db64:	100159e4 	.word	0x100159e4

0000db68 <NMI_Handler>:
NMI_Handler(void)
{
    //
    // Go into an infinite loop.
    //
    while(1)
    db68:	bf00      	nop
    db6a:	e7fd      	b.n	db68 <NMI_Handler>

0000db6c <BusFault_Handler>:
HardFault_Handler(void)
{
    //
    // Go into an infinite loop.
    //
    while(1)
    db6c:	bf00      	nop
    db6e:	e7fd      	b.n	db6c <BusFault_Handler>

0000db70 <DebugMon_Handler>:
am_default_isr(void)
{
    //
    // Go into an infinite loop.
    //
    while(1)
    db70:	bf00      	nop
    db72:	e7fd      	b.n	db70 <DebugMon_Handler>

0000db74 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
    db74:	b500      	push	{lr}
    db76:	b08d      	sub	sp, #52	@ 0x34
    db78:	9007      	str	r0, [sp, #28]
    db7a:	9106      	str	r1, [sp, #24]
    db7c:	9304      	str	r3, [sp, #16]
    db7e:	4613      	mov	r3, r2
    db80:	f8ad 3016 	strh.w	r3, [sp, #22]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
    db84:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    db88:	009b      	lsls	r3, r3, #2
    db8a:	4618      	mov	r0, r3
    db8c:	f001 fc10 	bl	f3b0 <pvPortMalloc>
    db90:	9009      	str	r0, [sp, #36]	@ 0x24

            if( pxStack != NULL )
    db92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    db94:	2b00      	cmp	r3, #0
    db96:	d013      	beq.n	dbc0 <xTaskCreate+0x4c>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
    db98:	204c      	movs	r0, #76	@ 0x4c
    db9a:	f001 fc09 	bl	f3b0 <pvPortMalloc>
    db9e:	900b      	str	r0, [sp, #44]	@ 0x2c

                if( pxNewTCB != NULL )
    dba0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    dba2:	2b00      	cmp	r3, #0
    dba4:	d008      	beq.n	dbb8 <xTaskCreate+0x44>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
    dba6:	224c      	movs	r2, #76	@ 0x4c
    dba8:	2100      	movs	r1, #0
    dbaa:	980b      	ldr	r0, [sp, #44]	@ 0x2c
    dbac:	f002 fa84 	bl	100b8 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
    dbb0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    dbb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
    dbb4:	631a      	str	r2, [r3, #48]	@ 0x30
    dbb6:	e005      	b.n	dbc4 <xTaskCreate+0x50>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
    dbb8:	9809      	ldr	r0, [sp, #36]	@ 0x24
    dbba:	f001 fca5 	bl	f508 <vPortFree>
    dbbe:	e001      	b.n	dbc4 <xTaskCreate+0x50>
                }
            }
            else
            {
                pxNewTCB = NULL;
    dbc0:	2300      	movs	r3, #0
    dbc2:	930b      	str	r3, [sp, #44]	@ 0x2c
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
    dbc4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    dbc6:	2b00      	cmp	r3, #0
    dbc8:	d014      	beq.n	dbf4 <xTaskCreate+0x80>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
    dbca:	f8bd 2016 	ldrh.w	r2, [sp, #22]
    dbce:	2300      	movs	r3, #0
    dbd0:	9303      	str	r3, [sp, #12]
    dbd2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    dbd4:	9302      	str	r3, [sp, #8]
    dbd6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
    dbd8:	9301      	str	r3, [sp, #4]
    dbda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
    dbdc:	9300      	str	r3, [sp, #0]
    dbde:	9b04      	ldr	r3, [sp, #16]
    dbe0:	9906      	ldr	r1, [sp, #24]
    dbe2:	9807      	ldr	r0, [sp, #28]
    dbe4:	f000 f80e 	bl	dc04 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
    dbe8:	980b      	ldr	r0, [sp, #44]	@ 0x2c
    dbea:	f000 f883 	bl	dcf4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
    dbee:	2301      	movs	r3, #1
    dbf0:	930a      	str	r3, [sp, #40]	@ 0x28
    dbf2:	e002      	b.n	dbfa <xTaskCreate+0x86>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    dbf4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
    dbf8:	930a      	str	r3, [sp, #40]	@ 0x28
        }

        return xReturn;
    dbfa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    }
    dbfc:	4618      	mov	r0, r3
    dbfe:	b00d      	add	sp, #52	@ 0x34
    dc00:	f85d fb04 	ldr.w	pc, [sp], #4

0000dc04 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
    dc04:	b500      	push	{lr}
    dc06:	b087      	sub	sp, #28
    dc08:	9003      	str	r0, [sp, #12]
    dc0a:	9102      	str	r1, [sp, #8]
    dc0c:	9201      	str	r2, [sp, #4]
    dc0e:	9300      	str	r3, [sp, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
    dc10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    dc12:	6b18      	ldr	r0, [r3, #48]	@ 0x30
    dc14:	9b01      	ldr	r3, [sp, #4]
    dc16:	009b      	lsls	r3, r3, #2
    dc18:	461a      	mov	r2, r3
    dc1a:	21a5      	movs	r1, #165	@ 0xa5
    dc1c:	f002 fa4c 	bl	100b8 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
    dc20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    dc22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
    dc24:	9b01      	ldr	r3, [sp, #4]
    dc26:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
    dc2a:	3b01      	subs	r3, #1
    dc2c:	009b      	lsls	r3, r3, #2
    dc2e:	4413      	add	r3, r2
    dc30:	9304      	str	r3, [sp, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
    dc32:	9b04      	ldr	r3, [sp, #16]
    dc34:	f023 0307 	bic.w	r3, r3, #7
    dc38:	9304      	str	r3, [sp, #16]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
    dc3a:	9b04      	ldr	r3, [sp, #16]
    dc3c:	f003 0307 	and.w	r3, r3, #7
    dc40:	2b00      	cmp	r3, #0
    dc42:	d001      	beq.n	dc48 <prvInitialiseNewTask+0x44>
    dc44:	bf00      	nop
    dc46:	e7fd      	b.n	dc44 <prvInitialiseNewTask+0x40>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
    dc48:	9b02      	ldr	r3, [sp, #8]
    dc4a:	2b00      	cmp	r3, #0
    dc4c:	d01e      	beq.n	dc8c <prvInitialiseNewTask+0x88>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    dc4e:	2300      	movs	r3, #0
    dc50:	9305      	str	r3, [sp, #20]
    dc52:	e012      	b.n	dc7a <prvInitialiseNewTask+0x76>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
    dc54:	9a02      	ldr	r2, [sp, #8]
    dc56:	9b05      	ldr	r3, [sp, #20]
    dc58:	4413      	add	r3, r2
    dc5a:	7819      	ldrb	r1, [r3, #0]
    dc5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    dc5e:	9b05      	ldr	r3, [sp, #20]
    dc60:	4413      	add	r3, r2
    dc62:	3334      	adds	r3, #52	@ 0x34
    dc64:	460a      	mov	r2, r1
    dc66:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
    dc68:	9a02      	ldr	r2, [sp, #8]
    dc6a:	9b05      	ldr	r3, [sp, #20]
    dc6c:	4413      	add	r3, r2
    dc6e:	781b      	ldrb	r3, [r3, #0]
    dc70:	2b00      	cmp	r3, #0
    dc72:	d006      	beq.n	dc82 <prvInitialiseNewTask+0x7e>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    dc74:	9b05      	ldr	r3, [sp, #20]
    dc76:	3301      	adds	r3, #1
    dc78:	9305      	str	r3, [sp, #20]
    dc7a:	9b05      	ldr	r3, [sp, #20]
    dc7c:	2b0f      	cmp	r3, #15
    dc7e:	d9e9      	bls.n	dc54 <prvInitialiseNewTask+0x50>
    dc80:	e000      	b.n	dc84 <prvInitialiseNewTask+0x80>
            {
                break;
    dc82:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    dc84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    dc86:	2200      	movs	r2, #0
    dc88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
    dc8c:	9b08      	ldr	r3, [sp, #32]
    dc8e:	2b03      	cmp	r3, #3
    dc90:	d901      	bls.n	dc96 <prvInitialiseNewTask+0x92>
    dc92:	bf00      	nop
    dc94:	e7fd      	b.n	dc92 <prvInitialiseNewTask+0x8e>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    dc96:	9b08      	ldr	r3, [sp, #32]
    dc98:	2b03      	cmp	r3, #3
    dc9a:	d901      	bls.n	dca0 <prvInitialiseNewTask+0x9c>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    dc9c:	2303      	movs	r3, #3
    dc9e:	9308      	str	r3, [sp, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
    dca0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    dca2:	9a08      	ldr	r2, [sp, #32]
    dca4:	62da      	str	r2, [r3, #44]	@ 0x2c
    {
        pxNewTCB->uxBasePriority = uxPriority;
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
    dca6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    dca8:	3304      	adds	r3, #4
    dcaa:	4618      	mov	r0, r3
    dcac:	f001 faff 	bl	f2ae <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
    dcb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    dcb2:	3318      	adds	r3, #24
    dcb4:	4618      	mov	r0, r3
    dcb6:	f001 fafa 	bl	f2ae <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
    dcba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    dcbc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    dcbe:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    dcc0:	9b08      	ldr	r3, [sp, #32]
    dcc2:	f1c3 0204 	rsb	r2, r3, #4
    dcc6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    dcc8:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
    dcca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    dccc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    dcce:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    dcd0:	9a00      	ldr	r2, [sp, #0]
    dcd2:	9903      	ldr	r1, [sp, #12]
    dcd4:	9804      	ldr	r0, [sp, #16]
    dcd6:	f000 ffc5 	bl	ec64 <pxPortInitialiseStack>
    dcda:	4602      	mov	r2, r0
    dcdc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    dcde:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
    dce0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    dce2:	2b00      	cmp	r3, #0
    dce4:	d002      	beq.n	dcec <prvInitialiseNewTask+0xe8>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    dce6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    dce8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    dcea:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
    dcec:	bf00      	nop
    dcee:	b007      	add	sp, #28
    dcf0:	f85d fb04 	ldr.w	pc, [sp], #4

0000dcf4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
    dcf4:	b500      	push	{lr}
    dcf6:	b085      	sub	sp, #20
    dcf8:	9001      	str	r0, [sp, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
    dcfa:	f001 f8b3 	bl	ee64 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
    dcfe:	4b3f      	ldr	r3, [pc, #252]	@ (ddfc <prvAddNewTaskToReadyList+0x108>)
    dd00:	681b      	ldr	r3, [r3, #0]
    dd02:	3301      	adds	r3, #1
    dd04:	4a3d      	ldr	r2, [pc, #244]	@ (ddfc <prvAddNewTaskToReadyList+0x108>)
    dd06:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
    dd08:	4b3d      	ldr	r3, [pc, #244]	@ (de00 <prvAddNewTaskToReadyList+0x10c>)
    dd0a:	681b      	ldr	r3, [r3, #0]
    dd0c:	2b00      	cmp	r3, #0
    dd0e:	d109      	bne.n	dd24 <prvAddNewTaskToReadyList+0x30>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
    dd10:	4a3b      	ldr	r2, [pc, #236]	@ (de00 <prvAddNewTaskToReadyList+0x10c>)
    dd12:	9b01      	ldr	r3, [sp, #4]
    dd14:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    dd16:	4b39      	ldr	r3, [pc, #228]	@ (ddfc <prvAddNewTaskToReadyList+0x108>)
    dd18:	681b      	ldr	r3, [r3, #0]
    dd1a:	2b01      	cmp	r3, #1
    dd1c:	d110      	bne.n	dd40 <prvAddNewTaskToReadyList+0x4c>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
    dd1e:	f000 fe47 	bl	e9b0 <prvInitialiseTaskLists>
    dd22:	e00d      	b.n	dd40 <prvAddNewTaskToReadyList+0x4c>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
    dd24:	4b37      	ldr	r3, [pc, #220]	@ (de04 <prvAddNewTaskToReadyList+0x110>)
    dd26:	681b      	ldr	r3, [r3, #0]
    dd28:	2b00      	cmp	r3, #0
    dd2a:	d109      	bne.n	dd40 <prvAddNewTaskToReadyList+0x4c>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
    dd2c:	4b34      	ldr	r3, [pc, #208]	@ (de00 <prvAddNewTaskToReadyList+0x10c>)
    dd2e:	681b      	ldr	r3, [r3, #0]
    dd30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    dd32:	9b01      	ldr	r3, [sp, #4]
    dd34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    dd36:	429a      	cmp	r2, r3
    dd38:	d802      	bhi.n	dd40 <prvAddNewTaskToReadyList+0x4c>
                {
                    pxCurrentTCB = pxNewTCB;
    dd3a:	4a31      	ldr	r2, [pc, #196]	@ (de00 <prvAddNewTaskToReadyList+0x10c>)
    dd3c:	9b01      	ldr	r3, [sp, #4]
    dd3e:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
    dd40:	4b31      	ldr	r3, [pc, #196]	@ (de08 <prvAddNewTaskToReadyList+0x114>)
    dd42:	681b      	ldr	r3, [r3, #0]
    dd44:	3301      	adds	r3, #1
    dd46:	4a30      	ldr	r2, [pc, #192]	@ (de08 <prvAddNewTaskToReadyList+0x114>)
    dd48:	6013      	str	r3, [r2, #0]
            pxNewTCB->uxTCBNumber = uxTaskNumber;
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
    dd4a:	9b01      	ldr	r3, [sp, #4]
    dd4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    dd4e:	4b2f      	ldr	r3, [pc, #188]	@ (de0c <prvAddNewTaskToReadyList+0x118>)
    dd50:	681b      	ldr	r3, [r3, #0]
    dd52:	429a      	cmp	r2, r3
    dd54:	d903      	bls.n	dd5e <prvAddNewTaskToReadyList+0x6a>
    dd56:	9b01      	ldr	r3, [sp, #4]
    dd58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    dd5a:	4a2c      	ldr	r2, [pc, #176]	@ (de0c <prvAddNewTaskToReadyList+0x118>)
    dd5c:	6013      	str	r3, [r2, #0]
    dd5e:	9b01      	ldr	r3, [sp, #4]
    dd60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    dd62:	492b      	ldr	r1, [pc, #172]	@ (de10 <prvAddNewTaskToReadyList+0x11c>)
    dd64:	4613      	mov	r3, r2
    dd66:	009b      	lsls	r3, r3, #2
    dd68:	4413      	add	r3, r2
    dd6a:	009b      	lsls	r3, r3, #2
    dd6c:	440b      	add	r3, r1
    dd6e:	3304      	adds	r3, #4
    dd70:	681b      	ldr	r3, [r3, #0]
    dd72:	9303      	str	r3, [sp, #12]
    dd74:	9b01      	ldr	r3, [sp, #4]
    dd76:	9a03      	ldr	r2, [sp, #12]
    dd78:	609a      	str	r2, [r3, #8]
    dd7a:	9b03      	ldr	r3, [sp, #12]
    dd7c:	689a      	ldr	r2, [r3, #8]
    dd7e:	9b01      	ldr	r3, [sp, #4]
    dd80:	60da      	str	r2, [r3, #12]
    dd82:	9b03      	ldr	r3, [sp, #12]
    dd84:	689b      	ldr	r3, [r3, #8]
    dd86:	9a01      	ldr	r2, [sp, #4]
    dd88:	3204      	adds	r2, #4
    dd8a:	605a      	str	r2, [r3, #4]
    dd8c:	9b01      	ldr	r3, [sp, #4]
    dd8e:	1d1a      	adds	r2, r3, #4
    dd90:	9b03      	ldr	r3, [sp, #12]
    dd92:	609a      	str	r2, [r3, #8]
    dd94:	9b01      	ldr	r3, [sp, #4]
    dd96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    dd98:	4613      	mov	r3, r2
    dd9a:	009b      	lsls	r3, r3, #2
    dd9c:	4413      	add	r3, r2
    dd9e:	009b      	lsls	r3, r3, #2
    dda0:	4a1b      	ldr	r2, [pc, #108]	@ (de10 <prvAddNewTaskToReadyList+0x11c>)
    dda2:	441a      	add	r2, r3
    dda4:	9b01      	ldr	r3, [sp, #4]
    dda6:	615a      	str	r2, [r3, #20]
    dda8:	9b01      	ldr	r3, [sp, #4]
    ddaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    ddac:	4918      	ldr	r1, [pc, #96]	@ (de10 <prvAddNewTaskToReadyList+0x11c>)
    ddae:	4613      	mov	r3, r2
    ddb0:	009b      	lsls	r3, r3, #2
    ddb2:	4413      	add	r3, r2
    ddb4:	009b      	lsls	r3, r3, #2
    ddb6:	440b      	add	r3, r1
    ddb8:	681b      	ldr	r3, [r3, #0]
    ddba:	1c59      	adds	r1, r3, #1
    ddbc:	4814      	ldr	r0, [pc, #80]	@ (de10 <prvAddNewTaskToReadyList+0x11c>)
    ddbe:	4613      	mov	r3, r2
    ddc0:	009b      	lsls	r3, r3, #2
    ddc2:	4413      	add	r3, r2
    ddc4:	009b      	lsls	r3, r3, #2
    ddc6:	4403      	add	r3, r0
    ddc8:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
    ddca:	f001 f86d 	bl	eea8 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
    ddce:	4b0d      	ldr	r3, [pc, #52]	@ (de04 <prvAddNewTaskToReadyList+0x110>)
    ddd0:	681b      	ldr	r3, [r3, #0]
    ddd2:	2b00      	cmp	r3, #0
    ddd4:	d00e      	beq.n	ddf4 <prvAddNewTaskToReadyList+0x100>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
    ddd6:	4b0a      	ldr	r3, [pc, #40]	@ (de00 <prvAddNewTaskToReadyList+0x10c>)
    ddd8:	681b      	ldr	r3, [r3, #0]
    ddda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    dddc:	9b01      	ldr	r3, [sp, #4]
    ddde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    dde0:	429a      	cmp	r2, r3
    dde2:	d207      	bcs.n	ddf4 <prvAddNewTaskToReadyList+0x100>
        {
            taskYIELD_IF_USING_PREEMPTION();
    dde4:	4b0b      	ldr	r3, [pc, #44]	@ (de14 <prvAddNewTaskToReadyList+0x120>)
    dde6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    ddea:	601a      	str	r2, [r3, #0]
    ddec:	f3bf 8f4f 	dsb	sy
    ddf0:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
    ddf4:	bf00      	nop
    ddf6:	b005      	add	sp, #20
    ddf8:	f85d fb04 	ldr.w	pc, [sp], #4
    ddfc:	10011824 	.word	0x10011824
    de00:	10011760 	.word	0x10011760
    de04:	10011830 	.word	0x10011830
    de08:	10011840 	.word	0x10011840
    de0c:	1001182c 	.word	0x1001182c
    de10:	10011764 	.word	0x10011764
    de14:	e000ed04 	.word	0xe000ed04

0000de18 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    void vTaskDelete( TaskHandle_t xTaskToDelete )
    {
    de18:	b500      	push	{lr}
    de1a:	b085      	sub	sp, #20
    de1c:	9001      	str	r0, [sp, #4]
        TCB_t * pxTCB;

        taskENTER_CRITICAL();
    de1e:	f001 f821 	bl	ee64 <vPortEnterCritical>
        {
            /* If null is passed in here then it is the calling task that is
             * being deleted. */
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    de22:	9b01      	ldr	r3, [sp, #4]
    de24:	2b00      	cmp	r3, #0
    de26:	d102      	bne.n	de2e <vTaskDelete+0x16>
    de28:	4b2a      	ldr	r3, [pc, #168]	@ (ded4 <vTaskDelete+0xbc>)
    de2a:	681b      	ldr	r3, [r3, #0]
    de2c:	e000      	b.n	de30 <vTaskDelete+0x18>
    de2e:	9b01      	ldr	r3, [sp, #4]
    de30:	9303      	str	r3, [sp, #12]

            /* Remove task from the ready/delayed list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    de32:	9b03      	ldr	r3, [sp, #12]
    de34:	3304      	adds	r3, #4
    de36:	4618      	mov	r0, r3
    de38:	f001 fa94 	bl	f364 <uxListRemove>
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    de3c:	9b03      	ldr	r3, [sp, #12]
    de3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    de40:	2b00      	cmp	r3, #0
    de42:	d004      	beq.n	de4e <vTaskDelete+0x36>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    de44:	9b03      	ldr	r3, [sp, #12]
    de46:	3318      	adds	r3, #24
    de48:	4618      	mov	r0, r3
    de4a:	f001 fa8b 	bl	f364 <uxListRemove>

            /* Increment the uxTaskNumber also so kernel aware debuggers can
             * detect that the task lists need re-generating.  This is done before
             * portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
             * not return. */
            uxTaskNumber++;
    de4e:	4b22      	ldr	r3, [pc, #136]	@ (ded8 <vTaskDelete+0xc0>)
    de50:	681b      	ldr	r3, [r3, #0]
    de52:	3301      	adds	r3, #1
    de54:	4a20      	ldr	r2, [pc, #128]	@ (ded8 <vTaskDelete+0xc0>)
    de56:	6013      	str	r3, [r2, #0]

            if( pxTCB == pxCurrentTCB )
    de58:	4b1e      	ldr	r3, [pc, #120]	@ (ded4 <vTaskDelete+0xbc>)
    de5a:	681b      	ldr	r3, [r3, #0]
    de5c:	9a03      	ldr	r2, [sp, #12]
    de5e:	429a      	cmp	r2, r3
    de60:	d10b      	bne.n	de7a <vTaskDelete+0x62>
                /* A task is deleting itself.  This cannot complete within the
                 * task itself, as a context switch to another task is required.
                 * Place the task in the termination list.  The idle task will
                 * check the termination list and free up any memory allocated by
                 * the scheduler for the TCB and stack of the deleted task. */
                vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
    de62:	9b03      	ldr	r3, [sp, #12]
    de64:	3304      	adds	r3, #4
    de66:	4619      	mov	r1, r3
    de68:	481c      	ldr	r0, [pc, #112]	@ (dedc <vTaskDelete+0xc4>)
    de6a:	f001 fa28 	bl	f2be <vListInsertEnd>

                /* Increment the ucTasksDeleted variable so the idle task knows
                 * there is a task that has been deleted and that it should therefore
                 * check the xTasksWaitingTermination list. */
                ++uxDeletedTasksWaitingCleanUp;
    de6e:	4b1c      	ldr	r3, [pc, #112]	@ (dee0 <vTaskDelete+0xc8>)
    de70:	681b      	ldr	r3, [r3, #0]
    de72:	3301      	adds	r3, #1
    de74:	4a1a      	ldr	r2, [pc, #104]	@ (dee0 <vTaskDelete+0xc8>)
    de76:	6013      	str	r3, [r2, #0]
    de78:	e006      	b.n	de88 <vTaskDelete+0x70>
                 * required. */
                portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
            }
            else
            {
                --uxCurrentNumberOfTasks;
    de7a:	4b1a      	ldr	r3, [pc, #104]	@ (dee4 <vTaskDelete+0xcc>)
    de7c:	681b      	ldr	r3, [r3, #0]
    de7e:	3b01      	subs	r3, #1
    de80:	4a18      	ldr	r2, [pc, #96]	@ (dee4 <vTaskDelete+0xcc>)
    de82:	6013      	str	r3, [r2, #0]
                traceTASK_DELETE( pxTCB );

                /* Reset the next expected unblock time in case it referred to
                 * the task that has just been deleted. */
                prvResetNextTaskUnblockTime();
    de84:	f000 fe0e 	bl	eaa4 <prvResetNextTaskUnblockTime>
            }
        }
        taskEXIT_CRITICAL();
    de88:	f001 f80e 	bl	eea8 <vPortExitCritical>

        /* If the task is not deleting itself, call prvDeleteTCB from outside of
         * critical section. If a task deletes itself, prvDeleteTCB is called
         * from prvCheckTasksWaitingTermination which is called from Idle task. */
        if( pxTCB != pxCurrentTCB )
    de8c:	4b11      	ldr	r3, [pc, #68]	@ (ded4 <vTaskDelete+0xbc>)
    de8e:	681b      	ldr	r3, [r3, #0]
    de90:	9a03      	ldr	r2, [sp, #12]
    de92:	429a      	cmp	r2, r3
    de94:	d002      	beq.n	de9c <vTaskDelete+0x84>
        {
            prvDeleteTCB( pxTCB );
    de96:	9803      	ldr	r0, [sp, #12]
    de98:	f000 fdf4 	bl	ea84 <prvDeleteTCB>
        }

        /* Force a reschedule if it is the currently running task that has just
         * been deleted. */
        if( xSchedulerRunning != pdFALSE )
    de9c:	4b12      	ldr	r3, [pc, #72]	@ (dee8 <vTaskDelete+0xd0>)
    de9e:	681b      	ldr	r3, [r3, #0]
    dea0:	2b00      	cmp	r3, #0
    dea2:	d012      	beq.n	deca <vTaskDelete+0xb2>
        {
            if( pxTCB == pxCurrentTCB )
    dea4:	4b0b      	ldr	r3, [pc, #44]	@ (ded4 <vTaskDelete+0xbc>)
    dea6:	681b      	ldr	r3, [r3, #0]
    dea8:	9a03      	ldr	r2, [sp, #12]
    deaa:	429a      	cmp	r2, r3
    deac:	d10d      	bne.n	deca <vTaskDelete+0xb2>
            {
                configASSERT( uxSchedulerSuspended == 0 );
    deae:	4b0f      	ldr	r3, [pc, #60]	@ (deec <vTaskDelete+0xd4>)
    deb0:	681b      	ldr	r3, [r3, #0]
    deb2:	2b00      	cmp	r3, #0
    deb4:	d001      	beq.n	deba <vTaskDelete+0xa2>
    deb6:	bf00      	nop
    deb8:	e7fd      	b.n	deb6 <vTaskDelete+0x9e>
                portYIELD_WITHIN_API();
    deba:	4b0d      	ldr	r3, [pc, #52]	@ (def0 <vTaskDelete+0xd8>)
    debc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    dec0:	601a      	str	r2, [r3, #0]
    dec2:	f3bf 8f4f 	dsb	sy
    dec6:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
    deca:	bf00      	nop
    decc:	b005      	add	sp, #20
    dece:	f85d fb04 	ldr.w	pc, [sp], #4
    ded2:	bf00      	nop
    ded4:	10011760 	.word	0x10011760
    ded8:	10011840 	.word	0x10011840
    dedc:	100117f8 	.word	0x100117f8
    dee0:	1001180c 	.word	0x1001180c
    dee4:	10011824 	.word	0x10011824
    dee8:	10011830 	.word	0x10011830
    deec:	1001184c 	.word	0x1001184c
    def0:	e000ed04 	.word	0xe000ed04

0000def4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
    def4:	b500      	push	{lr}
    def6:	b085      	sub	sp, #20
    def8:	9001      	str	r0, [sp, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
    defa:	2300      	movs	r3, #0
    defc:	9303      	str	r3, [sp, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
    defe:	9b01      	ldr	r3, [sp, #4]
    df00:	2b00      	cmp	r3, #0
    df02:	d00e      	beq.n	df22 <vTaskDelay+0x2e>
        {
            configASSERT( uxSchedulerSuspended == 0 );
    df04:	4b0e      	ldr	r3, [pc, #56]	@ (df40 <vTaskDelay+0x4c>)
    df06:	681b      	ldr	r3, [r3, #0]
    df08:	2b00      	cmp	r3, #0
    df0a:	d001      	beq.n	df10 <vTaskDelay+0x1c>
    df0c:	bf00      	nop
    df0e:	e7fd      	b.n	df0c <vTaskDelay+0x18>
            vTaskSuspendAll();
    df10:	f000 f862 	bl	dfd8 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
    df14:	2100      	movs	r1, #0
    df16:	9801      	ldr	r0, [sp, #4]
    df18:	f000 fdf4 	bl	eb04 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
    df1c:	f000 f898 	bl	e050 <xTaskResumeAll>
    df20:	9003      	str	r0, [sp, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
    df22:	9b03      	ldr	r3, [sp, #12]
    df24:	2b00      	cmp	r3, #0
    df26:	d107      	bne.n	df38 <vTaskDelay+0x44>
        {
            portYIELD_WITHIN_API();
    df28:	4b06      	ldr	r3, [pc, #24]	@ (df44 <vTaskDelay+0x50>)
    df2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    df2e:	601a      	str	r2, [r3, #0]
    df30:	f3bf 8f4f 	dsb	sy
    df34:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    df38:	bf00      	nop
    df3a:	b005      	add	sp, #20
    df3c:	f85d fb04 	ldr.w	pc, [sp], #4
    df40:	1001184c 	.word	0x1001184c
    df44:	e000ed04 	.word	0xe000ed04

0000df48 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    df48:	b500      	push	{lr}
    df4a:	b085      	sub	sp, #20
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
    df4c:	4b1b      	ldr	r3, [pc, #108]	@ (dfbc <vTaskStartScheduler+0x74>)
    df4e:	9301      	str	r3, [sp, #4]
    df50:	2300      	movs	r3, #0
    df52:	9300      	str	r3, [sp, #0]
    df54:	2300      	movs	r3, #0
    df56:	f44f 7280 	mov.w	r2, #256	@ 0x100
    df5a:	4919      	ldr	r1, [pc, #100]	@ (dfc0 <vTaskStartScheduler+0x78>)
    df5c:	4819      	ldr	r0, [pc, #100]	@ (dfc4 <vTaskStartScheduler+0x7c>)
    df5e:	f7ff fe09 	bl	db74 <xTaskCreate>
    df62:	9003      	str	r0, [sp, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
    df64:	9b03      	ldr	r3, [sp, #12]
    df66:	2b01      	cmp	r3, #1
    df68:	d102      	bne.n	df70 <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
    df6a:	f001 fe25 	bl	fbb8 <xTimerCreateTimerTask>
    df6e:	9003      	str	r0, [sp, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
    df70:	9b03      	ldr	r3, [sp, #12]
    df72:	2b01      	cmp	r3, #1
    df74:	d116      	bne.n	dfa4 <vTaskStartScheduler+0x5c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
    df76:	f04f 0380 	mov.w	r3, #128	@ 0x80
    df7a:	f383 8811 	msr	BASEPRI, r3
    df7e:	f3bf 8f6f 	isb	sy
    df82:	f3bf 8f4f 	dsb	sy
    df86:	9302      	str	r3, [sp, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
    df88:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
    df8a:	4b0f      	ldr	r3, [pc, #60]	@ (dfc8 <vTaskStartScheduler+0x80>)
    df8c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
    df90:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
    df92:	4b0e      	ldr	r3, [pc, #56]	@ (dfcc <vTaskStartScheduler+0x84>)
    df94:	2201      	movs	r2, #1
    df96:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
    df98:	4b0d      	ldr	r3, [pc, #52]	@ (dfd0 <vTaskStartScheduler+0x88>)
    df9a:	2200      	movs	r2, #0
    df9c:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
    df9e:	f000 fed7 	bl	ed50 <xPortStartScheduler>
    dfa2:	e005      	b.n	dfb0 <vTaskStartScheduler+0x68>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
    dfa4:	9b03      	ldr	r3, [sp, #12]
    dfa6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
    dfaa:	d101      	bne.n	dfb0 <vTaskStartScheduler+0x68>
    dfac:	bf00      	nop
    dfae:	e7fd      	b.n	dfac <vTaskStartScheduler+0x64>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
    dfb0:	4b08      	ldr	r3, [pc, #32]	@ (dfd4 <vTaskStartScheduler+0x8c>)
    dfb2:	681b      	ldr	r3, [r3, #0]
}
    dfb4:	bf00      	nop
    dfb6:	b005      	add	sp, #20
    dfb8:	f85d fb04 	ldr.w	pc, [sp], #4
    dfbc:	10011848 	.word	0x10011848
    dfc0:	0001257c 	.word	0x0001257c
    dfc4:	0000e8d5 	.word	0x0000e8d5
    dfc8:	10011844 	.word	0x10011844
    dfcc:	10011830 	.word	0x10011830
    dfd0:	10011828 	.word	0x10011828
    dfd4:	000125b4 	.word	0x000125b4

0000dfd8 <vTaskSuspendAll>:
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
    dfd8:	4b03      	ldr	r3, [pc, #12]	@ (dfe8 <vTaskSuspendAll+0x10>)
    dfda:	681b      	ldr	r3, [r3, #0]
    dfdc:	3301      	adds	r3, #1
    dfde:	4a02      	ldr	r2, [pc, #8]	@ (dfe8 <vTaskSuspendAll+0x10>)
    dfe0:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
    dfe2:	bf00      	nop
    dfe4:	4770      	bx	lr
    dfe6:	bf00      	nop
    dfe8:	1001184c 	.word	0x1001184c

0000dfec <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

    static TickType_t prvGetExpectedIdleTime( void )
    {
    dfec:	b082      	sub	sp, #8
        TickType_t xReturn;
        UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
    dfee:	2300      	movs	r3, #0
    dff0:	9300      	str	r3, [sp, #0]
         * configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
         * task that are in the Ready state, even though the idle task is
         * running. */
        #if ( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
        {
            if( uxTopReadyPriority > tskIDLE_PRIORITY )
    dff2:	4b12      	ldr	r3, [pc, #72]	@ (e03c <prvGetExpectedIdleTime+0x50>)
    dff4:	681b      	ldr	r3, [r3, #0]
    dff6:	2b00      	cmp	r3, #0
    dff8:	d001      	beq.n	dffe <prvGetExpectedIdleTime+0x12>
            {
                uxHigherPriorityReadyTasks = pdTRUE;
    dffa:	2301      	movs	r3, #1
    dffc:	9300      	str	r3, [sp, #0]
                uxHigherPriorityReadyTasks = pdTRUE;
            }
        }
        #endif /* if ( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 ) */

        if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
    dffe:	4b10      	ldr	r3, [pc, #64]	@ (e040 <prvGetExpectedIdleTime+0x54>)
    e000:	681b      	ldr	r3, [r3, #0]
    e002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    e004:	2b00      	cmp	r3, #0
    e006:	d002      	beq.n	e00e <prvGetExpectedIdleTime+0x22>
        {
            xReturn = 0;
    e008:	2300      	movs	r3, #0
    e00a:	9301      	str	r3, [sp, #4]
    e00c:	e012      	b.n	e034 <prvGetExpectedIdleTime+0x48>
        }
        else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
    e00e:	4b0d      	ldr	r3, [pc, #52]	@ (e044 <prvGetExpectedIdleTime+0x58>)
    e010:	681b      	ldr	r3, [r3, #0]
    e012:	2b01      	cmp	r3, #1
    e014:	d902      	bls.n	e01c <prvGetExpectedIdleTime+0x30>
        {
            /* There are other idle priority tasks in the ready state.  If
             * time slicing is used then the very next tick interrupt must be
             * processed. */
            xReturn = 0;
    e016:	2300      	movs	r3, #0
    e018:	9301      	str	r3, [sp, #4]
    e01a:	e00b      	b.n	e034 <prvGetExpectedIdleTime+0x48>
        }
        else if( uxHigherPriorityReadyTasks != pdFALSE )
    e01c:	9b00      	ldr	r3, [sp, #0]
    e01e:	2b00      	cmp	r3, #0
    e020:	d002      	beq.n	e028 <prvGetExpectedIdleTime+0x3c>
        {
            /* There are tasks in the Ready state that have a priority above the
             * idle priority.  This path can only be reached if
             * configUSE_PREEMPTION is 0. */
            xReturn = 0;
    e022:	2300      	movs	r3, #0
    e024:	9301      	str	r3, [sp, #4]
    e026:	e005      	b.n	e034 <prvGetExpectedIdleTime+0x48>
        }
        else
        {
            xReturn = xNextTaskUnblockTime - xTickCount;
    e028:	4b07      	ldr	r3, [pc, #28]	@ (e048 <prvGetExpectedIdleTime+0x5c>)
    e02a:	681a      	ldr	r2, [r3, #0]
    e02c:	4b07      	ldr	r3, [pc, #28]	@ (e04c <prvGetExpectedIdleTime+0x60>)
    e02e:	681b      	ldr	r3, [r3, #0]
    e030:	1ad3      	subs	r3, r2, r3
    e032:	9301      	str	r3, [sp, #4]
        }

        return xReturn;
    e034:	9b01      	ldr	r3, [sp, #4]
    }
    e036:	4618      	mov	r0, r3
    e038:	b002      	add	sp, #8
    e03a:	4770      	bx	lr
    e03c:	1001182c 	.word	0x1001182c
    e040:	10011760 	.word	0x10011760
    e044:	10011764 	.word	0x10011764
    e048:	10011844 	.word	0x10011844
    e04c:	10011828 	.word	0x10011828

0000e050 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    e050:	b500      	push	{lr}
    e052:	b087      	sub	sp, #28
    TCB_t * pxTCB = NULL;
    e054:	2300      	movs	r3, #0
    e056:	9305      	str	r3, [sp, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
    e058:	2300      	movs	r3, #0
    e05a:	9304      	str	r3, [sp, #16]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
    e05c:	4b6c      	ldr	r3, [pc, #432]	@ (e210 <xTaskResumeAll+0x1c0>)
    e05e:	681b      	ldr	r3, [r3, #0]
    e060:	2b00      	cmp	r3, #0
    e062:	d101      	bne.n	e068 <xTaskResumeAll+0x18>
    e064:	bf00      	nop
    e066:	e7fd      	b.n	e064 <xTaskResumeAll+0x14>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
    e068:	f000 fefc 	bl	ee64 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
    e06c:	4b68      	ldr	r3, [pc, #416]	@ (e210 <xTaskResumeAll+0x1c0>)
    e06e:	681b      	ldr	r3, [r3, #0]
    e070:	3b01      	subs	r3, #1
    e072:	4a67      	ldr	r2, [pc, #412]	@ (e210 <xTaskResumeAll+0x1c0>)
    e074:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    e076:	4b66      	ldr	r3, [pc, #408]	@ (e210 <xTaskResumeAll+0x1c0>)
    e078:	681b      	ldr	r3, [r3, #0]
    e07a:	2b00      	cmp	r3, #0
    e07c:	f040 80c1 	bne.w	e202 <xTaskResumeAll+0x1b2>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    e080:	4b64      	ldr	r3, [pc, #400]	@ (e214 <xTaskResumeAll+0x1c4>)
    e082:	681b      	ldr	r3, [r3, #0]
    e084:	2b00      	cmp	r3, #0
    e086:	f000 80bc 	beq.w	e202 <xTaskResumeAll+0x1b2>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    e08a:	e08b      	b.n	e1a4 <xTaskResumeAll+0x154>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
    e08c:	4b62      	ldr	r3, [pc, #392]	@ (e218 <xTaskResumeAll+0x1c8>)
    e08e:	68db      	ldr	r3, [r3, #12]
    e090:	68db      	ldr	r3, [r3, #12]
    e092:	9305      	str	r3, [sp, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
    e094:	9b05      	ldr	r3, [sp, #20]
    e096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    e098:	9302      	str	r3, [sp, #8]
    e09a:	9b05      	ldr	r3, [sp, #20]
    e09c:	69db      	ldr	r3, [r3, #28]
    e09e:	9a05      	ldr	r2, [sp, #20]
    e0a0:	6a12      	ldr	r2, [r2, #32]
    e0a2:	609a      	str	r2, [r3, #8]
    e0a4:	9b05      	ldr	r3, [sp, #20]
    e0a6:	6a1b      	ldr	r3, [r3, #32]
    e0a8:	9a05      	ldr	r2, [sp, #20]
    e0aa:	69d2      	ldr	r2, [r2, #28]
    e0ac:	605a      	str	r2, [r3, #4]
    e0ae:	9b02      	ldr	r3, [sp, #8]
    e0b0:	685a      	ldr	r2, [r3, #4]
    e0b2:	9b05      	ldr	r3, [sp, #20]
    e0b4:	3318      	adds	r3, #24
    e0b6:	429a      	cmp	r2, r3
    e0b8:	d103      	bne.n	e0c2 <xTaskResumeAll+0x72>
    e0ba:	9b05      	ldr	r3, [sp, #20]
    e0bc:	6a1a      	ldr	r2, [r3, #32]
    e0be:	9b02      	ldr	r3, [sp, #8]
    e0c0:	605a      	str	r2, [r3, #4]
    e0c2:	9b05      	ldr	r3, [sp, #20]
    e0c4:	2200      	movs	r2, #0
    e0c6:	629a      	str	r2, [r3, #40]	@ 0x28
    e0c8:	9b02      	ldr	r3, [sp, #8]
    e0ca:	681b      	ldr	r3, [r3, #0]
    e0cc:	1e5a      	subs	r2, r3, #1
    e0ce:	9b02      	ldr	r3, [sp, #8]
    e0d0:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
    e0d2:	9b05      	ldr	r3, [sp, #20]
    e0d4:	695b      	ldr	r3, [r3, #20]
    e0d6:	9301      	str	r3, [sp, #4]
    e0d8:	9b05      	ldr	r3, [sp, #20]
    e0da:	689b      	ldr	r3, [r3, #8]
    e0dc:	9a05      	ldr	r2, [sp, #20]
    e0de:	68d2      	ldr	r2, [r2, #12]
    e0e0:	609a      	str	r2, [r3, #8]
    e0e2:	9b05      	ldr	r3, [sp, #20]
    e0e4:	68db      	ldr	r3, [r3, #12]
    e0e6:	9a05      	ldr	r2, [sp, #20]
    e0e8:	6892      	ldr	r2, [r2, #8]
    e0ea:	605a      	str	r2, [r3, #4]
    e0ec:	9b01      	ldr	r3, [sp, #4]
    e0ee:	685a      	ldr	r2, [r3, #4]
    e0f0:	9b05      	ldr	r3, [sp, #20]
    e0f2:	3304      	adds	r3, #4
    e0f4:	429a      	cmp	r2, r3
    e0f6:	d103      	bne.n	e100 <xTaskResumeAll+0xb0>
    e0f8:	9b05      	ldr	r3, [sp, #20]
    e0fa:	68da      	ldr	r2, [r3, #12]
    e0fc:	9b01      	ldr	r3, [sp, #4]
    e0fe:	605a      	str	r2, [r3, #4]
    e100:	9b05      	ldr	r3, [sp, #20]
    e102:	2200      	movs	r2, #0
    e104:	615a      	str	r2, [r3, #20]
    e106:	9b01      	ldr	r3, [sp, #4]
    e108:	681b      	ldr	r3, [r3, #0]
    e10a:	1e5a      	subs	r2, r3, #1
    e10c:	9b01      	ldr	r3, [sp, #4]
    e10e:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
    e110:	9b05      	ldr	r3, [sp, #20]
    e112:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    e114:	4b41      	ldr	r3, [pc, #260]	@ (e21c <xTaskResumeAll+0x1cc>)
    e116:	681b      	ldr	r3, [r3, #0]
    e118:	429a      	cmp	r2, r3
    e11a:	d903      	bls.n	e124 <xTaskResumeAll+0xd4>
    e11c:	9b05      	ldr	r3, [sp, #20]
    e11e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    e120:	4a3e      	ldr	r2, [pc, #248]	@ (e21c <xTaskResumeAll+0x1cc>)
    e122:	6013      	str	r3, [r2, #0]
    e124:	9b05      	ldr	r3, [sp, #20]
    e126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    e128:	493d      	ldr	r1, [pc, #244]	@ (e220 <xTaskResumeAll+0x1d0>)
    e12a:	4613      	mov	r3, r2
    e12c:	009b      	lsls	r3, r3, #2
    e12e:	4413      	add	r3, r2
    e130:	009b      	lsls	r3, r3, #2
    e132:	440b      	add	r3, r1
    e134:	3304      	adds	r3, #4
    e136:	681b      	ldr	r3, [r3, #0]
    e138:	9300      	str	r3, [sp, #0]
    e13a:	9b05      	ldr	r3, [sp, #20]
    e13c:	9a00      	ldr	r2, [sp, #0]
    e13e:	609a      	str	r2, [r3, #8]
    e140:	9b00      	ldr	r3, [sp, #0]
    e142:	689a      	ldr	r2, [r3, #8]
    e144:	9b05      	ldr	r3, [sp, #20]
    e146:	60da      	str	r2, [r3, #12]
    e148:	9b00      	ldr	r3, [sp, #0]
    e14a:	689b      	ldr	r3, [r3, #8]
    e14c:	9a05      	ldr	r2, [sp, #20]
    e14e:	3204      	adds	r2, #4
    e150:	605a      	str	r2, [r3, #4]
    e152:	9b05      	ldr	r3, [sp, #20]
    e154:	1d1a      	adds	r2, r3, #4
    e156:	9b00      	ldr	r3, [sp, #0]
    e158:	609a      	str	r2, [r3, #8]
    e15a:	9b05      	ldr	r3, [sp, #20]
    e15c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    e15e:	4613      	mov	r3, r2
    e160:	009b      	lsls	r3, r3, #2
    e162:	4413      	add	r3, r2
    e164:	009b      	lsls	r3, r3, #2
    e166:	4a2e      	ldr	r2, [pc, #184]	@ (e220 <xTaskResumeAll+0x1d0>)
    e168:	441a      	add	r2, r3
    e16a:	9b05      	ldr	r3, [sp, #20]
    e16c:	615a      	str	r2, [r3, #20]
    e16e:	9b05      	ldr	r3, [sp, #20]
    e170:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    e172:	492b      	ldr	r1, [pc, #172]	@ (e220 <xTaskResumeAll+0x1d0>)
    e174:	4613      	mov	r3, r2
    e176:	009b      	lsls	r3, r3, #2
    e178:	4413      	add	r3, r2
    e17a:	009b      	lsls	r3, r3, #2
    e17c:	440b      	add	r3, r1
    e17e:	681b      	ldr	r3, [r3, #0]
    e180:	1c59      	adds	r1, r3, #1
    e182:	4827      	ldr	r0, [pc, #156]	@ (e220 <xTaskResumeAll+0x1d0>)
    e184:	4613      	mov	r3, r2
    e186:	009b      	lsls	r3, r3, #2
    e188:	4413      	add	r3, r2
    e18a:	009b      	lsls	r3, r3, #2
    e18c:	4403      	add	r3, r0
    e18e:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    e190:	9b05      	ldr	r3, [sp, #20]
    e192:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    e194:	4b23      	ldr	r3, [pc, #140]	@ (e224 <xTaskResumeAll+0x1d4>)
    e196:	681b      	ldr	r3, [r3, #0]
    e198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    e19a:	429a      	cmp	r2, r3
    e19c:	d302      	bcc.n	e1a4 <xTaskResumeAll+0x154>
                    {
                        xYieldPending = pdTRUE;
    e19e:	4b22      	ldr	r3, [pc, #136]	@ (e228 <xTaskResumeAll+0x1d8>)
    e1a0:	2201      	movs	r2, #1
    e1a2:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    e1a4:	4b1c      	ldr	r3, [pc, #112]	@ (e218 <xTaskResumeAll+0x1c8>)
    e1a6:	681b      	ldr	r3, [r3, #0]
    e1a8:	2b00      	cmp	r3, #0
    e1aa:	f47f af6f 	bne.w	e08c <xTaskResumeAll+0x3c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
    e1ae:	9b05      	ldr	r3, [sp, #20]
    e1b0:	2b00      	cmp	r3, #0
    e1b2:	d001      	beq.n	e1b8 <xTaskResumeAll+0x168>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
    e1b4:	f000 fc76 	bl	eaa4 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
    e1b8:	4b1c      	ldr	r3, [pc, #112]	@ (e22c <xTaskResumeAll+0x1dc>)
    e1ba:	681b      	ldr	r3, [r3, #0]
    e1bc:	9303      	str	r3, [sp, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
    e1be:	9b03      	ldr	r3, [sp, #12]
    e1c0:	2b00      	cmp	r3, #0
    e1c2:	d010      	beq.n	e1e6 <xTaskResumeAll+0x196>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
    e1c4:	f000 f87e 	bl	e2c4 <xTaskIncrementTick>
    e1c8:	4603      	mov	r3, r0
    e1ca:	2b00      	cmp	r3, #0
    e1cc:	d002      	beq.n	e1d4 <xTaskResumeAll+0x184>
                            {
                                xYieldPending = pdTRUE;
    e1ce:	4b16      	ldr	r3, [pc, #88]	@ (e228 <xTaskResumeAll+0x1d8>)
    e1d0:	2201      	movs	r2, #1
    e1d2:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
    e1d4:	9b03      	ldr	r3, [sp, #12]
    e1d6:	3b01      	subs	r3, #1
    e1d8:	9303      	str	r3, [sp, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
    e1da:	9b03      	ldr	r3, [sp, #12]
    e1dc:	2b00      	cmp	r3, #0
    e1de:	d1f1      	bne.n	e1c4 <xTaskResumeAll+0x174>

                        xPendedTicks = 0;
    e1e0:	4b12      	ldr	r3, [pc, #72]	@ (e22c <xTaskResumeAll+0x1dc>)
    e1e2:	2200      	movs	r2, #0
    e1e4:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
    e1e6:	4b10      	ldr	r3, [pc, #64]	@ (e228 <xTaskResumeAll+0x1d8>)
    e1e8:	681b      	ldr	r3, [r3, #0]
    e1ea:	2b00      	cmp	r3, #0
    e1ec:	d009      	beq.n	e202 <xTaskResumeAll+0x1b2>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
    e1ee:	2301      	movs	r3, #1
    e1f0:	9304      	str	r3, [sp, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
    e1f2:	4b0f      	ldr	r3, [pc, #60]	@ (e230 <xTaskResumeAll+0x1e0>)
    e1f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    e1f8:	601a      	str	r2, [r3, #0]
    e1fa:	f3bf 8f4f 	dsb	sy
    e1fe:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
    e202:	f000 fe51 	bl	eea8 <vPortExitCritical>

    return xAlreadyYielded;
    e206:	9b04      	ldr	r3, [sp, #16]
}
    e208:	4618      	mov	r0, r3
    e20a:	b007      	add	sp, #28
    e20c:	f85d fb04 	ldr.w	pc, [sp], #4
    e210:	1001184c 	.word	0x1001184c
    e214:	10011824 	.word	0x10011824
    e218:	100117e4 	.word	0x100117e4
    e21c:	1001182c 	.word	0x1001182c
    e220:	10011764 	.word	0x10011764
    e224:	10011760 	.word	0x10011760
    e228:	10011838 	.word	0x10011838
    e22c:	10011834 	.word	0x10011834
    e230:	e000ed04 	.word	0xe000ed04

0000e234 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    e234:	b082      	sub	sp, #8
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
    e236:	4b03      	ldr	r3, [pc, #12]	@ (e244 <xTaskGetTickCount+0x10>)
    e238:	681b      	ldr	r3, [r3, #0]
    e23a:	9301      	str	r3, [sp, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
    e23c:	9b01      	ldr	r3, [sp, #4]
}
    e23e:	4618      	mov	r0, r3
    e240:	b002      	add	sp, #8
    e242:	4770      	bx	lr
    e244:	10011828 	.word	0x10011828

0000e248 <vTaskStepTick>:
 * implementations require configUSE_TICKLESS_IDLE to be set to a value other than
 * 1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

    void vTaskStepTick( TickType_t xTicksToJump )
    {
    e248:	b500      	push	{lr}
    e24a:	b083      	sub	sp, #12
    e24c:	9001      	str	r0, [sp, #4]
        /* Correct the tick count value after a period during which the tick
         * was suppressed.  Note this does *not* call the tick hook function for
         * each stepped tick. */
        configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
    e24e:	4b19      	ldr	r3, [pc, #100]	@ (e2b4 <vTaskStepTick+0x6c>)
    e250:	681a      	ldr	r2, [r3, #0]
    e252:	9b01      	ldr	r3, [sp, #4]
    e254:	441a      	add	r2, r3
    e256:	4b18      	ldr	r3, [pc, #96]	@ (e2b8 <vTaskStepTick+0x70>)
    e258:	681b      	ldr	r3, [r3, #0]
    e25a:	429a      	cmp	r2, r3
    e25c:	d901      	bls.n	e262 <vTaskStepTick+0x1a>
    e25e:	bf00      	nop
    e260:	e7fd      	b.n	e25e <vTaskStepTick+0x16>

        if( ( xTickCount + xTicksToJump ) == xNextTaskUnblockTime )
    e262:	4b14      	ldr	r3, [pc, #80]	@ (e2b4 <vTaskStepTick+0x6c>)
    e264:	681a      	ldr	r2, [r3, #0]
    e266:	9b01      	ldr	r3, [sp, #4]
    e268:	441a      	add	r2, r3
    e26a:	4b13      	ldr	r3, [pc, #76]	@ (e2b8 <vTaskStepTick+0x70>)
    e26c:	681b      	ldr	r3, [r3, #0]
    e26e:	429a      	cmp	r2, r3
    e270:	d116      	bne.n	e2a0 <vTaskStepTick+0x58>
        {
            /* Arrange for xTickCount to reach xNextTaskUnblockTime in
             * xTaskIncrementTick() when the scheduler resumes.  This ensures
             * that any delayed tasks are resumed at the correct time. */
            configASSERT( uxSchedulerSuspended );
    e272:	4b12      	ldr	r3, [pc, #72]	@ (e2bc <vTaskStepTick+0x74>)
    e274:	681b      	ldr	r3, [r3, #0]
    e276:	2b00      	cmp	r3, #0
    e278:	d101      	bne.n	e27e <vTaskStepTick+0x36>
    e27a:	bf00      	nop
    e27c:	e7fd      	b.n	e27a <vTaskStepTick+0x32>
            configASSERT( xTicksToJump != ( TickType_t ) 0 );
    e27e:	9b01      	ldr	r3, [sp, #4]
    e280:	2b00      	cmp	r3, #0
    e282:	d101      	bne.n	e288 <vTaskStepTick+0x40>
    e284:	bf00      	nop
    e286:	e7fd      	b.n	e284 <vTaskStepTick+0x3c>

            /* Prevent the tick interrupt modifying xPendedTicks simultaneously. */
            taskENTER_CRITICAL();
    e288:	f000 fdec 	bl	ee64 <vPortEnterCritical>
            {
                xPendedTicks++;
    e28c:	4b0c      	ldr	r3, [pc, #48]	@ (e2c0 <vTaskStepTick+0x78>)
    e28e:	681b      	ldr	r3, [r3, #0]
    e290:	3301      	adds	r3, #1
    e292:	4a0b      	ldr	r2, [pc, #44]	@ (e2c0 <vTaskStepTick+0x78>)
    e294:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
    e296:	f000 fe07 	bl	eea8 <vPortExitCritical>
            xTicksToJump--;
    e29a:	9b01      	ldr	r3, [sp, #4]
    e29c:	3b01      	subs	r3, #1
    e29e:	9301      	str	r3, [sp, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        xTickCount += xTicksToJump;
    e2a0:	4b04      	ldr	r3, [pc, #16]	@ (e2b4 <vTaskStepTick+0x6c>)
    e2a2:	681a      	ldr	r2, [r3, #0]
    e2a4:	9b01      	ldr	r3, [sp, #4]
    e2a6:	4413      	add	r3, r2
    e2a8:	4a02      	ldr	r2, [pc, #8]	@ (e2b4 <vTaskStepTick+0x6c>)
    e2aa:	6013      	str	r3, [r2, #0]
        traceINCREASE_TICK_COUNT( xTicksToJump );
    }
    e2ac:	bf00      	nop
    e2ae:	b003      	add	sp, #12
    e2b0:	f85d fb04 	ldr.w	pc, [sp], #4
    e2b4:	10011828 	.word	0x10011828
    e2b8:	10011844 	.word	0x10011844
    e2bc:	1001184c 	.word	0x1001184c
    e2c0:	10011834 	.word	0x10011834

0000e2c4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    e2c4:	b500      	push	{lr}
    e2c6:	b089      	sub	sp, #36	@ 0x24
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
    e2c8:	2300      	movs	r3, #0
    e2ca:	9307      	str	r3, [sp, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    e2cc:	4b72      	ldr	r3, [pc, #456]	@ (e498 <xTaskIncrementTick+0x1d4>)
    e2ce:	681b      	ldr	r3, [r3, #0]
    e2d0:	2b00      	cmp	r3, #0
    e2d2:	f040 80d6 	bne.w	e482 <xTaskIncrementTick+0x1be>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
    e2d6:	4b71      	ldr	r3, [pc, #452]	@ (e49c <xTaskIncrementTick+0x1d8>)
    e2d8:	681b      	ldr	r3, [r3, #0]
    e2da:	3301      	adds	r3, #1
    e2dc:	9306      	str	r3, [sp, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
    e2de:	4a6f      	ldr	r2, [pc, #444]	@ (e49c <xTaskIncrementTick+0x1d8>)
    e2e0:	9b06      	ldr	r3, [sp, #24]
    e2e2:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
    e2e4:	9b06      	ldr	r3, [sp, #24]
    e2e6:	2b00      	cmp	r3, #0
    e2e8:	d117      	bne.n	e31a <xTaskIncrementTick+0x56>
        {
            taskSWITCH_DELAYED_LISTS();
    e2ea:	4b6d      	ldr	r3, [pc, #436]	@ (e4a0 <xTaskIncrementTick+0x1dc>)
    e2ec:	681b      	ldr	r3, [r3, #0]
    e2ee:	681b      	ldr	r3, [r3, #0]
    e2f0:	2b00      	cmp	r3, #0
    e2f2:	d001      	beq.n	e2f8 <xTaskIncrementTick+0x34>
    e2f4:	bf00      	nop
    e2f6:	e7fd      	b.n	e2f4 <xTaskIncrementTick+0x30>
    e2f8:	4b69      	ldr	r3, [pc, #420]	@ (e4a0 <xTaskIncrementTick+0x1dc>)
    e2fa:	681b      	ldr	r3, [r3, #0]
    e2fc:	9305      	str	r3, [sp, #20]
    e2fe:	4b69      	ldr	r3, [pc, #420]	@ (e4a4 <xTaskIncrementTick+0x1e0>)
    e300:	681b      	ldr	r3, [r3, #0]
    e302:	4a67      	ldr	r2, [pc, #412]	@ (e4a0 <xTaskIncrementTick+0x1dc>)
    e304:	6013      	str	r3, [r2, #0]
    e306:	4a67      	ldr	r2, [pc, #412]	@ (e4a4 <xTaskIncrementTick+0x1e0>)
    e308:	9b05      	ldr	r3, [sp, #20]
    e30a:	6013      	str	r3, [r2, #0]
    e30c:	4b66      	ldr	r3, [pc, #408]	@ (e4a8 <xTaskIncrementTick+0x1e4>)
    e30e:	681b      	ldr	r3, [r3, #0]
    e310:	3301      	adds	r3, #1
    e312:	4a65      	ldr	r2, [pc, #404]	@ (e4a8 <xTaskIncrementTick+0x1e4>)
    e314:	6013      	str	r3, [r2, #0]
    e316:	f000 fbc5 	bl	eaa4 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
    e31a:	4b64      	ldr	r3, [pc, #400]	@ (e4ac <xTaskIncrementTick+0x1e8>)
    e31c:	681b      	ldr	r3, [r3, #0]
    e31e:	9a06      	ldr	r2, [sp, #24]
    e320:	429a      	cmp	r2, r3
    e322:	f0c0 80a7 	bcc.w	e474 <xTaskIncrementTick+0x1b0>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    e326:	4b5e      	ldr	r3, [pc, #376]	@ (e4a0 <xTaskIncrementTick+0x1dc>)
    e328:	681b      	ldr	r3, [r3, #0]
    e32a:	681b      	ldr	r3, [r3, #0]
    e32c:	2b00      	cmp	r3, #0
    e32e:	d104      	bne.n	e33a <xTaskIncrementTick+0x76>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    e330:	4b5e      	ldr	r3, [pc, #376]	@ (e4ac <xTaskIncrementTick+0x1e8>)
    e332:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
    e336:	601a      	str	r2, [r3, #0]
                    break;
    e338:	e09c      	b.n	e474 <xTaskIncrementTick+0x1b0>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
    e33a:	4b59      	ldr	r3, [pc, #356]	@ (e4a0 <xTaskIncrementTick+0x1dc>)
    e33c:	681b      	ldr	r3, [r3, #0]
    e33e:	68db      	ldr	r3, [r3, #12]
    e340:	68db      	ldr	r3, [r3, #12]
    e342:	9304      	str	r3, [sp, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
    e344:	9b04      	ldr	r3, [sp, #16]
    e346:	685b      	ldr	r3, [r3, #4]
    e348:	9303      	str	r3, [sp, #12]

                    if( xConstTickCount < xItemValue )
    e34a:	9a06      	ldr	r2, [sp, #24]
    e34c:	9b03      	ldr	r3, [sp, #12]
    e34e:	429a      	cmp	r2, r3
    e350:	d203      	bcs.n	e35a <xTaskIncrementTick+0x96>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
    e352:	4a56      	ldr	r2, [pc, #344]	@ (e4ac <xTaskIncrementTick+0x1e8>)
    e354:	9b03      	ldr	r3, [sp, #12]
    e356:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
    e358:	e08c      	b.n	e474 <xTaskIncrementTick+0x1b0>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
    e35a:	9b04      	ldr	r3, [sp, #16]
    e35c:	695b      	ldr	r3, [r3, #20]
    e35e:	9302      	str	r3, [sp, #8]
    e360:	9b04      	ldr	r3, [sp, #16]
    e362:	689b      	ldr	r3, [r3, #8]
    e364:	9a04      	ldr	r2, [sp, #16]
    e366:	68d2      	ldr	r2, [r2, #12]
    e368:	609a      	str	r2, [r3, #8]
    e36a:	9b04      	ldr	r3, [sp, #16]
    e36c:	68db      	ldr	r3, [r3, #12]
    e36e:	9a04      	ldr	r2, [sp, #16]
    e370:	6892      	ldr	r2, [r2, #8]
    e372:	605a      	str	r2, [r3, #4]
    e374:	9b02      	ldr	r3, [sp, #8]
    e376:	685a      	ldr	r2, [r3, #4]
    e378:	9b04      	ldr	r3, [sp, #16]
    e37a:	3304      	adds	r3, #4
    e37c:	429a      	cmp	r2, r3
    e37e:	d103      	bne.n	e388 <xTaskIncrementTick+0xc4>
    e380:	9b04      	ldr	r3, [sp, #16]
    e382:	68da      	ldr	r2, [r3, #12]
    e384:	9b02      	ldr	r3, [sp, #8]
    e386:	605a      	str	r2, [r3, #4]
    e388:	9b04      	ldr	r3, [sp, #16]
    e38a:	2200      	movs	r2, #0
    e38c:	615a      	str	r2, [r3, #20]
    e38e:	9b02      	ldr	r3, [sp, #8]
    e390:	681b      	ldr	r3, [r3, #0]
    e392:	1e5a      	subs	r2, r3, #1
    e394:	9b02      	ldr	r3, [sp, #8]
    e396:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    e398:	9b04      	ldr	r3, [sp, #16]
    e39a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    e39c:	2b00      	cmp	r3, #0
    e39e:	d01e      	beq.n	e3de <xTaskIncrementTick+0x11a>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
    e3a0:	9b04      	ldr	r3, [sp, #16]
    e3a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    e3a4:	9301      	str	r3, [sp, #4]
    e3a6:	9b04      	ldr	r3, [sp, #16]
    e3a8:	69db      	ldr	r3, [r3, #28]
    e3aa:	9a04      	ldr	r2, [sp, #16]
    e3ac:	6a12      	ldr	r2, [r2, #32]
    e3ae:	609a      	str	r2, [r3, #8]
    e3b0:	9b04      	ldr	r3, [sp, #16]
    e3b2:	6a1b      	ldr	r3, [r3, #32]
    e3b4:	9a04      	ldr	r2, [sp, #16]
    e3b6:	69d2      	ldr	r2, [r2, #28]
    e3b8:	605a      	str	r2, [r3, #4]
    e3ba:	9b01      	ldr	r3, [sp, #4]
    e3bc:	685a      	ldr	r2, [r3, #4]
    e3be:	9b04      	ldr	r3, [sp, #16]
    e3c0:	3318      	adds	r3, #24
    e3c2:	429a      	cmp	r2, r3
    e3c4:	d103      	bne.n	e3ce <xTaskIncrementTick+0x10a>
    e3c6:	9b04      	ldr	r3, [sp, #16]
    e3c8:	6a1a      	ldr	r2, [r3, #32]
    e3ca:	9b01      	ldr	r3, [sp, #4]
    e3cc:	605a      	str	r2, [r3, #4]
    e3ce:	9b04      	ldr	r3, [sp, #16]
    e3d0:	2200      	movs	r2, #0
    e3d2:	629a      	str	r2, [r3, #40]	@ 0x28
    e3d4:	9b01      	ldr	r3, [sp, #4]
    e3d6:	681b      	ldr	r3, [r3, #0]
    e3d8:	1e5a      	subs	r2, r3, #1
    e3da:	9b01      	ldr	r3, [sp, #4]
    e3dc:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
    e3de:	9b04      	ldr	r3, [sp, #16]
    e3e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    e3e2:	4b33      	ldr	r3, [pc, #204]	@ (e4b0 <xTaskIncrementTick+0x1ec>)
    e3e4:	681b      	ldr	r3, [r3, #0]
    e3e6:	429a      	cmp	r2, r3
    e3e8:	d903      	bls.n	e3f2 <xTaskIncrementTick+0x12e>
    e3ea:	9b04      	ldr	r3, [sp, #16]
    e3ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    e3ee:	4a30      	ldr	r2, [pc, #192]	@ (e4b0 <xTaskIncrementTick+0x1ec>)
    e3f0:	6013      	str	r3, [r2, #0]
    e3f2:	9b04      	ldr	r3, [sp, #16]
    e3f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    e3f6:	492f      	ldr	r1, [pc, #188]	@ (e4b4 <xTaskIncrementTick+0x1f0>)
    e3f8:	4613      	mov	r3, r2
    e3fa:	009b      	lsls	r3, r3, #2
    e3fc:	4413      	add	r3, r2
    e3fe:	009b      	lsls	r3, r3, #2
    e400:	440b      	add	r3, r1
    e402:	3304      	adds	r3, #4
    e404:	681b      	ldr	r3, [r3, #0]
    e406:	9300      	str	r3, [sp, #0]
    e408:	9b04      	ldr	r3, [sp, #16]
    e40a:	9a00      	ldr	r2, [sp, #0]
    e40c:	609a      	str	r2, [r3, #8]
    e40e:	9b00      	ldr	r3, [sp, #0]
    e410:	689a      	ldr	r2, [r3, #8]
    e412:	9b04      	ldr	r3, [sp, #16]
    e414:	60da      	str	r2, [r3, #12]
    e416:	9b00      	ldr	r3, [sp, #0]
    e418:	689b      	ldr	r3, [r3, #8]
    e41a:	9a04      	ldr	r2, [sp, #16]
    e41c:	3204      	adds	r2, #4
    e41e:	605a      	str	r2, [r3, #4]
    e420:	9b04      	ldr	r3, [sp, #16]
    e422:	1d1a      	adds	r2, r3, #4
    e424:	9b00      	ldr	r3, [sp, #0]
    e426:	609a      	str	r2, [r3, #8]
    e428:	9b04      	ldr	r3, [sp, #16]
    e42a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    e42c:	4613      	mov	r3, r2
    e42e:	009b      	lsls	r3, r3, #2
    e430:	4413      	add	r3, r2
    e432:	009b      	lsls	r3, r3, #2
    e434:	4a1f      	ldr	r2, [pc, #124]	@ (e4b4 <xTaskIncrementTick+0x1f0>)
    e436:	441a      	add	r2, r3
    e438:	9b04      	ldr	r3, [sp, #16]
    e43a:	615a      	str	r2, [r3, #20]
    e43c:	9b04      	ldr	r3, [sp, #16]
    e43e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    e440:	491c      	ldr	r1, [pc, #112]	@ (e4b4 <xTaskIncrementTick+0x1f0>)
    e442:	4613      	mov	r3, r2
    e444:	009b      	lsls	r3, r3, #2
    e446:	4413      	add	r3, r2
    e448:	009b      	lsls	r3, r3, #2
    e44a:	440b      	add	r3, r1
    e44c:	681b      	ldr	r3, [r3, #0]
    e44e:	1c59      	adds	r1, r3, #1
    e450:	4818      	ldr	r0, [pc, #96]	@ (e4b4 <xTaskIncrementTick+0x1f0>)
    e452:	4613      	mov	r3, r2
    e454:	009b      	lsls	r3, r3, #2
    e456:	4413      	add	r3, r2
    e458:	009b      	lsls	r3, r3, #2
    e45a:	4403      	add	r3, r0
    e45c:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    e45e:	9b04      	ldr	r3, [sp, #16]
    e460:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    e462:	4b15      	ldr	r3, [pc, #84]	@ (e4b8 <xTaskIncrementTick+0x1f4>)
    e464:	681b      	ldr	r3, [r3, #0]
    e466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    e468:	429a      	cmp	r2, r3
    e46a:	f67f af5c 	bls.w	e326 <xTaskIncrementTick+0x62>
                        {
                            xSwitchRequired = pdTRUE;
    e46e:	2301      	movs	r3, #1
    e470:	9307      	str	r3, [sp, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    e472:	e758      	b.n	e326 <xTaskIncrementTick+0x62>
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
    e474:	4b11      	ldr	r3, [pc, #68]	@ (e4bc <xTaskIncrementTick+0x1f8>)
    e476:	681b      	ldr	r3, [r3, #0]
    e478:	2b00      	cmp	r3, #0
    e47a:	d007      	beq.n	e48c <xTaskIncrementTick+0x1c8>
            {
                xSwitchRequired = pdTRUE;
    e47c:	2301      	movs	r3, #1
    e47e:	9307      	str	r3, [sp, #28]
    e480:	e004      	b.n	e48c <xTaskIncrementTick+0x1c8>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
    e482:	4b0f      	ldr	r3, [pc, #60]	@ (e4c0 <xTaskIncrementTick+0x1fc>)
    e484:	681b      	ldr	r3, [r3, #0]
    e486:	3301      	adds	r3, #1
    e488:	4a0d      	ldr	r2, [pc, #52]	@ (e4c0 <xTaskIncrementTick+0x1fc>)
    e48a:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
    e48c:	9b07      	ldr	r3, [sp, #28]
}
    e48e:	4618      	mov	r0, r3
    e490:	b009      	add	sp, #36	@ 0x24
    e492:	f85d fb04 	ldr.w	pc, [sp], #4
    e496:	bf00      	nop
    e498:	1001184c 	.word	0x1001184c
    e49c:	10011828 	.word	0x10011828
    e4a0:	100117dc 	.word	0x100117dc
    e4a4:	100117e0 	.word	0x100117e0
    e4a8:	1001183c 	.word	0x1001183c
    e4ac:	10011844 	.word	0x10011844
    e4b0:	1001182c 	.word	0x1001182c
    e4b4:	10011764 	.word	0x10011764
    e4b8:	10011760 	.word	0x10011760
    e4bc:	10011838 	.word	0x10011838
    e4c0:	10011834 	.word	0x10011834

0000e4c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    e4c4:	b500      	push	{lr}
    e4c6:	b085      	sub	sp, #20
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    e4c8:	4b35      	ldr	r3, [pc, #212]	@ (e5a0 <vTaskSwitchContext+0xdc>)
    e4ca:	681b      	ldr	r3, [r3, #0]
    e4cc:	2b00      	cmp	r3, #0
    e4ce:	d003      	beq.n	e4d8 <vTaskSwitchContext+0x14>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
    e4d0:	4b34      	ldr	r3, [pc, #208]	@ (e5a4 <vTaskSwitchContext+0xe0>)
    e4d2:	2201      	movs	r2, #1
    e4d4:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
    e4d6:	e05f      	b.n	e598 <vTaskSwitchContext+0xd4>
        xYieldPending = pdFALSE;
    e4d8:	4b32      	ldr	r3, [pc, #200]	@ (e5a4 <vTaskSwitchContext+0xe0>)
    e4da:	2200      	movs	r2, #0
    e4dc:	601a      	str	r2, [r3, #0]
        taskCHECK_FOR_STACK_OVERFLOW();
    e4de:	4b32      	ldr	r3, [pc, #200]	@ (e5a8 <vTaskSwitchContext+0xe4>)
    e4e0:	681b      	ldr	r3, [r3, #0]
    e4e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    e4e4:	9302      	str	r3, [sp, #8]
    e4e6:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
    e4ea:	9301      	str	r3, [sp, #4]
    e4ec:	9b02      	ldr	r3, [sp, #8]
    e4ee:	681b      	ldr	r3, [r3, #0]
    e4f0:	9a01      	ldr	r2, [sp, #4]
    e4f2:	429a      	cmp	r2, r3
    e4f4:	d111      	bne.n	e51a <vTaskSwitchContext+0x56>
    e4f6:	9b02      	ldr	r3, [sp, #8]
    e4f8:	3304      	adds	r3, #4
    e4fa:	681b      	ldr	r3, [r3, #0]
    e4fc:	9a01      	ldr	r2, [sp, #4]
    e4fe:	429a      	cmp	r2, r3
    e500:	d10b      	bne.n	e51a <vTaskSwitchContext+0x56>
    e502:	9b02      	ldr	r3, [sp, #8]
    e504:	3308      	adds	r3, #8
    e506:	681b      	ldr	r3, [r3, #0]
    e508:	9a01      	ldr	r2, [sp, #4]
    e50a:	429a      	cmp	r2, r3
    e50c:	d105      	bne.n	e51a <vTaskSwitchContext+0x56>
    e50e:	9b02      	ldr	r3, [sp, #8]
    e510:	330c      	adds	r3, #12
    e512:	681b      	ldr	r3, [r3, #0]
    e514:	9a01      	ldr	r2, [sp, #4]
    e516:	429a      	cmp	r2, r3
    e518:	d008      	beq.n	e52c <vTaskSwitchContext+0x68>
    e51a:	4b23      	ldr	r3, [pc, #140]	@ (e5a8 <vTaskSwitchContext+0xe4>)
    e51c:	681a      	ldr	r2, [r3, #0]
    e51e:	4b22      	ldr	r3, [pc, #136]	@ (e5a8 <vTaskSwitchContext+0xe4>)
    e520:	681b      	ldr	r3, [r3, #0]
    e522:	3334      	adds	r3, #52	@ 0x34
    e524:	4619      	mov	r1, r3
    e526:	4610      	mov	r0, r2
    e528:	f001 fdc0 	bl	100ac <vApplicationStackOverflowHook>
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
    e52c:	4b1f      	ldr	r3, [pc, #124]	@ (e5ac <vTaskSwitchContext+0xe8>)
    e52e:	681b      	ldr	r3, [r3, #0]
    e530:	9303      	str	r3, [sp, #12]
    e532:	e007      	b.n	e544 <vTaskSwitchContext+0x80>
    e534:	9b03      	ldr	r3, [sp, #12]
    e536:	2b00      	cmp	r3, #0
    e538:	d101      	bne.n	e53e <vTaskSwitchContext+0x7a>
    e53a:	bf00      	nop
    e53c:	e7fd      	b.n	e53a <vTaskSwitchContext+0x76>
    e53e:	9b03      	ldr	r3, [sp, #12]
    e540:	3b01      	subs	r3, #1
    e542:	9303      	str	r3, [sp, #12]
    e544:	491a      	ldr	r1, [pc, #104]	@ (e5b0 <vTaskSwitchContext+0xec>)
    e546:	9a03      	ldr	r2, [sp, #12]
    e548:	4613      	mov	r3, r2
    e54a:	009b      	lsls	r3, r3, #2
    e54c:	4413      	add	r3, r2
    e54e:	009b      	lsls	r3, r3, #2
    e550:	440b      	add	r3, r1
    e552:	681b      	ldr	r3, [r3, #0]
    e554:	2b00      	cmp	r3, #0
    e556:	d0ed      	beq.n	e534 <vTaskSwitchContext+0x70>
    e558:	9a03      	ldr	r2, [sp, #12]
    e55a:	4613      	mov	r3, r2
    e55c:	009b      	lsls	r3, r3, #2
    e55e:	4413      	add	r3, r2
    e560:	009b      	lsls	r3, r3, #2
    e562:	4a13      	ldr	r2, [pc, #76]	@ (e5b0 <vTaskSwitchContext+0xec>)
    e564:	4413      	add	r3, r2
    e566:	9300      	str	r3, [sp, #0]
    e568:	9b00      	ldr	r3, [sp, #0]
    e56a:	685b      	ldr	r3, [r3, #4]
    e56c:	685a      	ldr	r2, [r3, #4]
    e56e:	9b00      	ldr	r3, [sp, #0]
    e570:	605a      	str	r2, [r3, #4]
    e572:	9b00      	ldr	r3, [sp, #0]
    e574:	685a      	ldr	r2, [r3, #4]
    e576:	9b00      	ldr	r3, [sp, #0]
    e578:	3308      	adds	r3, #8
    e57a:	429a      	cmp	r2, r3
    e57c:	d104      	bne.n	e588 <vTaskSwitchContext+0xc4>
    e57e:	9b00      	ldr	r3, [sp, #0]
    e580:	685b      	ldr	r3, [r3, #4]
    e582:	685a      	ldr	r2, [r3, #4]
    e584:	9b00      	ldr	r3, [sp, #0]
    e586:	605a      	str	r2, [r3, #4]
    e588:	9b00      	ldr	r3, [sp, #0]
    e58a:	685b      	ldr	r3, [r3, #4]
    e58c:	68db      	ldr	r3, [r3, #12]
    e58e:	4a06      	ldr	r2, [pc, #24]	@ (e5a8 <vTaskSwitchContext+0xe4>)
    e590:	6013      	str	r3, [r2, #0]
    e592:	4a06      	ldr	r2, [pc, #24]	@ (e5ac <vTaskSwitchContext+0xe8>)
    e594:	9b03      	ldr	r3, [sp, #12]
    e596:	6013      	str	r3, [r2, #0]
}
    e598:	bf00      	nop
    e59a:	b005      	add	sp, #20
    e59c:	f85d fb04 	ldr.w	pc, [sp], #4
    e5a0:	1001184c 	.word	0x1001184c
    e5a4:	10011838 	.word	0x10011838
    e5a8:	10011760 	.word	0x10011760
    e5ac:	1001182c 	.word	0x1001182c
    e5b0:	10011764 	.word	0x10011764

0000e5b4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
    e5b4:	b500      	push	{lr}
    e5b6:	b083      	sub	sp, #12
    e5b8:	9001      	str	r0, [sp, #4]
    e5ba:	9100      	str	r1, [sp, #0]
    configASSERT( pxEventList );
    e5bc:	9b01      	ldr	r3, [sp, #4]
    e5be:	2b00      	cmp	r3, #0
    e5c0:	d101      	bne.n	e5c6 <vTaskPlaceOnEventList+0x12>
    e5c2:	bf00      	nop
    e5c4:	e7fd      	b.n	e5c2 <vTaskPlaceOnEventList+0xe>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    e5c6:	4b07      	ldr	r3, [pc, #28]	@ (e5e4 <vTaskPlaceOnEventList+0x30>)
    e5c8:	681b      	ldr	r3, [r3, #0]
    e5ca:	3318      	adds	r3, #24
    e5cc:	4619      	mov	r1, r3
    e5ce:	9801      	ldr	r0, [sp, #4]
    e5d0:	f000 fe94 	bl	f2fc <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
    e5d4:	2101      	movs	r1, #1
    e5d6:	9800      	ldr	r0, [sp, #0]
    e5d8:	f000 fa94 	bl	eb04 <prvAddCurrentTaskToDelayedList>
}
    e5dc:	bf00      	nop
    e5de:	b003      	add	sp, #12
    e5e0:	f85d fb04 	ldr.w	pc, [sp], #4
    e5e4:	10011760 	.word	0x10011760

0000e5e8 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
    e5e8:	b500      	push	{lr}
    e5ea:	b087      	sub	sp, #28
    e5ec:	9003      	str	r0, [sp, #12]
    e5ee:	9102      	str	r1, [sp, #8]
    e5f0:	9201      	str	r2, [sp, #4]
        configASSERT( pxEventList );
    e5f2:	9b03      	ldr	r3, [sp, #12]
    e5f4:	2b00      	cmp	r3, #0
    e5f6:	d101      	bne.n	e5fc <vTaskPlaceOnEventListRestricted+0x14>
    e5f8:	bf00      	nop
    e5fa:	e7fd      	b.n	e5f8 <vTaskPlaceOnEventListRestricted+0x10>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    e5fc:	9b03      	ldr	r3, [sp, #12]
    e5fe:	685b      	ldr	r3, [r3, #4]
    e600:	9305      	str	r3, [sp, #20]
    e602:	4b16      	ldr	r3, [pc, #88]	@ (e65c <vTaskPlaceOnEventListRestricted+0x74>)
    e604:	681b      	ldr	r3, [r3, #0]
    e606:	9a05      	ldr	r2, [sp, #20]
    e608:	61da      	str	r2, [r3, #28]
    e60a:	4b14      	ldr	r3, [pc, #80]	@ (e65c <vTaskPlaceOnEventListRestricted+0x74>)
    e60c:	681b      	ldr	r3, [r3, #0]
    e60e:	9a05      	ldr	r2, [sp, #20]
    e610:	6892      	ldr	r2, [r2, #8]
    e612:	621a      	str	r2, [r3, #32]
    e614:	4b11      	ldr	r3, [pc, #68]	@ (e65c <vTaskPlaceOnEventListRestricted+0x74>)
    e616:	681a      	ldr	r2, [r3, #0]
    e618:	9b05      	ldr	r3, [sp, #20]
    e61a:	689b      	ldr	r3, [r3, #8]
    e61c:	3218      	adds	r2, #24
    e61e:	605a      	str	r2, [r3, #4]
    e620:	4b0e      	ldr	r3, [pc, #56]	@ (e65c <vTaskPlaceOnEventListRestricted+0x74>)
    e622:	681b      	ldr	r3, [r3, #0]
    e624:	f103 0218 	add.w	r2, r3, #24
    e628:	9b05      	ldr	r3, [sp, #20]
    e62a:	609a      	str	r2, [r3, #8]
    e62c:	4b0b      	ldr	r3, [pc, #44]	@ (e65c <vTaskPlaceOnEventListRestricted+0x74>)
    e62e:	681b      	ldr	r3, [r3, #0]
    e630:	9a03      	ldr	r2, [sp, #12]
    e632:	629a      	str	r2, [r3, #40]	@ 0x28
    e634:	9b03      	ldr	r3, [sp, #12]
    e636:	681b      	ldr	r3, [r3, #0]
    e638:	1c5a      	adds	r2, r3, #1
    e63a:	9b03      	ldr	r3, [sp, #12]
    e63c:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
    e63e:	9b01      	ldr	r3, [sp, #4]
    e640:	2b00      	cmp	r3, #0
    e642:	d002      	beq.n	e64a <vTaskPlaceOnEventListRestricted+0x62>
        {
            xTicksToWait = portMAX_DELAY;
    e644:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
    e648:	9302      	str	r3, [sp, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
    e64a:	9901      	ldr	r1, [sp, #4]
    e64c:	9802      	ldr	r0, [sp, #8]
    e64e:	f000 fa59 	bl	eb04 <prvAddCurrentTaskToDelayedList>
    }
    e652:	bf00      	nop
    e654:	b007      	add	sp, #28
    e656:	f85d fb04 	ldr.w	pc, [sp], #4
    e65a:	bf00      	nop
    e65c:	10011760 	.word	0x10011760

0000e660 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    e660:	b500      	push	{lr}
    e662:	b089      	sub	sp, #36	@ 0x24
    e664:	9001      	str	r0, [sp, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
    e666:	9b01      	ldr	r3, [sp, #4]
    e668:	68db      	ldr	r3, [r3, #12]
    e66a:	68db      	ldr	r3, [r3, #12]
    e66c:	9306      	str	r3, [sp, #24]
    configASSERT( pxUnblockedTCB );
    e66e:	9b06      	ldr	r3, [sp, #24]
    e670:	2b00      	cmp	r3, #0
    e672:	d101      	bne.n	e678 <xTaskRemoveFromEventList+0x18>
    e674:	bf00      	nop
    e676:	e7fd      	b.n	e674 <xTaskRemoveFromEventList+0x14>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
    e678:	9b06      	ldr	r3, [sp, #24]
    e67a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    e67c:	9305      	str	r3, [sp, #20]
    e67e:	9b06      	ldr	r3, [sp, #24]
    e680:	69db      	ldr	r3, [r3, #28]
    e682:	9a06      	ldr	r2, [sp, #24]
    e684:	6a12      	ldr	r2, [r2, #32]
    e686:	609a      	str	r2, [r3, #8]
    e688:	9b06      	ldr	r3, [sp, #24]
    e68a:	6a1b      	ldr	r3, [r3, #32]
    e68c:	9a06      	ldr	r2, [sp, #24]
    e68e:	69d2      	ldr	r2, [r2, #28]
    e690:	605a      	str	r2, [r3, #4]
    e692:	9b05      	ldr	r3, [sp, #20]
    e694:	685a      	ldr	r2, [r3, #4]
    e696:	9b06      	ldr	r3, [sp, #24]
    e698:	3318      	adds	r3, #24
    e69a:	429a      	cmp	r2, r3
    e69c:	d103      	bne.n	e6a6 <xTaskRemoveFromEventList+0x46>
    e69e:	9b06      	ldr	r3, [sp, #24]
    e6a0:	6a1a      	ldr	r2, [r3, #32]
    e6a2:	9b05      	ldr	r3, [sp, #20]
    e6a4:	605a      	str	r2, [r3, #4]
    e6a6:	9b06      	ldr	r3, [sp, #24]
    e6a8:	2200      	movs	r2, #0
    e6aa:	629a      	str	r2, [r3, #40]	@ 0x28
    e6ac:	9b05      	ldr	r3, [sp, #20]
    e6ae:	681b      	ldr	r3, [r3, #0]
    e6b0:	1e5a      	subs	r2, r3, #1
    e6b2:	9b05      	ldr	r3, [sp, #20]
    e6b4:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    e6b6:	4b4b      	ldr	r3, [pc, #300]	@ (e7e4 <xTaskRemoveFromEventList+0x184>)
    e6b8:	681b      	ldr	r3, [r3, #0]
    e6ba:	2b00      	cmp	r3, #0
    e6bc:	d161      	bne.n	e782 <xTaskRemoveFromEventList+0x122>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
    e6be:	9b06      	ldr	r3, [sp, #24]
    e6c0:	695b      	ldr	r3, [r3, #20]
    e6c2:	9303      	str	r3, [sp, #12]
    e6c4:	9b06      	ldr	r3, [sp, #24]
    e6c6:	689b      	ldr	r3, [r3, #8]
    e6c8:	9a06      	ldr	r2, [sp, #24]
    e6ca:	68d2      	ldr	r2, [r2, #12]
    e6cc:	609a      	str	r2, [r3, #8]
    e6ce:	9b06      	ldr	r3, [sp, #24]
    e6d0:	68db      	ldr	r3, [r3, #12]
    e6d2:	9a06      	ldr	r2, [sp, #24]
    e6d4:	6892      	ldr	r2, [r2, #8]
    e6d6:	605a      	str	r2, [r3, #4]
    e6d8:	9b03      	ldr	r3, [sp, #12]
    e6da:	685a      	ldr	r2, [r3, #4]
    e6dc:	9b06      	ldr	r3, [sp, #24]
    e6de:	3304      	adds	r3, #4
    e6e0:	429a      	cmp	r2, r3
    e6e2:	d103      	bne.n	e6ec <xTaskRemoveFromEventList+0x8c>
    e6e4:	9b06      	ldr	r3, [sp, #24]
    e6e6:	68da      	ldr	r2, [r3, #12]
    e6e8:	9b03      	ldr	r3, [sp, #12]
    e6ea:	605a      	str	r2, [r3, #4]
    e6ec:	9b06      	ldr	r3, [sp, #24]
    e6ee:	2200      	movs	r2, #0
    e6f0:	615a      	str	r2, [r3, #20]
    e6f2:	9b03      	ldr	r3, [sp, #12]
    e6f4:	681b      	ldr	r3, [r3, #0]
    e6f6:	1e5a      	subs	r2, r3, #1
    e6f8:	9b03      	ldr	r3, [sp, #12]
    e6fa:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
    e6fc:	9b06      	ldr	r3, [sp, #24]
    e6fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    e700:	4b39      	ldr	r3, [pc, #228]	@ (e7e8 <xTaskRemoveFromEventList+0x188>)
    e702:	681b      	ldr	r3, [r3, #0]
    e704:	429a      	cmp	r2, r3
    e706:	d903      	bls.n	e710 <xTaskRemoveFromEventList+0xb0>
    e708:	9b06      	ldr	r3, [sp, #24]
    e70a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    e70c:	4a36      	ldr	r2, [pc, #216]	@ (e7e8 <xTaskRemoveFromEventList+0x188>)
    e70e:	6013      	str	r3, [r2, #0]
    e710:	9b06      	ldr	r3, [sp, #24]
    e712:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    e714:	4935      	ldr	r1, [pc, #212]	@ (e7ec <xTaskRemoveFromEventList+0x18c>)
    e716:	4613      	mov	r3, r2
    e718:	009b      	lsls	r3, r3, #2
    e71a:	4413      	add	r3, r2
    e71c:	009b      	lsls	r3, r3, #2
    e71e:	440b      	add	r3, r1
    e720:	3304      	adds	r3, #4
    e722:	681b      	ldr	r3, [r3, #0]
    e724:	9302      	str	r3, [sp, #8]
    e726:	9b06      	ldr	r3, [sp, #24]
    e728:	9a02      	ldr	r2, [sp, #8]
    e72a:	609a      	str	r2, [r3, #8]
    e72c:	9b02      	ldr	r3, [sp, #8]
    e72e:	689a      	ldr	r2, [r3, #8]
    e730:	9b06      	ldr	r3, [sp, #24]
    e732:	60da      	str	r2, [r3, #12]
    e734:	9b02      	ldr	r3, [sp, #8]
    e736:	689b      	ldr	r3, [r3, #8]
    e738:	9a06      	ldr	r2, [sp, #24]
    e73a:	3204      	adds	r2, #4
    e73c:	605a      	str	r2, [r3, #4]
    e73e:	9b06      	ldr	r3, [sp, #24]
    e740:	1d1a      	adds	r2, r3, #4
    e742:	9b02      	ldr	r3, [sp, #8]
    e744:	609a      	str	r2, [r3, #8]
    e746:	9b06      	ldr	r3, [sp, #24]
    e748:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    e74a:	4613      	mov	r3, r2
    e74c:	009b      	lsls	r3, r3, #2
    e74e:	4413      	add	r3, r2
    e750:	009b      	lsls	r3, r3, #2
    e752:	4a26      	ldr	r2, [pc, #152]	@ (e7ec <xTaskRemoveFromEventList+0x18c>)
    e754:	441a      	add	r2, r3
    e756:	9b06      	ldr	r3, [sp, #24]
    e758:	615a      	str	r2, [r3, #20]
    e75a:	9b06      	ldr	r3, [sp, #24]
    e75c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    e75e:	4923      	ldr	r1, [pc, #140]	@ (e7ec <xTaskRemoveFromEventList+0x18c>)
    e760:	4613      	mov	r3, r2
    e762:	009b      	lsls	r3, r3, #2
    e764:	4413      	add	r3, r2
    e766:	009b      	lsls	r3, r3, #2
    e768:	440b      	add	r3, r1
    e76a:	681b      	ldr	r3, [r3, #0]
    e76c:	1c59      	adds	r1, r3, #1
    e76e:	481f      	ldr	r0, [pc, #124]	@ (e7ec <xTaskRemoveFromEventList+0x18c>)
    e770:	4613      	mov	r3, r2
    e772:	009b      	lsls	r3, r3, #2
    e774:	4413      	add	r3, r2
    e776:	009b      	lsls	r3, r3, #2
    e778:	4403      	add	r3, r0
    e77a:	6019      	str	r1, [r3, #0]
             * normally left unchanged, because it is automatically reset to a new
             * value when the tick count equals xNextTaskUnblockTime.  However if
             * tickless idling is used it might be more important to enter sleep mode
             * at the earliest possible time - so reset xNextTaskUnblockTime here to
             * ensure it is updated at the earliest possible time. */
            prvResetNextTaskUnblockTime();
    e77c:	f000 f992 	bl	eaa4 <prvResetNextTaskUnblockTime>
    e780:	e01b      	b.n	e7ba <xTaskRemoveFromEventList+0x15a>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    e782:	4b1b      	ldr	r3, [pc, #108]	@ (e7f0 <xTaskRemoveFromEventList+0x190>)
    e784:	685b      	ldr	r3, [r3, #4]
    e786:	9304      	str	r3, [sp, #16]
    e788:	9b06      	ldr	r3, [sp, #24]
    e78a:	9a04      	ldr	r2, [sp, #16]
    e78c:	61da      	str	r2, [r3, #28]
    e78e:	9b04      	ldr	r3, [sp, #16]
    e790:	689a      	ldr	r2, [r3, #8]
    e792:	9b06      	ldr	r3, [sp, #24]
    e794:	621a      	str	r2, [r3, #32]
    e796:	9b04      	ldr	r3, [sp, #16]
    e798:	689b      	ldr	r3, [r3, #8]
    e79a:	9a06      	ldr	r2, [sp, #24]
    e79c:	3218      	adds	r2, #24
    e79e:	605a      	str	r2, [r3, #4]
    e7a0:	9b06      	ldr	r3, [sp, #24]
    e7a2:	f103 0218 	add.w	r2, r3, #24
    e7a6:	9b04      	ldr	r3, [sp, #16]
    e7a8:	609a      	str	r2, [r3, #8]
    e7aa:	9b06      	ldr	r3, [sp, #24]
    e7ac:	4a10      	ldr	r2, [pc, #64]	@ (e7f0 <xTaskRemoveFromEventList+0x190>)
    e7ae:	629a      	str	r2, [r3, #40]	@ 0x28
    e7b0:	4b0f      	ldr	r3, [pc, #60]	@ (e7f0 <xTaskRemoveFromEventList+0x190>)
    e7b2:	681b      	ldr	r3, [r3, #0]
    e7b4:	3301      	adds	r3, #1
    e7b6:	4a0e      	ldr	r2, [pc, #56]	@ (e7f0 <xTaskRemoveFromEventList+0x190>)
    e7b8:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    e7ba:	9b06      	ldr	r3, [sp, #24]
    e7bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    e7be:	4b0d      	ldr	r3, [pc, #52]	@ (e7f4 <xTaskRemoveFromEventList+0x194>)
    e7c0:	681b      	ldr	r3, [r3, #0]
    e7c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    e7c4:	429a      	cmp	r2, r3
    e7c6:	d905      	bls.n	e7d4 <xTaskRemoveFromEventList+0x174>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
    e7c8:	2301      	movs	r3, #1
    e7ca:	9307      	str	r3, [sp, #28]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
    e7cc:	4b0a      	ldr	r3, [pc, #40]	@ (e7f8 <xTaskRemoveFromEventList+0x198>)
    e7ce:	2201      	movs	r2, #1
    e7d0:	601a      	str	r2, [r3, #0]
    e7d2:	e001      	b.n	e7d8 <xTaskRemoveFromEventList+0x178>
    }
    else
    {
        xReturn = pdFALSE;
    e7d4:	2300      	movs	r3, #0
    e7d6:	9307      	str	r3, [sp, #28]
    }

    return xReturn;
    e7d8:	9b07      	ldr	r3, [sp, #28]
}
    e7da:	4618      	mov	r0, r3
    e7dc:	b009      	add	sp, #36	@ 0x24
    e7de:	f85d fb04 	ldr.w	pc, [sp], #4
    e7e2:	bf00      	nop
    e7e4:	1001184c 	.word	0x1001184c
    e7e8:	1001182c 	.word	0x1001182c
    e7ec:	10011764 	.word	0x10011764
    e7f0:	100117e4 	.word	0x100117e4
    e7f4:	10011760 	.word	0x10011760
    e7f8:	10011838 	.word	0x10011838

0000e7fc <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    e7fc:	b082      	sub	sp, #8
    e7fe:	9001      	str	r0, [sp, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
    e800:	4b05      	ldr	r3, [pc, #20]	@ (e818 <vTaskInternalSetTimeOutState+0x1c>)
    e802:	681a      	ldr	r2, [r3, #0]
    e804:	9b01      	ldr	r3, [sp, #4]
    e806:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
    e808:	4b04      	ldr	r3, [pc, #16]	@ (e81c <vTaskInternalSetTimeOutState+0x20>)
    e80a:	681a      	ldr	r2, [r3, #0]
    e80c:	9b01      	ldr	r3, [sp, #4]
    e80e:	605a      	str	r2, [r3, #4]
}
    e810:	bf00      	nop
    e812:	b002      	add	sp, #8
    e814:	4770      	bx	lr
    e816:	bf00      	nop
    e818:	1001183c 	.word	0x1001183c
    e81c:	10011828 	.word	0x10011828

0000e820 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
    e820:	b500      	push	{lr}
    e822:	b087      	sub	sp, #28
    e824:	9001      	str	r0, [sp, #4]
    e826:	9100      	str	r1, [sp, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
    e828:	9b01      	ldr	r3, [sp, #4]
    e82a:	2b00      	cmp	r3, #0
    e82c:	d101      	bne.n	e832 <xTaskCheckForTimeOut+0x12>
    e82e:	bf00      	nop
    e830:	e7fd      	b.n	e82e <xTaskCheckForTimeOut+0xe>
    configASSERT( pxTicksToWait );
    e832:	9b00      	ldr	r3, [sp, #0]
    e834:	2b00      	cmp	r3, #0
    e836:	d101      	bne.n	e83c <xTaskCheckForTimeOut+0x1c>
    e838:	bf00      	nop
    e83a:	e7fd      	b.n	e838 <xTaskCheckForTimeOut+0x18>

    taskENTER_CRITICAL();
    e83c:	f000 fb12 	bl	ee64 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
    e840:	4b1e      	ldr	r3, [pc, #120]	@ (e8bc <xTaskCheckForTimeOut+0x9c>)
    e842:	681b      	ldr	r3, [r3, #0]
    e844:	9304      	str	r3, [sp, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
    e846:	9b01      	ldr	r3, [sp, #4]
    e848:	685b      	ldr	r3, [r3, #4]
    e84a:	9a04      	ldr	r2, [sp, #16]
    e84c:	1ad3      	subs	r3, r2, r3
    e84e:	9303      	str	r3, [sp, #12]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
    e850:	9b00      	ldr	r3, [sp, #0]
    e852:	681b      	ldr	r3, [r3, #0]
    e854:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
    e858:	d102      	bne.n	e860 <xTaskCheckForTimeOut+0x40>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
    e85a:	2300      	movs	r3, #0
    e85c:	9305      	str	r3, [sp, #20]
    e85e:	e026      	b.n	e8ae <xTaskCheckForTimeOut+0x8e>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    e860:	9b01      	ldr	r3, [sp, #4]
    e862:	681a      	ldr	r2, [r3, #0]
    e864:	4b16      	ldr	r3, [pc, #88]	@ (e8c0 <xTaskCheckForTimeOut+0xa0>)
    e866:	681b      	ldr	r3, [r3, #0]
    e868:	429a      	cmp	r2, r3
    e86a:	d00a      	beq.n	e882 <xTaskCheckForTimeOut+0x62>
    e86c:	9b01      	ldr	r3, [sp, #4]
    e86e:	685b      	ldr	r3, [r3, #4]
    e870:	9a04      	ldr	r2, [sp, #16]
    e872:	429a      	cmp	r2, r3
    e874:	d305      	bcc.n	e882 <xTaskCheckForTimeOut+0x62>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
    e876:	2301      	movs	r3, #1
    e878:	9305      	str	r3, [sp, #20]
            *pxTicksToWait = ( TickType_t ) 0;
    e87a:	9b00      	ldr	r3, [sp, #0]
    e87c:	2200      	movs	r2, #0
    e87e:	601a      	str	r2, [r3, #0]
    e880:	e015      	b.n	e8ae <xTaskCheckForTimeOut+0x8e>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
    e882:	9b00      	ldr	r3, [sp, #0]
    e884:	681b      	ldr	r3, [r3, #0]
    e886:	9a03      	ldr	r2, [sp, #12]
    e888:	429a      	cmp	r2, r3
    e88a:	d20b      	bcs.n	e8a4 <xTaskCheckForTimeOut+0x84>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
    e88c:	9b00      	ldr	r3, [sp, #0]
    e88e:	681a      	ldr	r2, [r3, #0]
    e890:	9b03      	ldr	r3, [sp, #12]
    e892:	1ad2      	subs	r2, r2, r3
    e894:	9b00      	ldr	r3, [sp, #0]
    e896:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
    e898:	9801      	ldr	r0, [sp, #4]
    e89a:	f7ff ffaf 	bl	e7fc <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
    e89e:	2300      	movs	r3, #0
    e8a0:	9305      	str	r3, [sp, #20]
    e8a2:	e004      	b.n	e8ae <xTaskCheckForTimeOut+0x8e>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
    e8a4:	9b00      	ldr	r3, [sp, #0]
    e8a6:	2200      	movs	r2, #0
    e8a8:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
    e8aa:	2301      	movs	r3, #1
    e8ac:	9305      	str	r3, [sp, #20]
        }
    }
    taskEXIT_CRITICAL();
    e8ae:	f000 fafb 	bl	eea8 <vPortExitCritical>

    return xReturn;
    e8b2:	9b05      	ldr	r3, [sp, #20]
}
    e8b4:	4618      	mov	r0, r3
    e8b6:	b007      	add	sp, #28
    e8b8:	f85d fb04 	ldr.w	pc, [sp], #4
    e8bc:	10011828 	.word	0x10011828
    e8c0:	1001183c 	.word	0x1001183c

0000e8c4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    xYieldPending = pdTRUE;
    e8c4:	4b02      	ldr	r3, [pc, #8]	@ (e8d0 <vTaskMissedYield+0xc>)
    e8c6:	2201      	movs	r2, #1
    e8c8:	601a      	str	r2, [r3, #0]
}
    e8ca:	bf00      	nop
    e8cc:	4770      	bx	lr
    e8ce:	bf00      	nop
    e8d0:	10011838 	.word	0x10011838

0000e8d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    e8d4:	b500      	push	{lr}
    e8d6:	b085      	sub	sp, #20
    e8d8:	9001      	str	r0, [sp, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
    e8da:	f000 f8a7 	bl	ea2c <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
    e8de:	4b14      	ldr	r3, [pc, #80]	@ (e930 <prvIdleTask+0x5c>)
    e8e0:	681b      	ldr	r3, [r3, #0]
    e8e2:	2b01      	cmp	r3, #1
    e8e4:	d907      	bls.n	e8f6 <prvIdleTask+0x22>
            {
                taskYIELD();
    e8e6:	4b13      	ldr	r3, [pc, #76]	@ (e934 <prvIdleTask+0x60>)
    e8e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    e8ec:	601a      	str	r2, [r3, #0]
    e8ee:	f3bf 8f4f 	dsb	sy
    e8f2:	f3bf 8f6f 	isb	sy
            /* It is not desirable to suspend then resume the scheduler on
             * each iteration of the idle task.  Therefore, a preliminary
             * test of the expected idle time is performed without the
             * scheduler suspended.  The result here is not necessarily
             * valid. */
            xExpectedIdleTime = prvGetExpectedIdleTime();
    e8f6:	f7ff fb79 	bl	dfec <prvGetExpectedIdleTime>
    e8fa:	9003      	str	r0, [sp, #12]

            if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
    e8fc:	9b03      	ldr	r3, [sp, #12]
    e8fe:	2b01      	cmp	r3, #1
    e900:	d9eb      	bls.n	e8da <prvIdleTask+0x6>
            {
                vTaskSuspendAll();
    e902:	f7ff fb69 	bl	dfd8 <vTaskSuspendAll>
                {
                    /* Now the scheduler is suspended, the expected idle
                     * time can be sampled again, and this time its value can
                     * be used. */
                    configASSERT( xNextTaskUnblockTime >= xTickCount );
    e906:	4b0c      	ldr	r3, [pc, #48]	@ (e938 <prvIdleTask+0x64>)
    e908:	681a      	ldr	r2, [r3, #0]
    e90a:	4b0c      	ldr	r3, [pc, #48]	@ (e93c <prvIdleTask+0x68>)
    e90c:	681b      	ldr	r3, [r3, #0]
    e90e:	429a      	cmp	r2, r3
    e910:	d201      	bcs.n	e916 <prvIdleTask+0x42>
    e912:	bf00      	nop
    e914:	e7fd      	b.n	e912 <prvIdleTask+0x3e>
                    xExpectedIdleTime = prvGetExpectedIdleTime();
    e916:	f7ff fb69 	bl	dfec <prvGetExpectedIdleTime>
    e91a:	9003      	str	r0, [sp, #12]
                    /* Define the following macro to set xExpectedIdleTime to 0
                     * if the application does not want
                     * portSUPPRESS_TICKS_AND_SLEEP() to be called. */
                    configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

                    if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
    e91c:	9b03      	ldr	r3, [sp, #12]
    e91e:	2b01      	cmp	r3, #1
    e920:	d902      	bls.n	e928 <prvIdleTask+0x54>
                    {
                        traceLOW_POWER_IDLE_BEGIN();
                        portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
    e922:	9803      	ldr	r0, [sp, #12]
    e924:	f000 fb3c 	bl	efa0 <vPortSuppressTicksAndSleep>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                ( void ) xTaskResumeAll();
    e928:	f7ff fb92 	bl	e050 <xTaskResumeAll>
        prvCheckTasksWaitingTermination();
    e92c:	e7d5      	b.n	e8da <prvIdleTask+0x6>
    e92e:	bf00      	nop
    e930:	10011764 	.word	0x10011764
    e934:	e000ed04 	.word	0xe000ed04
    e938:	10011844 	.word	0x10011844
    e93c:	10011828 	.word	0x10011828

0000e940 <eTaskConfirmSleepModeStatus>:
/*-----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

    eSleepModeStatus eTaskConfirmSleepModeStatus( void )
    {
    e940:	b082      	sub	sp, #8
        #if ( INCLUDE_vTaskSuspend == 1 )
            /* The idle task exists in addition to the application tasks. */
            const UBaseType_t uxNonApplicationTasks = 1;
    e942:	2301      	movs	r3, #1
    e944:	9300      	str	r3, [sp, #0]
        #endif /* INCLUDE_vTaskSuspend */

        eSleepModeStatus eReturn = eStandardSleep;
    e946:	2301      	movs	r3, #1
    e948:	f88d 3007 	strb.w	r3, [sp, #7]

        /* This function must be called from a critical section. */

        if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
    e94c:	4b13      	ldr	r3, [pc, #76]	@ (e99c <eTaskConfirmSleepModeStatus+0x5c>)
    e94e:	681b      	ldr	r3, [r3, #0]
    e950:	2b00      	cmp	r3, #0
    e952:	d003      	beq.n	e95c <eTaskConfirmSleepModeStatus+0x1c>
        {
            /* A task was made ready while the scheduler was suspended. */
            eReturn = eAbortSleep;
    e954:	2300      	movs	r3, #0
    e956:	f88d 3007 	strb.w	r3, [sp, #7]
    e95a:	e01a      	b.n	e992 <eTaskConfirmSleepModeStatus+0x52>
        }
        else if( xYieldPending != pdFALSE )
    e95c:	4b10      	ldr	r3, [pc, #64]	@ (e9a0 <eTaskConfirmSleepModeStatus+0x60>)
    e95e:	681b      	ldr	r3, [r3, #0]
    e960:	2b00      	cmp	r3, #0
    e962:	d003      	beq.n	e96c <eTaskConfirmSleepModeStatus+0x2c>
        {
            /* A yield was pended while the scheduler was suspended. */
            eReturn = eAbortSleep;
    e964:	2300      	movs	r3, #0
    e966:	f88d 3007 	strb.w	r3, [sp, #7]
    e96a:	e012      	b.n	e992 <eTaskConfirmSleepModeStatus+0x52>
        }
        else if( xPendedTicks != 0 )
    e96c:	4b0d      	ldr	r3, [pc, #52]	@ (e9a4 <eTaskConfirmSleepModeStatus+0x64>)
    e96e:	681b      	ldr	r3, [r3, #0]
    e970:	2b00      	cmp	r3, #0
    e972:	d003      	beq.n	e97c <eTaskConfirmSleepModeStatus+0x3c>
        {
            /* A tick interrupt has already occurred but was held pending
             * because the scheduler is suspended. */
            eReturn = eAbortSleep;
    e974:	2300      	movs	r3, #0
    e976:	f88d 3007 	strb.w	r3, [sp, #7]
    e97a:	e00a      	b.n	e992 <eTaskConfirmSleepModeStatus+0x52>
        }

        #if ( INCLUDE_vTaskSuspend == 1 )
            else if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
    e97c:	4b0a      	ldr	r3, [pc, #40]	@ (e9a8 <eTaskConfirmSleepModeStatus+0x68>)
    e97e:	681a      	ldr	r2, [r3, #0]
    e980:	4b0a      	ldr	r3, [pc, #40]	@ (e9ac <eTaskConfirmSleepModeStatus+0x6c>)
    e982:	6819      	ldr	r1, [r3, #0]
    e984:	9b00      	ldr	r3, [sp, #0]
    e986:	1acb      	subs	r3, r1, r3
    e988:	429a      	cmp	r2, r3
    e98a:	d102      	bne.n	e992 <eTaskConfirmSleepModeStatus+0x52>
            {
                /* If all the tasks are in the suspended list (which might mean they
                 * have an infinite block time rather than actually being suspended)
                 * then it is safe to turn all clocks off and just wait for external
                 * interrupts. */
                eReturn = eNoTasksWaitingTimeout;
    e98c:	2302      	movs	r3, #2
    e98e:	f88d 3007 	strb.w	r3, [sp, #7]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return eReturn;
    e992:	f89d 3007 	ldrb.w	r3, [sp, #7]
    }
    e996:	4618      	mov	r0, r3
    e998:	b002      	add	sp, #8
    e99a:	4770      	bx	lr
    e99c:	100117e4 	.word	0x100117e4
    e9a0:	10011838 	.word	0x10011838
    e9a4:	10011834 	.word	0x10011834
    e9a8:	10011810 	.word	0x10011810
    e9ac:	10011824 	.word	0x10011824

0000e9b0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    e9b0:	b500      	push	{lr}
    e9b2:	b083      	sub	sp, #12
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    e9b4:	2300      	movs	r3, #0
    e9b6:	9301      	str	r3, [sp, #4]
    e9b8:	e00c      	b.n	e9d4 <prvInitialiseTaskLists+0x24>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    e9ba:	9a01      	ldr	r2, [sp, #4]
    e9bc:	4613      	mov	r3, r2
    e9be:	009b      	lsls	r3, r3, #2
    e9c0:	4413      	add	r3, r2
    e9c2:	009b      	lsls	r3, r3, #2
    e9c4:	4a11      	ldr	r2, [pc, #68]	@ (ea0c <prvInitialiseTaskLists+0x5c>)
    e9c6:	4413      	add	r3, r2
    e9c8:	4618      	mov	r0, r3
    e9ca:	f000 fc55 	bl	f278 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    e9ce:	9b01      	ldr	r3, [sp, #4]
    e9d0:	3301      	adds	r3, #1
    e9d2:	9301      	str	r3, [sp, #4]
    e9d4:	9b01      	ldr	r3, [sp, #4]
    e9d6:	2b03      	cmp	r3, #3
    e9d8:	d9ef      	bls.n	e9ba <prvInitialiseTaskLists+0xa>
    }

    vListInitialise( &xDelayedTaskList1 );
    e9da:	480d      	ldr	r0, [pc, #52]	@ (ea10 <prvInitialiseTaskLists+0x60>)
    e9dc:	f000 fc4c 	bl	f278 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
    e9e0:	480c      	ldr	r0, [pc, #48]	@ (ea14 <prvInitialiseTaskLists+0x64>)
    e9e2:	f000 fc49 	bl	f278 <vListInitialise>
    vListInitialise( &xPendingReadyList );
    e9e6:	480c      	ldr	r0, [pc, #48]	@ (ea18 <prvInitialiseTaskLists+0x68>)
    e9e8:	f000 fc46 	bl	f278 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
    e9ec:	480b      	ldr	r0, [pc, #44]	@ (ea1c <prvInitialiseTaskLists+0x6c>)
    e9ee:	f000 fc43 	bl	f278 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
    e9f2:	480b      	ldr	r0, [pc, #44]	@ (ea20 <prvInitialiseTaskLists+0x70>)
    e9f4:	f000 fc40 	bl	f278 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
    e9f8:	4b0a      	ldr	r3, [pc, #40]	@ (ea24 <prvInitialiseTaskLists+0x74>)
    e9fa:	4a05      	ldr	r2, [pc, #20]	@ (ea10 <prvInitialiseTaskLists+0x60>)
    e9fc:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
    e9fe:	4b0a      	ldr	r3, [pc, #40]	@ (ea28 <prvInitialiseTaskLists+0x78>)
    ea00:	4a04      	ldr	r2, [pc, #16]	@ (ea14 <prvInitialiseTaskLists+0x64>)
    ea02:	601a      	str	r2, [r3, #0]
}
    ea04:	bf00      	nop
    ea06:	b003      	add	sp, #12
    ea08:	f85d fb04 	ldr.w	pc, [sp], #4
    ea0c:	10011764 	.word	0x10011764
    ea10:	100117b4 	.word	0x100117b4
    ea14:	100117c8 	.word	0x100117c8
    ea18:	100117e4 	.word	0x100117e4
    ea1c:	100117f8 	.word	0x100117f8
    ea20:	10011810 	.word	0x10011810
    ea24:	100117dc 	.word	0x100117dc
    ea28:	100117e0 	.word	0x100117e0

0000ea2c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    ea2c:	b500      	push	{lr}
    ea2e:	b083      	sub	sp, #12
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    ea30:	e019      	b.n	ea66 <prvCheckTasksWaitingTermination+0x3a>
        {
            taskENTER_CRITICAL();
    ea32:	f000 fa17 	bl	ee64 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
    ea36:	4b10      	ldr	r3, [pc, #64]	@ (ea78 <prvCheckTasksWaitingTermination+0x4c>)
    ea38:	68db      	ldr	r3, [r3, #12]
    ea3a:	68db      	ldr	r3, [r3, #12]
    ea3c:	9301      	str	r3, [sp, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    ea3e:	9b01      	ldr	r3, [sp, #4]
    ea40:	3304      	adds	r3, #4
    ea42:	4618      	mov	r0, r3
    ea44:	f000 fc8e 	bl	f364 <uxListRemove>
                --uxCurrentNumberOfTasks;
    ea48:	4b0c      	ldr	r3, [pc, #48]	@ (ea7c <prvCheckTasksWaitingTermination+0x50>)
    ea4a:	681b      	ldr	r3, [r3, #0]
    ea4c:	3b01      	subs	r3, #1
    ea4e:	4a0b      	ldr	r2, [pc, #44]	@ (ea7c <prvCheckTasksWaitingTermination+0x50>)
    ea50:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
    ea52:	4b0b      	ldr	r3, [pc, #44]	@ (ea80 <prvCheckTasksWaitingTermination+0x54>)
    ea54:	681b      	ldr	r3, [r3, #0]
    ea56:	3b01      	subs	r3, #1
    ea58:	4a09      	ldr	r2, [pc, #36]	@ (ea80 <prvCheckTasksWaitingTermination+0x54>)
    ea5a:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
    ea5c:	f000 fa24 	bl	eea8 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
    ea60:	9801      	ldr	r0, [sp, #4]
    ea62:	f000 f80f 	bl	ea84 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    ea66:	4b06      	ldr	r3, [pc, #24]	@ (ea80 <prvCheckTasksWaitingTermination+0x54>)
    ea68:	681b      	ldr	r3, [r3, #0]
    ea6a:	2b00      	cmp	r3, #0
    ea6c:	d1e1      	bne.n	ea32 <prvCheckTasksWaitingTermination+0x6>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
    ea6e:	bf00      	nop
    ea70:	bf00      	nop
    ea72:	b003      	add	sp, #12
    ea74:	f85d fb04 	ldr.w	pc, [sp], #4
    ea78:	100117f8 	.word	0x100117f8
    ea7c:	10011824 	.word	0x10011824
    ea80:	1001180c 	.word	0x1001180c

0000ea84 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
    ea84:	b500      	push	{lr}
    ea86:	b083      	sub	sp, #12
    ea88:	9001      	str	r0, [sp, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
    ea8a:	9b01      	ldr	r3, [sp, #4]
    ea8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    ea8e:	4618      	mov	r0, r3
    ea90:	f000 fd3a 	bl	f508 <vPortFree>
            vPortFree( pxTCB );
    ea94:	9801      	ldr	r0, [sp, #4]
    ea96:	f000 fd37 	bl	f508 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
    ea9a:	bf00      	nop
    ea9c:	b003      	add	sp, #12
    ea9e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0000eaa4 <prvResetNextTaskUnblockTime>:
#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    eaa4:	4b08      	ldr	r3, [pc, #32]	@ (eac8 <prvResetNextTaskUnblockTime+0x24>)
    eaa6:	681b      	ldr	r3, [r3, #0]
    eaa8:	681b      	ldr	r3, [r3, #0]
    eaaa:	2b00      	cmp	r3, #0
    eaac:	d104      	bne.n	eab8 <prvResetNextTaskUnblockTime+0x14>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
    eaae:	4b07      	ldr	r3, [pc, #28]	@ (eacc <prvResetNextTaskUnblockTime+0x28>)
    eab0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
    eab4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
    eab6:	e005      	b.n	eac4 <prvResetNextTaskUnblockTime+0x20>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    eab8:	4b03      	ldr	r3, [pc, #12]	@ (eac8 <prvResetNextTaskUnblockTime+0x24>)
    eaba:	681b      	ldr	r3, [r3, #0]
    eabc:	68db      	ldr	r3, [r3, #12]
    eabe:	681b      	ldr	r3, [r3, #0]
    eac0:	4a02      	ldr	r2, [pc, #8]	@ (eacc <prvResetNextTaskUnblockTime+0x28>)
    eac2:	6013      	str	r3, [r2, #0]
}
    eac4:	bf00      	nop
    eac6:	4770      	bx	lr
    eac8:	100117dc 	.word	0x100117dc
    eacc:	10011844 	.word	0x10011844

0000ead0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
    ead0:	b082      	sub	sp, #8
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
    ead2:	4b0a      	ldr	r3, [pc, #40]	@ (eafc <xTaskGetSchedulerState+0x2c>)
    ead4:	681b      	ldr	r3, [r3, #0]
    ead6:	2b00      	cmp	r3, #0
    ead8:	d102      	bne.n	eae0 <xTaskGetSchedulerState+0x10>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
    eada:	2301      	movs	r3, #1
    eadc:	9301      	str	r3, [sp, #4]
    eade:	e008      	b.n	eaf2 <xTaskGetSchedulerState+0x22>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    eae0:	4b07      	ldr	r3, [pc, #28]	@ (eb00 <xTaskGetSchedulerState+0x30>)
    eae2:	681b      	ldr	r3, [r3, #0]
    eae4:	2b00      	cmp	r3, #0
    eae6:	d102      	bne.n	eaee <xTaskGetSchedulerState+0x1e>
            {
                xReturn = taskSCHEDULER_RUNNING;
    eae8:	2302      	movs	r3, #2
    eaea:	9301      	str	r3, [sp, #4]
    eaec:	e001      	b.n	eaf2 <xTaskGetSchedulerState+0x22>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
    eaee:	2300      	movs	r3, #0
    eaf0:	9301      	str	r3, [sp, #4]
            }
        }

        return xReturn;
    eaf2:	9b01      	ldr	r3, [sp, #4]
    }
    eaf4:	4618      	mov	r0, r3
    eaf6:	b002      	add	sp, #8
    eaf8:	4770      	bx	lr
    eafa:	bf00      	nop
    eafc:	10011830 	.word	0x10011830
    eb00:	1001184c 	.word	0x1001184c

0000eb04 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
    eb04:	b500      	push	{lr}
    eb06:	b087      	sub	sp, #28
    eb08:	9001      	str	r0, [sp, #4]
    eb0a:	9100      	str	r1, [sp, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
    eb0c:	4b2e      	ldr	r3, [pc, #184]	@ (ebc8 <prvAddCurrentTaskToDelayedList+0xc4>)
    eb0e:	681b      	ldr	r3, [r3, #0]
    eb10:	9305      	str	r3, [sp, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    eb12:	4b2e      	ldr	r3, [pc, #184]	@ (ebcc <prvAddCurrentTaskToDelayedList+0xc8>)
    eb14:	681b      	ldr	r3, [r3, #0]
    eb16:	3304      	adds	r3, #4
    eb18:	4618      	mov	r0, r3
    eb1a:	f000 fc23 	bl	f364 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
    eb1e:	9b01      	ldr	r3, [sp, #4]
    eb20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
    eb24:	d124      	bne.n	eb70 <prvAddCurrentTaskToDelayedList+0x6c>
    eb26:	9b00      	ldr	r3, [sp, #0]
    eb28:	2b00      	cmp	r3, #0
    eb2a:	d021      	beq.n	eb70 <prvAddCurrentTaskToDelayedList+0x6c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
    eb2c:	4b28      	ldr	r3, [pc, #160]	@ (ebd0 <prvAddCurrentTaskToDelayedList+0xcc>)
    eb2e:	685b      	ldr	r3, [r3, #4]
    eb30:	9304      	str	r3, [sp, #16]
    eb32:	4b26      	ldr	r3, [pc, #152]	@ (ebcc <prvAddCurrentTaskToDelayedList+0xc8>)
    eb34:	681b      	ldr	r3, [r3, #0]
    eb36:	9a04      	ldr	r2, [sp, #16]
    eb38:	609a      	str	r2, [r3, #8]
    eb3a:	4b24      	ldr	r3, [pc, #144]	@ (ebcc <prvAddCurrentTaskToDelayedList+0xc8>)
    eb3c:	681b      	ldr	r3, [r3, #0]
    eb3e:	9a04      	ldr	r2, [sp, #16]
    eb40:	6892      	ldr	r2, [r2, #8]
    eb42:	60da      	str	r2, [r3, #12]
    eb44:	4b21      	ldr	r3, [pc, #132]	@ (ebcc <prvAddCurrentTaskToDelayedList+0xc8>)
    eb46:	681a      	ldr	r2, [r3, #0]
    eb48:	9b04      	ldr	r3, [sp, #16]
    eb4a:	689b      	ldr	r3, [r3, #8]
    eb4c:	3204      	adds	r2, #4
    eb4e:	605a      	str	r2, [r3, #4]
    eb50:	4b1e      	ldr	r3, [pc, #120]	@ (ebcc <prvAddCurrentTaskToDelayedList+0xc8>)
    eb52:	681b      	ldr	r3, [r3, #0]
    eb54:	1d1a      	adds	r2, r3, #4
    eb56:	9b04      	ldr	r3, [sp, #16]
    eb58:	609a      	str	r2, [r3, #8]
    eb5a:	4b1c      	ldr	r3, [pc, #112]	@ (ebcc <prvAddCurrentTaskToDelayedList+0xc8>)
    eb5c:	681b      	ldr	r3, [r3, #0]
    eb5e:	4a1c      	ldr	r2, [pc, #112]	@ (ebd0 <prvAddCurrentTaskToDelayedList+0xcc>)
    eb60:	615a      	str	r2, [r3, #20]
    eb62:	4b1b      	ldr	r3, [pc, #108]	@ (ebd0 <prvAddCurrentTaskToDelayedList+0xcc>)
    eb64:	681b      	ldr	r3, [r3, #0]
    eb66:	3301      	adds	r3, #1
    eb68:	4a19      	ldr	r2, [pc, #100]	@ (ebd0 <prvAddCurrentTaskToDelayedList+0xcc>)
    eb6a:	6013      	str	r3, [r2, #0]
    eb6c:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
    eb6e:	e026      	b.n	ebbe <prvAddCurrentTaskToDelayedList+0xba>
            xTimeToWake = xConstTickCount + xTicksToWait;
    eb70:	9a05      	ldr	r2, [sp, #20]
    eb72:	9b01      	ldr	r3, [sp, #4]
    eb74:	4413      	add	r3, r2
    eb76:	9303      	str	r3, [sp, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
    eb78:	4b14      	ldr	r3, [pc, #80]	@ (ebcc <prvAddCurrentTaskToDelayedList+0xc8>)
    eb7a:	681b      	ldr	r3, [r3, #0]
    eb7c:	9a03      	ldr	r2, [sp, #12]
    eb7e:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
    eb80:	9a03      	ldr	r2, [sp, #12]
    eb82:	9b05      	ldr	r3, [sp, #20]
    eb84:	429a      	cmp	r2, r3
    eb86:	d209      	bcs.n	eb9c <prvAddCurrentTaskToDelayedList+0x98>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
    eb88:	4b12      	ldr	r3, [pc, #72]	@ (ebd4 <prvAddCurrentTaskToDelayedList+0xd0>)
    eb8a:	681a      	ldr	r2, [r3, #0]
    eb8c:	4b0f      	ldr	r3, [pc, #60]	@ (ebcc <prvAddCurrentTaskToDelayedList+0xc8>)
    eb8e:	681b      	ldr	r3, [r3, #0]
    eb90:	3304      	adds	r3, #4
    eb92:	4619      	mov	r1, r3
    eb94:	4610      	mov	r0, r2
    eb96:	f000 fbb1 	bl	f2fc <vListInsert>
}
    eb9a:	e010      	b.n	ebbe <prvAddCurrentTaskToDelayedList+0xba>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
    eb9c:	4b0e      	ldr	r3, [pc, #56]	@ (ebd8 <prvAddCurrentTaskToDelayedList+0xd4>)
    eb9e:	681a      	ldr	r2, [r3, #0]
    eba0:	4b0a      	ldr	r3, [pc, #40]	@ (ebcc <prvAddCurrentTaskToDelayedList+0xc8>)
    eba2:	681b      	ldr	r3, [r3, #0]
    eba4:	3304      	adds	r3, #4
    eba6:	4619      	mov	r1, r3
    eba8:	4610      	mov	r0, r2
    ebaa:	f000 fba7 	bl	f2fc <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
    ebae:	4b0b      	ldr	r3, [pc, #44]	@ (ebdc <prvAddCurrentTaskToDelayedList+0xd8>)
    ebb0:	681b      	ldr	r3, [r3, #0]
    ebb2:	9a03      	ldr	r2, [sp, #12]
    ebb4:	429a      	cmp	r2, r3
    ebb6:	d202      	bcs.n	ebbe <prvAddCurrentTaskToDelayedList+0xba>
                    xNextTaskUnblockTime = xTimeToWake;
    ebb8:	4a08      	ldr	r2, [pc, #32]	@ (ebdc <prvAddCurrentTaskToDelayedList+0xd8>)
    ebba:	9b03      	ldr	r3, [sp, #12]
    ebbc:	6013      	str	r3, [r2, #0]
}
    ebbe:	bf00      	nop
    ebc0:	b007      	add	sp, #28
    ebc2:	f85d fb04 	ldr.w	pc, [sp], #4
    ebc6:	bf00      	nop
    ebc8:	10011828 	.word	0x10011828
    ebcc:	10011760 	.word	0x10011760
    ebd0:	10011810 	.word	0x10011810
    ebd4:	100117e0 	.word	0x100117e0
    ebd8:	100117dc 	.word	0x100117dc
    ebdc:	10011844 	.word	0x10011844

0000ebe0 <__NVIC_EnableIRQ>:
{
    ebe0:	b082      	sub	sp, #8
    ebe2:	4603      	mov	r3, r0
    ebe4:	f88d 3007 	strb.w	r3, [sp, #7]
  if ((int32_t)(IRQn) >= 0)
    ebe8:	f99d 3007 	ldrsb.w	r3, [sp, #7]
    ebec:	2b00      	cmp	r3, #0
    ebee:	db0c      	blt.n	ec0a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    ebf0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    ebf4:	f003 021f 	and.w	r2, r3, #31
    ebf8:	4905      	ldr	r1, [pc, #20]	@ (ec10 <__NVIC_EnableIRQ+0x30>)
    ebfa:	f99d 3007 	ldrsb.w	r3, [sp, #7]
    ebfe:	095b      	lsrs	r3, r3, #5
    ec00:	2001      	movs	r0, #1
    ec02:	fa00 f202 	lsl.w	r2, r0, r2
    ec06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    ec0a:	bf00      	nop
    ec0c:	b002      	add	sp, #8
    ec0e:	4770      	bx	lr
    ec10:	e000e100 	.word	0xe000e100

0000ec14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
    ec14:	b082      	sub	sp, #8
    ec16:	4603      	mov	r3, r0
    ec18:	9100      	str	r1, [sp, #0]
    ec1a:	f88d 3007 	strb.w	r3, [sp, #7]
  if ((int32_t)(IRQn) >= 0)
    ec1e:	f99d 3007 	ldrsb.w	r3, [sp, #7]
    ec22:	2b00      	cmp	r3, #0
    ec24:	db0a      	blt.n	ec3c <__NVIC_SetPriority+0x28>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    ec26:	9b00      	ldr	r3, [sp, #0]
    ec28:	b2da      	uxtb	r2, r3
    ec2a:	490c      	ldr	r1, [pc, #48]	@ (ec5c <__NVIC_SetPriority+0x48>)
    ec2c:	f99d 3007 	ldrsb.w	r3, [sp, #7]
    ec30:	0152      	lsls	r2, r2, #5
    ec32:	b2d2      	uxtb	r2, r2
    ec34:	440b      	add	r3, r1
    ec36:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
    ec3a:	e00b      	b.n	ec54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    ec3c:	9b00      	ldr	r3, [sp, #0]
    ec3e:	b2da      	uxtb	r2, r3
    ec40:	4907      	ldr	r1, [pc, #28]	@ (ec60 <__NVIC_SetPriority+0x4c>)
    ec42:	f89d 3007 	ldrb.w	r3, [sp, #7]
    ec46:	f003 030f 	and.w	r3, r3, #15
    ec4a:	3b04      	subs	r3, #4
    ec4c:	0152      	lsls	r2, r2, #5
    ec4e:	b2d2      	uxtb	r2, r2
    ec50:	440b      	add	r3, r1
    ec52:	761a      	strb	r2, [r3, #24]
}
    ec54:	bf00      	nop
    ec56:	b002      	add	sp, #8
    ec58:	4770      	bx	lr
    ec5a:	bf00      	nop
    ec5c:	e000e100 	.word	0xe000e100
    ec60:	e000ed00 	.word	0xe000ed00

0000ec64 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
    ec64:	b084      	sub	sp, #16
    ec66:	9003      	str	r0, [sp, #12]
    ec68:	9102      	str	r1, [sp, #8]
    ec6a:	9201      	str	r2, [sp, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
    ec6c:	9b03      	ldr	r3, [sp, #12]
    ec6e:	3b04      	subs	r3, #4
    ec70:	9303      	str	r3, [sp, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
    ec72:	9b03      	ldr	r3, [sp, #12]
    ec74:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    ec78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
    ec7a:	9b03      	ldr	r3, [sp, #12]
    ec7c:	3b04      	subs	r3, #4
    ec7e:	9303      	str	r3, [sp, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
    ec80:	9b02      	ldr	r3, [sp, #8]
    ec82:	f023 0201 	bic.w	r2, r3, #1
    ec86:	9b03      	ldr	r3, [sp, #12]
    ec88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
    ec8a:	9b03      	ldr	r3, [sp, #12]
    ec8c:	3b04      	subs	r3, #4
    ec8e:	9303      	str	r3, [sp, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
    ec90:	4a0b      	ldr	r2, [pc, #44]	@ (ecc0 <pxPortInitialiseStack+0x5c>)
    ec92:	9b03      	ldr	r3, [sp, #12]
    ec94:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
    ec96:	9b03      	ldr	r3, [sp, #12]
    ec98:	3b14      	subs	r3, #20
    ec9a:	9303      	str	r3, [sp, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
    ec9c:	9a01      	ldr	r2, [sp, #4]
    ec9e:	9b03      	ldr	r3, [sp, #12]
    eca0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
    eca2:	9b03      	ldr	r3, [sp, #12]
    eca4:	3b04      	subs	r3, #4
    eca6:	9303      	str	r3, [sp, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
    eca8:	9b03      	ldr	r3, [sp, #12]
    ecaa:	f06f 0202 	mvn.w	r2, #2
    ecae:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
    ecb0:	9b03      	ldr	r3, [sp, #12]
    ecb2:	3b20      	subs	r3, #32
    ecb4:	9303      	str	r3, [sp, #12]

	return pxTopOfStack;
    ecb6:	9b03      	ldr	r3, [sp, #12]
}
    ecb8:	4618      	mov	r0, r3
    ecba:	b004      	add	sp, #16
    ecbc:	4770      	bx	lr
    ecbe:	bf00      	nop
    ecc0:	0000ecc5 	.word	0x0000ecc5

0000ecc4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
    ecc4:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
    ecc6:	2300      	movs	r3, #0
    ecc8:	9300      	str	r3, [sp, #0]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
    ecca:	4b0c      	ldr	r3, [pc, #48]	@ (ecfc <prvTaskExitError+0x38>)
    eccc:	681b      	ldr	r3, [r3, #0]
    ecce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
    ecd2:	d001      	beq.n	ecd8 <prvTaskExitError+0x14>
    ecd4:	bf00      	nop
    ecd6:	e7fd      	b.n	ecd4 <prvTaskExitError+0x10>
	__asm volatile
    ecd8:	f04f 0380 	mov.w	r3, #128	@ 0x80
    ecdc:	f383 8811 	msr	BASEPRI, r3
    ece0:	f3bf 8f6f 	isb	sy
    ece4:	f3bf 8f4f 	dsb	sy
    ece8:	9301      	str	r3, [sp, #4]
}
    ecea:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
    ecec:	bf00      	nop
    ecee:	9b00      	ldr	r3, [sp, #0]
    ecf0:	2b00      	cmp	r3, #0
    ecf2:	d0fc      	beq.n	ecee <prvTaskExitError+0x2a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
    ecf4:	bf00      	nop
    ecf6:	bf00      	nop
    ecf8:	b002      	add	sp, #8
    ecfa:	4770      	bx	lr
    ecfc:	10011000 	.word	0x10011000

0000ed00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
    ed00:	4b07      	ldr	r3, [pc, #28]	@ (ed20 <pxCurrentTCBConst2>)
    ed02:	6819      	ldr	r1, [r3, #0]
    ed04:	6808      	ldr	r0, [r1, #0]
    ed06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ed0a:	f380 8809 	msr	PSP, r0
    ed0e:	f3bf 8f6f 	isb	sy
    ed12:	f04f 0000 	mov.w	r0, #0
    ed16:	f380 8811 	msr	BASEPRI, r0
    ed1a:	4770      	bx	lr
    ed1c:	f3af 8000 	nop.w

0000ed20 <pxCurrentTCBConst2>:
    ed20:	10011760 	.word	0x10011760
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
    ed24:	bf00      	nop
    ed26:	bf00      	nop

0000ed28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
    ed28:	4808      	ldr	r0, [pc, #32]	@ (ed4c <prvPortStartFirstTask+0x24>)
    ed2a:	6800      	ldr	r0, [r0, #0]
    ed2c:	6800      	ldr	r0, [r0, #0]
    ed2e:	f380 8808 	msr	MSP, r0
    ed32:	f04f 0000 	mov.w	r0, #0
    ed36:	f380 8814 	msr	CONTROL, r0
    ed3a:	b662      	cpsie	i
    ed3c:	b661      	cpsie	f
    ed3e:	f3bf 8f4f 	dsb	sy
    ed42:	f3bf 8f6f 	isb	sy
    ed46:	df00      	svc	0
    ed48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
    ed4a:	bf00      	nop
    ed4c:	e000ed08 	.word	0xe000ed08

0000ed50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
    ed50:	b500      	push	{lr}
    ed52:	b085      	sub	sp, #20
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
    ed54:	4b3a      	ldr	r3, [pc, #232]	@ (ee40 <xPortStartScheduler+0xf0>)
    ed56:	681b      	ldr	r3, [r3, #0]
    ed58:	4a3a      	ldr	r2, [pc, #232]	@ (ee44 <xPortStartScheduler+0xf4>)
    ed5a:	4293      	cmp	r3, r2
    ed5c:	d101      	bne.n	ed62 <xPortStartScheduler+0x12>
    ed5e:	bf00      	nop
    ed60:	e7fd      	b.n	ed5e <xPortStartScheduler+0xe>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
    ed62:	4b37      	ldr	r3, [pc, #220]	@ (ee40 <xPortStartScheduler+0xf0>)
    ed64:	681b      	ldr	r3, [r3, #0]
    ed66:	4a38      	ldr	r2, [pc, #224]	@ (ee48 <xPortStartScheduler+0xf8>)
    ed68:	4293      	cmp	r3, r2
    ed6a:	d101      	bne.n	ed70 <xPortStartScheduler+0x20>
    ed6c:	bf00      	nop
    ed6e:	e7fd      	b.n	ed6c <xPortStartScheduler+0x1c>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
    ed70:	4b36      	ldr	r3, [pc, #216]	@ (ee4c <xPortStartScheduler+0xfc>)
    ed72:	9303      	str	r3, [sp, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
    ed74:	9b03      	ldr	r3, [sp, #12]
    ed76:	781b      	ldrb	r3, [r3, #0]
    ed78:	b2db      	uxtb	r3, r3
    ed7a:	9302      	str	r3, [sp, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
    ed7c:	9b03      	ldr	r3, [sp, #12]
    ed7e:	22ff      	movs	r2, #255	@ 0xff
    ed80:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
    ed82:	9b03      	ldr	r3, [sp, #12]
    ed84:	781b      	ldrb	r3, [r3, #0]
    ed86:	b2db      	uxtb	r3, r3
    ed88:	f88d 3007 	strb.w	r3, [sp, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
    ed8c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    ed90:	b2db      	uxtb	r3, r3
    ed92:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
    ed96:	b2da      	uxtb	r2, r3
    ed98:	4b2d      	ldr	r3, [pc, #180]	@ (ee50 <xPortStartScheduler+0x100>)
    ed9a:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
    ed9c:	4b2d      	ldr	r3, [pc, #180]	@ (ee54 <xPortStartScheduler+0x104>)
    ed9e:	2207      	movs	r2, #7
    eda0:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
    eda2:	e00b      	b.n	edbc <xPortStartScheduler+0x6c>
		{
			ulMaxPRIGROUPValue--;
    eda4:	4b2b      	ldr	r3, [pc, #172]	@ (ee54 <xPortStartScheduler+0x104>)
    eda6:	681b      	ldr	r3, [r3, #0]
    eda8:	3b01      	subs	r3, #1
    edaa:	4a2a      	ldr	r2, [pc, #168]	@ (ee54 <xPortStartScheduler+0x104>)
    edac:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
    edae:	f89d 3007 	ldrb.w	r3, [sp, #7]
    edb2:	b2db      	uxtb	r3, r3
    edb4:	005b      	lsls	r3, r3, #1
    edb6:	b2db      	uxtb	r3, r3
    edb8:	f88d 3007 	strb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
    edbc:	f89d 3007 	ldrb.w	r3, [sp, #7]
    edc0:	b2db      	uxtb	r3, r3
    edc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
    edc6:	2b80      	cmp	r3, #128	@ 0x80
    edc8:	d0ec      	beq.n	eda4 <xPortStartScheduler+0x54>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
    edca:	4b22      	ldr	r3, [pc, #136]	@ (ee54 <xPortStartScheduler+0x104>)
    edcc:	681b      	ldr	r3, [r3, #0]
    edce:	f1c3 0307 	rsb	r3, r3, #7
    edd2:	2b03      	cmp	r3, #3
    edd4:	d001      	beq.n	edda <xPortStartScheduler+0x8a>
    edd6:	bf00      	nop
    edd8:	e7fd      	b.n	edd6 <xPortStartScheduler+0x86>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
    edda:	4b1e      	ldr	r3, [pc, #120]	@ (ee54 <xPortStartScheduler+0x104>)
    eddc:	681b      	ldr	r3, [r3, #0]
    edde:	021b      	lsls	r3, r3, #8
    ede0:	4a1c      	ldr	r2, [pc, #112]	@ (ee54 <xPortStartScheduler+0x104>)
    ede2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
    ede4:	4b1b      	ldr	r3, [pc, #108]	@ (ee54 <xPortStartScheduler+0x104>)
    ede6:	681b      	ldr	r3, [r3, #0]
    ede8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
    edec:	4a19      	ldr	r2, [pc, #100]	@ (ee54 <xPortStartScheduler+0x104>)
    edee:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
    edf0:	9b02      	ldr	r3, [sp, #8]
    edf2:	b2da      	uxtb	r2, r3
    edf4:	9b03      	ldr	r3, [sp, #12]
    edf6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
    edf8:	4b17      	ldr	r3, [pc, #92]	@ (ee58 <xPortStartScheduler+0x108>)
    edfa:	681b      	ldr	r3, [r3, #0]
    edfc:	4a16      	ldr	r2, [pc, #88]	@ (ee58 <xPortStartScheduler+0x108>)
    edfe:	f443 0360 	orr.w	r3, r3, #14680064	@ 0xe00000
    ee02:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
    ee04:	4b14      	ldr	r3, [pc, #80]	@ (ee58 <xPortStartScheduler+0x108>)
    ee06:	681b      	ldr	r3, [r3, #0]
    ee08:	4a13      	ldr	r2, [pc, #76]	@ (ee58 <xPortStartScheduler+0x108>)
    ee0a:	f043 4360 	orr.w	r3, r3, #3758096384	@ 0xe0000000
    ee0e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
    ee10:	f000 f9e4 	bl	f1dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
    ee14:	4b11      	ldr	r3, [pc, #68]	@ (ee5c <xPortStartScheduler+0x10c>)
    ee16:	2200      	movs	r2, #0
    ee18:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
    ee1a:	f000 f8b7 	bl	ef8c <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
    ee1e:	4b10      	ldr	r3, [pc, #64]	@ (ee60 <xPortStartScheduler+0x110>)
    ee20:	681b      	ldr	r3, [r3, #0]
    ee22:	4a0f      	ldr	r2, [pc, #60]	@ (ee60 <xPortStartScheduler+0x110>)
    ee24:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
    ee28:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
    ee2a:	f7ff ff7d 	bl	ed28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
    ee2e:	f7ff fb49 	bl	e4c4 <vTaskSwitchContext>
	prvTaskExitError();
    ee32:	f7ff ff47 	bl	ecc4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
    ee36:	2300      	movs	r3, #0
}
    ee38:	4618      	mov	r0, r3
    ee3a:	b005      	add	sp, #20
    ee3c:	f85d fb04 	ldr.w	pc, [sp], #4
    ee40:	e000ed00 	.word	0xe000ed00
    ee44:	410fc271 	.word	0x410fc271
    ee48:	410fc270 	.word	0x410fc270
    ee4c:	e000e400 	.word	0xe000e400
    ee50:	10011854 	.word	0x10011854
    ee54:	10011858 	.word	0x10011858
    ee58:	e000ed20 	.word	0xe000ed20
    ee5c:	10011000 	.word	0x10011000
    ee60:	e000ef34 	.word	0xe000ef34

0000ee64 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    ee64:	b082      	sub	sp, #8
	__asm volatile
    ee66:	f04f 0380 	mov.w	r3, #128	@ 0x80
    ee6a:	f383 8811 	msr	BASEPRI, r3
    ee6e:	f3bf 8f6f 	isb	sy
    ee72:	f3bf 8f4f 	dsb	sy
    ee76:	9301      	str	r3, [sp, #4]
}
    ee78:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
    ee7a:	4b09      	ldr	r3, [pc, #36]	@ (eea0 <vPortEnterCritical+0x3c>)
    ee7c:	681b      	ldr	r3, [r3, #0]
    ee7e:	3301      	adds	r3, #1
    ee80:	4a07      	ldr	r2, [pc, #28]	@ (eea0 <vPortEnterCritical+0x3c>)
    ee82:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
    ee84:	4b06      	ldr	r3, [pc, #24]	@ (eea0 <vPortEnterCritical+0x3c>)
    ee86:	681b      	ldr	r3, [r3, #0]
    ee88:	2b01      	cmp	r3, #1
    ee8a:	d106      	bne.n	ee9a <vPortEnterCritical+0x36>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
    ee8c:	4b05      	ldr	r3, [pc, #20]	@ (eea4 <vPortEnterCritical+0x40>)
    ee8e:	681b      	ldr	r3, [r3, #0]
    ee90:	b2db      	uxtb	r3, r3
    ee92:	2b00      	cmp	r3, #0
    ee94:	d001      	beq.n	ee9a <vPortEnterCritical+0x36>
    ee96:	bf00      	nop
    ee98:	e7fd      	b.n	ee96 <vPortEnterCritical+0x32>
	}
}
    ee9a:	bf00      	nop
    ee9c:	b002      	add	sp, #8
    ee9e:	4770      	bx	lr
    eea0:	10011000 	.word	0x10011000
    eea4:	e000ed04 	.word	0xe000ed04

0000eea8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
    eea8:	b082      	sub	sp, #8
	configASSERT( uxCriticalNesting );
    eeaa:	4b0c      	ldr	r3, [pc, #48]	@ (eedc <vPortExitCritical+0x34>)
    eeac:	681b      	ldr	r3, [r3, #0]
    eeae:	2b00      	cmp	r3, #0
    eeb0:	d101      	bne.n	eeb6 <vPortExitCritical+0xe>
    eeb2:	bf00      	nop
    eeb4:	e7fd      	b.n	eeb2 <vPortExitCritical+0xa>
	uxCriticalNesting--;
    eeb6:	4b09      	ldr	r3, [pc, #36]	@ (eedc <vPortExitCritical+0x34>)
    eeb8:	681b      	ldr	r3, [r3, #0]
    eeba:	3b01      	subs	r3, #1
    eebc:	4a07      	ldr	r2, [pc, #28]	@ (eedc <vPortExitCritical+0x34>)
    eebe:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
    eec0:	4b06      	ldr	r3, [pc, #24]	@ (eedc <vPortExitCritical+0x34>)
    eec2:	681b      	ldr	r3, [r3, #0]
    eec4:	2b00      	cmp	r3, #0
    eec6:	d105      	bne.n	eed4 <vPortExitCritical+0x2c>
    eec8:	2300      	movs	r3, #0
    eeca:	9301      	str	r3, [sp, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    eecc:	9b01      	ldr	r3, [sp, #4]
    eece:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
    eed2:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
    eed4:	bf00      	nop
    eed6:	b002      	add	sp, #8
    eed8:	4770      	bx	lr
    eeda:	bf00      	nop
    eedc:	10011000 	.word	0x10011000

0000eee0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
    eee0:	f3ef 8009 	mrs	r0, PSP
    eee4:	f3bf 8f6f 	isb	sy
    eee8:	4b15      	ldr	r3, [pc, #84]	@ (ef40 <pxCurrentTCBConst>)
    eeea:	681a      	ldr	r2, [r3, #0]
    eeec:	f01e 0f10 	tst.w	lr, #16
    eef0:	bf08      	it	eq
    eef2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
    eef6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    eefa:	6010      	str	r0, [r2, #0]
    eefc:	b409      	push	{r0, r3}
    eefe:	f04f 0080 	mov.w	r0, #128	@ 0x80
    ef02:	f380 8811 	msr	BASEPRI, r0
    ef06:	f3bf 8f4f 	dsb	sy
    ef0a:	f3bf 8f6f 	isb	sy
    ef0e:	f7ff fad9 	bl	e4c4 <vTaskSwitchContext>
    ef12:	f04f 0000 	mov.w	r0, #0
    ef16:	f380 8811 	msr	BASEPRI, r0
    ef1a:	bc09      	pop	{r0, r3}
    ef1c:	6819      	ldr	r1, [r3, #0]
    ef1e:	6808      	ldr	r0, [r1, #0]
    ef20:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ef24:	f01e 0f10 	tst.w	lr, #16
    ef28:	bf08      	it	eq
    ef2a:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
    ef2e:	f380 8809 	msr	PSP, r0
    ef32:	f3bf 8f6f 	isb	sy
    ef36:	4770      	bx	lr
    ef38:	f3af 8000 	nop.w
    ef3c:	f3af 8000 	nop.w

0000ef40 <pxCurrentTCBConst>:
    ef40:	10011760 	.word	0x10011760
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
    ef44:	bf00      	nop
    ef46:	bf00      	nop

0000ef48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
    ef48:	b500      	push	{lr}
    ef4a:	b083      	sub	sp, #12
	__asm volatile
    ef4c:	f04f 0380 	mov.w	r3, #128	@ 0x80
    ef50:	f383 8811 	msr	BASEPRI, r3
    ef54:	f3bf 8f6f 	isb	sy
    ef58:	f3bf 8f4f 	dsb	sy
    ef5c:	9301      	str	r3, [sp, #4]
}
    ef5e:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
    ef60:	f7ff f9b0 	bl	e2c4 <xTaskIncrementTick>
    ef64:	4603      	mov	r3, r0
    ef66:	2b00      	cmp	r3, #0
    ef68:	d003      	beq.n	ef72 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
    ef6a:	4b07      	ldr	r3, [pc, #28]	@ (ef88 <SysTick_Handler+0x40>)
    ef6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    ef70:	601a      	str	r2, [r3, #0]
    ef72:	2300      	movs	r3, #0
    ef74:	9300      	str	r3, [sp, #0]
	__asm volatile
    ef76:	9b00      	ldr	r3, [sp, #0]
    ef78:	f383 8811 	msr	BASEPRI, r3
}
    ef7c:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
    ef7e:	bf00      	nop
    ef80:	b003      	add	sp, #12
    ef82:	f85d fb04 	ldr.w	pc, [sp], #4
    ef86:	bf00      	nop
    ef88:	e000ed04 	.word	0xe000ed04

0000ef8c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
    ef8c:	f8df 000c 	ldr.w	r0, [pc, #12]	@ ef9c <vPortEnableVFP+0x10>
    ef90:	6801      	ldr	r1, [r0, #0]
    ef92:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
    ef96:	6001      	str	r1, [r0, #0]
    ef98:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
    ef9a:	bf00      	nop
    ef9c:	e000ed88 	.word	0xe000ed88

0000efa0 <vPortSuppressTicksAndSleep>:
 * resolution of the Tick timer.
 */
	static uint32_t xMaximumPossibleSuppressedTicks = 0;

void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
{
    efa0:	b500      	push	{lr}
    efa2:	b089      	sub	sp, #36	@ 0x24
    efa4:	9001      	str	r0, [sp, #4]
    uint32_t New_Timer, Delta_Sleep;
	TickType_t xModifiableIdleTime;
    uint32_t elapsed_time;

	/* Make sure the SysTick reload value does not overflow the counter. */
	if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
    efa6:	4b3e      	ldr	r3, [pc, #248]	@ (f0a0 <vPortSuppressTicksAndSleep+0x100>)
    efa8:	681b      	ldr	r3, [r3, #0]
    efaa:	9a01      	ldr	r2, [sp, #4]
    efac:	429a      	cmp	r2, r3
    efae:	d902      	bls.n	efb6 <vPortSuppressTicksAndSleep+0x16>
	{
		xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
    efb0:	4b3b      	ldr	r3, [pc, #236]	@ (f0a0 <vPortSuppressTicksAndSleep+0x100>)
    efb2:	681b      	ldr	r3, [r3, #0]
    efb4:	9301      	str	r3, [sp, #4]


	/* Calculate the reload value required to wait xExpectedIdleTime
	tick periods.  -1 is used because this code will execute part way
	through one of the tick periods. */
	ulReloadValue =  ulTimerCountsForOneTick * ( xExpectedIdleTime - 1 );
    efb6:	9b01      	ldr	r3, [sp, #4]
    efb8:	3b01      	subs	r3, #1
    efba:	4a3a      	ldr	r2, [pc, #232]	@ (f0a4 <vPortSuppressTicksAndSleep+0x104>)
    efbc:	6812      	ldr	r2, [r2, #0]
    efbe:	fb02 f303 	mul.w	r3, r2, r3
    efc2:	9307      	str	r3, [sp, #28]

	/* Enter a critical section but don't use the taskENTER_CRITICAL()
	method as that will mask interrupts that should exit sleep mode. */
	__asm volatile( "cpsid i" );
    efc4:	b672      	cpsid	i
	__asm volatile( "dsb" );
    efc6:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
    efca:	f3bf 8f6f 	isb	sy
#ifdef AM_FREERTOS_USE_STIMER_FOR_TICK
    // Adjust for the time already elapsed
    uint32_t curTime = am_hal_stimer_counter_get();
    efce:	f002 fa09 	bl	113e4 <am_hal_stimer_counter_get>
    efd2:	9006      	str	r0, [sp, #24]
    gF_stimerGetHistory[gF_stimerGetHistoryCount][1] = curTime;
    gF_stimerGetHistory[gF_stimerGetHistoryCount][2] = AM_REGVAL(AM_REG_STIMER_COMPARE(0, 0));
    gF_stimerGetHistory[gF_stimerGetHistoryCount][3] = gF_stimerHistoryCount;
    gF_stimerGetHistoryCount++;
#endif
    elapsed_time = curTime - g_lastSTimerVal;
    efd4:	4b34      	ldr	r3, [pc, #208]	@ (f0a8 <vPortSuppressTicksAndSleep+0x108>)
    efd6:	681b      	ldr	r3, [r3, #0]
    efd8:	9a06      	ldr	r2, [sp, #24]
    efda:	1ad3      	subs	r3, r2, r3
    efdc:	9305      	str	r3, [sp, #20]


	/* If a context switch is pending or a task is waiting for the scheduler
	to be unsuspended then abandon the low power entry. */
    /* Abandon low power entry if the sleep time is too short */
	if( (eTaskConfirmSleepModeStatus() == eAbortSleep) || ((elapsed_time + ulTimerCountsForOneTick) > ulReloadValue) )
    efde:	f7ff fcaf 	bl	e940 <eTaskConfirmSleepModeStatus>
    efe2:	4603      	mov	r3, r0
    efe4:	2b00      	cmp	r3, #0
    efe6:	d006      	beq.n	eff6 <vPortSuppressTicksAndSleep+0x56>
    efe8:	4b2e      	ldr	r3, [pc, #184]	@ (f0a4 <vPortSuppressTicksAndSleep+0x104>)
    efea:	681a      	ldr	r2, [r3, #0]
    efec:	9b05      	ldr	r3, [sp, #20]
    efee:	4413      	add	r3, r2
    eff0:	9a07      	ldr	r2, [sp, #28]
    eff2:	429a      	cmp	r2, r3
    eff4:	d201      	bcs.n	effa <vPortSuppressTicksAndSleep+0x5a>
#ifndef AM_FREERTOS_USE_STIMER_FOR_TICK
        am_hal_ctimer_start(configCTIMER_NUM, AM_HAL_CTIMER_BOTH);
#endif
		/* Re-enable interrupts - see comments above the cpsid instruction()
		above. */
		__asm volatile( "cpsie i" );
    eff6:	b662      	cpsie	i
    eff8:	e04d      	b.n	f096 <vPortSuppressTicksAndSleep+0xf6>
	}
	else
	{
        // Adjust for the time already elapsed
        ulReloadValue -= elapsed_time;
    effa:	9a07      	ldr	r2, [sp, #28]
    effc:	9b05      	ldr	r3, [sp, #20]
    effe:	1ad3      	subs	r3, r2, r3
    f000:	9307      	str	r3, [sp, #28]
        // Initialize new timeout value
#ifdef AM_FREERTOS_USE_STIMER_FOR_TICK
        am_hal_stimer_compare_delta_set(0, ulReloadValue);
    f002:	9907      	ldr	r1, [sp, #28]
    f004:	2000      	movs	r0, #0
    f006:	f002 f9fd 	bl	11404 <am_hal_stimer_compare_delta_set>
#ifdef AM_FREERTOS_STIMER_BACKUP
        am_hal_stimer_compare_delta_set(1, ulReloadValue+1);
    f00a:	9b07      	ldr	r3, [sp, #28]
    f00c:	3301      	adds	r3, #1
    f00e:	4619      	mov	r1, r3
    f010:	2001      	movs	r0, #1
    f012:	f002 f9f7 	bl	11404 <am_hal_stimer_compare_delta_set>
		/* Sleep until something happens.  configPRE_SLEEP_PROCESSING() can
		set its parameter to 0 to indicate that its implementation contains
		its own wait for interrupt or wait for event instruction, and so wfi
		should not be executed again.  However, the original expected idle
		time variable must remain unmodified, so a copy is taken. */
		xModifiableIdleTime = xExpectedIdleTime;
    f016:	9b01      	ldr	r3, [sp, #4]
    f018:	9304      	str	r3, [sp, #16]

		configPRE_SLEEP_PROCESSING( xModifiableIdleTime );       // Turn OFF all Periphials in this function
    f01a:	9804      	ldr	r0, [sp, #16]
    f01c:	f001 f834 	bl	10088 <am_freertos_sleep>
    f020:	9004      	str	r0, [sp, #16]

		if( xModifiableIdleTime > 0 )
    f022:	9b04      	ldr	r3, [sp, #16]
    f024:	2b00      	cmp	r3, #0
    f026:	d004      	beq.n	f032 <vPortSuppressTicksAndSleep+0x92>
		{
			__asm volatile( "dsb" );
    f028:	f3bf 8f4f 	dsb	sy
			__asm volatile( "wfi" );
    f02c:	bf30      	wfi
			__asm volatile( "isb" );
    f02e:	f3bf 8f6f 	isb	sy
		}

		configPOST_SLEEP_PROCESSING( xExpectedIdleTime );       // Turn ON all Periphials in this function
    f032:	9801      	ldr	r0, [sp, #4]
    f034:	f001 f833 	bl	1009e <am_freertos_wakeup>
        // Before renable interrupts, check how many ticks the processor has been in SLEEP
        // Adjust xTickCount via vTaskStepTick( Delta_Sleep )
        // to keep xTickCount up to date, as if ticks have been running all along

#ifdef AM_FREERTOS_USE_STIMER_FOR_TICK
        New_Timer = am_hal_stimer_counter_get();
    f038:	f002 f9d4 	bl	113e4 <am_hal_stimer_counter_get>
    f03c:	9003      	str	r0, [sp, #12]
        Delta_Sleep = (signed long) New_Timer - (signed long) g_lastSTimerVal;
    f03e:	9b03      	ldr	r3, [sp, #12]
    f040:	4a19      	ldr	r2, [pc, #100]	@ (f0a8 <vPortSuppressTicksAndSleep+0x108>)
    f042:	6812      	ldr	r2, [r2, #0]
    f044:	1a9b      	subs	r3, r3, r2
    f046:	9302      	str	r3, [sp, #8]
        g_lastSTimerVal = New_Timer - Delta_Sleep%ulTimerCountsForOneTick;
    f048:	4b16      	ldr	r3, [pc, #88]	@ (f0a4 <vPortSuppressTicksAndSleep+0x104>)
    f04a:	681a      	ldr	r2, [r3, #0]
    f04c:	9b02      	ldr	r3, [sp, #8]
    f04e:	fbb3 f1f2 	udiv	r1, r3, r2
    f052:	fb01 f202 	mul.w	r2, r1, r2
    f056:	1a9b      	subs	r3, r3, r2
    f058:	9a03      	ldr	r2, [sp, #12]
    f05a:	1ad3      	subs	r3, r2, r3
    f05c:	4a12      	ldr	r2, [pc, #72]	@ (f0a8 <vPortSuppressTicksAndSleep+0x108>)
    f05e:	6013      	str	r3, [r2, #0]
        {
            Delta_Sleep = New_Timer; // Indicates the time elapsed since we slept
        }
#endif

        Delta_Sleep /= ulTimerCountsForOneTick;
    f060:	4b10      	ldr	r3, [pc, #64]	@ (f0a4 <vPortSuppressTicksAndSleep+0x104>)
    f062:	681b      	ldr	r3, [r3, #0]
    f064:	9a02      	ldr	r2, [sp, #8]
    f066:	fbb2 f3f3 	udiv	r3, r2, r3
    f06a:	9302      	str	r3, [sp, #8]

        // Correct System Tick after Sleep
        vTaskStepTick( Delta_Sleep );
    f06c:	9802      	ldr	r0, [sp, #8]
    f06e:	f7ff f8eb 	bl	e248 <vTaskStepTick>
		/* Restart System Tick */
#ifdef AM_FREERTOS_USE_STIMER_FOR_TICK

        // Clear the interrupt - to avoid extra tick counting in ISR
#ifdef AM_FREERTOS_STIMER_BACKUP
        am_hal_stimer_int_clear(AM_HAL_STIMER_INT_COMPAREA | AM_HAL_STIMER_INT_COMPAREB);
    f072:	2003      	movs	r0, #3
    f074:	f002 fa22 	bl	114bc <am_hal_stimer_int_clear>
#else
        am_hal_stimer_int_clear(AM_HAL_STIMER_INT_COMPAREA);
#endif
        am_hal_stimer_compare_delta_set(0, ulTimerCountsForOneTick);
    f078:	4b0a      	ldr	r3, [pc, #40]	@ (f0a4 <vPortSuppressTicksAndSleep+0x104>)
    f07a:	681b      	ldr	r3, [r3, #0]
    f07c:	4619      	mov	r1, r3
    f07e:	2000      	movs	r0, #0
    f080:	f002 f9c0 	bl	11404 <am_hal_stimer_compare_delta_set>
#ifdef AM_FREERTOS_STIMER_BACKUP
        am_hal_stimer_compare_delta_set(1, ulTimerCountsForOneTick+1);
    f084:	4b07      	ldr	r3, [pc, #28]	@ (f0a4 <vPortSuppressTicksAndSleep+0x104>)
    f086:	681b      	ldr	r3, [r3, #0]
    f088:	3301      	adds	r3, #1
    f08a:	4619      	mov	r1, r3
    f08c:	2001      	movs	r0, #1
    f08e:	f002 f9b9 	bl	11404 <am_hal_stimer_compare_delta_set>

        am_hal_ctimer_start(configCTIMER_NUM, AM_HAL_CTIMER_BOTH);
#endif
		/* Re-enable interrupts - see comments above the cpsid instruction()
		above. */
		__asm volatile( "cpsie i" );
    f092:	b662      	cpsie	i

	}
}
    f094:	bf00      	nop
    f096:	bf00      	nop
    f098:	b009      	add	sp, #36	@ 0x24
    f09a:	f85d fb04 	ldr.w	pc, [sp], #4
    f09e:	bf00      	nop
    f0a0:	10011860 	.word	0x10011860
    f0a4:	1001185c 	.word	0x1001185c
    f0a8:	10011850 	.word	0x10011850

0000f0ac <xPortStimerTickHandler>:
//
//
//*****************************************************************************
void
xPortStimerTickHandler(uint32_t delta)
{
    f0ac:	b500      	push	{lr}
    f0ae:	b08b      	sub	sp, #44	@ 0x2c
    f0b0:	9001      	str	r0, [sp, #4]
    uint32_t remainder = 0;
    f0b2:	2300      	movs	r3, #0
    f0b4:	9307      	str	r3, [sp, #28]
    uint32_t curSTimer;
    uint32_t timerCounts;
    uint32_t numTicksElapsed;
    BaseType_t ctxtSwitchReqd = pdFALSE;
    f0b6:	2300      	movs	r3, #0
    f0b8:	9308      	str	r3, [sp, #32]

    curSTimer = am_hal_stimer_counter_get();
    f0ba:	f002 f993 	bl	113e4 <am_hal_stimer_counter_get>
    f0be:	9006      	str	r0, [sp, #24]
    //
    // Configure the STIMER->COMPARE_0
    //
    am_hal_stimer_compare_delta_set(0, (ulTimerCountsForOneTick-delta));
    f0c0:	4b2a      	ldr	r3, [pc, #168]	@ (f16c <xPortStimerTickHandler+0xc0>)
    f0c2:	681a      	ldr	r2, [r3, #0]
    f0c4:	9b01      	ldr	r3, [sp, #4]
    f0c6:	1ad3      	subs	r3, r2, r3
    f0c8:	4619      	mov	r1, r3
    f0ca:	2000      	movs	r0, #0
    f0cc:	f002 f99a 	bl	11404 <am_hal_stimer_compare_delta_set>
#ifdef AM_FREERTOS_STIMER_BACKUP
    am_hal_stimer_compare_delta_set(1, (ulTimerCountsForOneTick-delta+1));
    f0d0:	4b26      	ldr	r3, [pc, #152]	@ (f16c <xPortStimerTickHandler+0xc0>)
    f0d2:	681a      	ldr	r2, [r3, #0]
    f0d4:	9b01      	ldr	r3, [sp, #4]
    f0d6:	1ad3      	subs	r3, r2, r3
    f0d8:	3301      	adds	r3, #1
    f0da:	4619      	mov	r1, r3
    f0dc:	2001      	movs	r0, #1
    f0de:	f002 f991 	bl	11404 <am_hal_stimer_compare_delta_set>
#endif

    timerCounts = curSTimer - g_lastSTimerVal;
    f0e2:	4b23      	ldr	r3, [pc, #140]	@ (f170 <xPortStimerTickHandler+0xc4>)
    f0e4:	681b      	ldr	r3, [r3, #0]
    f0e6:	9a06      	ldr	r2, [sp, #24]
    f0e8:	1ad3      	subs	r3, r2, r3
    f0ea:	9305      	str	r3, [sp, #20]
    numTicksElapsed = timerCounts/ulTimerCountsForOneTick;
    f0ec:	4b1f      	ldr	r3, [pc, #124]	@ (f16c <xPortStimerTickHandler+0xc0>)
    f0ee:	681b      	ldr	r3, [r3, #0]
    f0f0:	9a05      	ldr	r2, [sp, #20]
    f0f2:	fbb2 f3f3 	udiv	r3, r2, r3
    f0f6:	9309      	str	r3, [sp, #36]	@ 0x24
    remainder = timerCounts % ulTimerCountsForOneTick;
    f0f8:	4b1c      	ldr	r3, [pc, #112]	@ (f16c <xPortStimerTickHandler+0xc0>)
    f0fa:	681a      	ldr	r2, [r3, #0]
    f0fc:	9b05      	ldr	r3, [sp, #20]
    f0fe:	fbb3 f1f2 	udiv	r1, r3, r2
    f102:	fb01 f202 	mul.w	r2, r1, r2
    f106:	1a9b      	subs	r3, r3, r2
    f108:	9307      	str	r3, [sp, #28]
    g_lastSTimerVal = curSTimer - remainder;
    f10a:	9a06      	ldr	r2, [sp, #24]
    f10c:	9b07      	ldr	r3, [sp, #28]
    f10e:	1ad3      	subs	r3, r2, r3
    f110:	4a17      	ldr	r2, [pc, #92]	@ (f170 <xPortStimerTickHandler+0xc4>)
    f112:	6013      	str	r3, [r2, #0]
	__asm volatile
    f114:	f3ef 8211 	mrs	r2, BASEPRI
    f118:	f04f 0380 	mov.w	r3, #128	@ 0x80
    f11c:	f383 8811 	msr	BASEPRI, r3
    f120:	f3bf 8f6f 	isb	sy
    f124:	f3bf 8f4f 	dsb	sy
    f128:	9204      	str	r2, [sp, #16]
    f12a:	9303      	str	r3, [sp, #12]
        //
        // Increment RTOS tick
        // Allowing for need to increment the tick more than one... to avoid accumulation of
        // error in case of interrupt latencies
        //
        while (numTicksElapsed--)
    f12c:	e008      	b.n	f140 <xPortStimerTickHandler+0x94>
        {
            ctxtSwitchReqd = (( xTaskIncrementTick() != pdFALSE ) ? pdTRUE : ctxtSwitchReqd);
    f12e:	f7ff f8c9 	bl	e2c4 <xTaskIncrementTick>
    f132:	4603      	mov	r3, r0
    f134:	2b00      	cmp	r3, #0
    f136:	d101      	bne.n	f13c <xPortStimerTickHandler+0x90>
    f138:	9b08      	ldr	r3, [sp, #32]
    f13a:	e000      	b.n	f13e <xPortStimerTickHandler+0x92>
    f13c:	2301      	movs	r3, #1
    f13e:	9308      	str	r3, [sp, #32]
        while (numTicksElapsed--)
    f140:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    f142:	1e5a      	subs	r2, r3, #1
    f144:	9209      	str	r2, [sp, #36]	@ 0x24
    f146:	2b00      	cmp	r3, #0
    f148:	d1f1      	bne.n	f12e <xPortStimerTickHandler+0x82>
        }
        if ( ctxtSwitchReqd != pdFALSE )
    f14a:	9b08      	ldr	r3, [sp, #32]
    f14c:	2b00      	cmp	r3, #0
    f14e:	d003      	beq.n	f158 <xPortStimerTickHandler+0xac>
            //
            // A context switch is required.  Context switching is
            // performed in the PendSV interrupt. Pend the PendSV
            // interrupt.
            //
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
    f150:	4b08      	ldr	r3, [pc, #32]	@ (f174 <xPortStimerTickHandler+0xc8>)
    f152:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    f156:	601a      	str	r2, [r3, #0]
    f158:	2300      	movs	r3, #0
    f15a:	9302      	str	r3, [sp, #8]
	__asm volatile
    f15c:	9b02      	ldr	r3, [sp, #8]
    f15e:	f383 8811 	msr	BASEPRI, r3
}
    f162:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR(0);
}
    f164:	bf00      	nop
    f166:	b00b      	add	sp, #44	@ 0x2c
    f168:	f85d fb04 	ldr.w	pc, [sp], #4
    f16c:	1001185c 	.word	0x1001185c
    f170:	10011850 	.word	0x10011850
    f174:	e000ed04 	.word	0xe000ed04

0000f178 <am_stimer_cmpr0_isr>:
// Interrupt handler for the STIMER module Compare 0.
//
//*****************************************************************************
void
am_stimer_cmpr0_isr(void)
{
    f178:	b500      	push	{lr}
    f17a:	b083      	sub	sp, #12

    //
    // Check the timer interrupt status.
    //
    uint32_t ui32Status = am_hal_stimer_int_status_get(false);
    f17c:	2000      	movs	r0, #0
    f17e:	f002 f9a3 	bl	114c8 <am_hal_stimer_int_status_get>
    f182:	9001      	str	r0, [sp, #4]
    if (ui32Status & AM_HAL_STIMER_INT_COMPAREA)
    f184:	9b01      	ldr	r3, [sp, #4]
    f186:	f003 0301 	and.w	r3, r3, #1
    f18a:	2b00      	cmp	r3, #0
    f18c:	d005      	beq.n	f19a <am_stimer_cmpr0_isr+0x22>
    {
        am_hal_stimer_int_clear(AM_HAL_STIMER_INT_COMPAREA);
    f18e:	2001      	movs	r0, #1
    f190:	f002 f994 	bl	114bc <am_hal_stimer_int_clear>

        //
        // Run handlers for the various possible timer events.
        //
        xPortStimerTickHandler(0);
    f194:	2000      	movs	r0, #0
    f196:	f7ff ff89 	bl	f0ac <xPortStimerTickHandler>
    }
}
    f19a:	bf00      	nop
    f19c:	b003      	add	sp, #12
    f19e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0000f1a4 <am_stimer_cmpr1_isr>:
// Interrupt handler for the STIMER module Compare 0.
//
//*****************************************************************************
void
am_stimer_cmpr1_isr(void)
{
    f1a4:	b500      	push	{lr}
    f1a6:	b083      	sub	sp, #12

    //
    // Check the timer interrupt status.
    //
    uint32_t ui32Status = am_hal_stimer_int_status_get(false);
    f1a8:	2000      	movs	r0, #0
    f1aa:	f002 f98d 	bl	114c8 <am_hal_stimer_int_status_get>
    f1ae:	9001      	str	r0, [sp, #4]
    if (ui32Status & AM_HAL_STIMER_INT_COMPAREB)
    f1b0:	9b01      	ldr	r3, [sp, #4]
    f1b2:	f003 0302 	and.w	r3, r3, #2
    f1b6:	2b00      	cmp	r3, #0
    f1b8:	d00a      	beq.n	f1d0 <am_stimer_cmpr1_isr+0x2c>
    {
        am_hal_stimer_int_clear(AM_HAL_STIMER_INT_COMPAREB);
    f1ba:	2002      	movs	r0, #2
    f1bc:	f002 f97e 	bl	114bc <am_hal_stimer_int_clear>
        gNumCmpB++;
    f1c0:	4b05      	ldr	r3, [pc, #20]	@ (f1d8 <am_stimer_cmpr1_isr+0x34>)
    f1c2:	681b      	ldr	r3, [r3, #0]
    f1c4:	3301      	adds	r3, #1
    f1c6:	4a04      	ldr	r2, [pc, #16]	@ (f1d8 <am_stimer_cmpr1_isr+0x34>)
    f1c8:	6013      	str	r3, [r2, #0]
        //
        // Run handlers for the various possible timer events.
        //
        xPortStimerTickHandler(1);
    f1ca:	2001      	movs	r0, #1
    f1cc:	f7ff ff6e 	bl	f0ac <xPortStimerTickHandler>
    }
}
    f1d0:	bf00      	nop
    f1d2:	b003      	add	sp, #12
    f1d4:	f85d fb04 	ldr.w	pc, [sp], #4
    f1d8:	10011864 	.word	0x10011864

0000f1dc <vPortSetupTimerInterrupt>:

#endif // AM_FREERTOS_USE_STIMER_FOR_TICK


void vPortSetupTimerInterrupt( void )
{
    f1dc:	b500      	push	{lr}
    f1de:	b083      	sub	sp, #12
        	ulTimerCountsForOneTick = (375000 /configTICK_RATE_HZ) ; //( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
		}
		else
#endif
		{
        	ulTimerCountsForOneTick = (configSTIMER_CLOCK_HZ /configTICK_RATE_HZ) ; //( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
    f1e0:	4b22      	ldr	r3, [pc, #136]	@ (f26c <vPortSetupTimerInterrupt+0x90>)
    f1e2:	2220      	movs	r2, #32
    f1e4:	601a      	str	r2, [r3, #0]
		}
#ifdef AM_FREERTOS_STIMER_BACKUP
        xMaximumPossibleSuppressedTicks = portMAX_32_BIT_NUMBER / ulTimerCountsForOneTick - 1;
    f1e6:	4b21      	ldr	r3, [pc, #132]	@ (f26c <vPortSetupTimerInterrupt+0x90>)
    f1e8:	681b      	ldr	r3, [r3, #0]
    f1ea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
    f1ee:	fbb2 f3f3 	udiv	r3, r2, r3
    f1f2:	3b01      	subs	r3, #1
    f1f4:	4a1e      	ldr	r2, [pc, #120]	@ (f270 <vPortSetupTimerInterrupt+0x94>)
    f1f6:	6013      	str	r3, [r2, #0]
    #endif /* configUSE_TICKLESS_IDLE */
    //
    //
    //
#ifdef AM_FREERTOS_STIMER_BACKUP
    am_hal_stimer_int_enable(AM_HAL_STIMER_INT_COMPAREA | AM_HAL_STIMER_INT_COMPAREB);
    f1f8:	2003      	movs	r0, #3
    f1fa:	f002 f955 	bl	114a8 <am_hal_stimer_int_enable>
    //
    // Enable the timer interrupt in the NVIC, making sure to use the
    // appropriate priority level.
    //
#if AM_CMSIS_REGS
    NVIC_SetPriority(STIMER_CMPR0_IRQn, NVIC_configKERNEL_INTERRUPT_PRIORITY);
    f1fe:	2107      	movs	r1, #7
    f200:	2017      	movs	r0, #23
    f202:	f7ff fd07 	bl	ec14 <__NVIC_SetPriority>
    NVIC_EnableIRQ(STIMER_CMPR0_IRQn);
    f206:	2017      	movs	r0, #23
    f208:	f7ff fcea 	bl	ebe0 <__NVIC_EnableIRQ>
    am_hal_interrupt_priority_set(AM_HAL_INTERRUPT_STIMER_CMPR0, configKERNEL_INTERRUPT_PRIORITY);
    am_hal_interrupt_enable(AM_HAL_INTERRUPT_STIMER_CMPR0);
#endif // AM_CMSIS_REGS
#ifdef AM_FREERTOS_STIMER_BACKUP
#if AM_CMSIS_REGS
    NVIC_SetPriority(STIMER_CMPR1_IRQn, NVIC_configKERNEL_INTERRUPT_PRIORITY);
    f20c:	2107      	movs	r1, #7
    f20e:	2018      	movs	r0, #24
    f210:	f7ff fd00 	bl	ec14 <__NVIC_SetPriority>
    NVIC_EnableIRQ(STIMER_CMPR1_IRQn);
    f214:	2018      	movs	r0, #24
    f216:	f7ff fce3 	bl	ebe0 <__NVIC_EnableIRQ>
#endif // AM_CMSIS_REGS
#endif
    //
    // Configure the STIMER
    //
    oldCfg = am_hal_stimer_config(AM_HAL_STIMER_CFG_FREEZE);
    f21a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
    f21e:	f002 f8d7 	bl	113d0 <am_hal_stimer_config>
    f222:	9001      	str	r0, [sp, #4]
    g_lastSTimerVal = am_hal_stimer_counter_get();
    f224:	f002 f8de 	bl	113e4 <am_hal_stimer_counter_get>
    f228:	4603      	mov	r3, r0
    f22a:	4a12      	ldr	r2, [pc, #72]	@ (f274 <vPortSetupTimerInterrupt+0x98>)
    f22c:	6013      	str	r3, [r2, #0]
    am_hal_stimer_compare_delta_set(0, ulTimerCountsForOneTick);
    f22e:	4b0f      	ldr	r3, [pc, #60]	@ (f26c <vPortSetupTimerInterrupt+0x90>)
    f230:	681b      	ldr	r3, [r3, #0]
    f232:	4619      	mov	r1, r3
    f234:	2000      	movs	r0, #0
    f236:	f002 f8e5 	bl	11404 <am_hal_stimer_compare_delta_set>
		stimer_src = AM_HAL_STIMER_HFRC_375KHZ;
	}
	else
#endif
	{
		stimer_src = configSTIMER_CLOCK;
    f23a:	2303      	movs	r3, #3
    f23c:	9300      	str	r3, [sp, #0]
	}
#ifdef AM_FREERTOS_STIMER_BACKUP
    am_hal_stimer_compare_delta_set(1, ulTimerCountsForOneTick+1);
    f23e:	4b0b      	ldr	r3, [pc, #44]	@ (f26c <vPortSetupTimerInterrupt+0x90>)
    f240:	681b      	ldr	r3, [r3, #0]
    f242:	3301      	adds	r3, #1
    f244:	4619      	mov	r1, r3
    f246:	2001      	movs	r0, #1
    f248:	f002 f8dc 	bl	11404 <am_hal_stimer_compare_delta_set>
#if AM_CMSIS_REGS
    am_hal_stimer_config((oldCfg & ~(AM_HAL_STIMER_CFG_FREEZE | CTIMER_STCFG_CLKSEL_Msk)) | stimer_src | AM_HAL_STIMER_CFG_COMPARE_A_ENABLE | AM_HAL_STIMER_CFG_COMPARE_B_ENABLE);
    f24c:	9b01      	ldr	r3, [sp, #4]
    f24e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
    f252:	f023 030f 	bic.w	r3, r3, #15
    f256:	9a00      	ldr	r2, [sp, #0]
    f258:	4313      	orrs	r3, r2
    f25a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
    f25e:	4618      	mov	r0, r3
    f260:	f002 f8b6 	bl	113d0 <am_hal_stimer_config>
    //
    am_hal_ctimer_start(configCTIMER_NUM, AM_HAL_CTIMER_BOTH);


#endif // AM_FREERTOS_USE_STIMER_FOR_TICK
}
    f264:	bf00      	nop
    f266:	b003      	add	sp, #12
    f268:	f85d fb04 	ldr.w	pc, [sp], #4
    f26c:	1001185c 	.word	0x1001185c
    f270:	10011860 	.word	0x10011860
    f274:	10011850 	.word	0x10011850

0000f278 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    f278:	b082      	sub	sp, #8
    f27a:	9001      	str	r0, [sp, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    f27c:	9b01      	ldr	r3, [sp, #4]
    f27e:	f103 0208 	add.w	r2, r3, #8
    f282:	9b01      	ldr	r3, [sp, #4]
    f284:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
    f286:	9b01      	ldr	r3, [sp, #4]
    f288:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
    f28c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    f28e:	9b01      	ldr	r3, [sp, #4]
    f290:	f103 0208 	add.w	r2, r3, #8
    f294:	9b01      	ldr	r3, [sp, #4]
    f296:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    f298:	9b01      	ldr	r3, [sp, #4]
    f29a:	f103 0208 	add.w	r2, r3, #8
    f29e:	9b01      	ldr	r3, [sp, #4]
    f2a0:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    f2a2:	9b01      	ldr	r3, [sp, #4]
    f2a4:	2200      	movs	r2, #0
    f2a6:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    f2a8:	bf00      	nop
    f2aa:	b002      	add	sp, #8
    f2ac:	4770      	bx	lr

0000f2ae <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    f2ae:	b082      	sub	sp, #8
    f2b0:	9001      	str	r0, [sp, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
    f2b2:	9b01      	ldr	r3, [sp, #4]
    f2b4:	2200      	movs	r2, #0
    f2b6:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    f2b8:	bf00      	nop
    f2ba:	b002      	add	sp, #8
    f2bc:	4770      	bx	lr

0000f2be <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
    f2be:	b084      	sub	sp, #16
    f2c0:	9001      	str	r0, [sp, #4]
    f2c2:	9100      	str	r1, [sp, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
    f2c4:	9b01      	ldr	r3, [sp, #4]
    f2c6:	685b      	ldr	r3, [r3, #4]
    f2c8:	9303      	str	r3, [sp, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
    f2ca:	9b00      	ldr	r3, [sp, #0]
    f2cc:	9a03      	ldr	r2, [sp, #12]
    f2ce:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    f2d0:	9b03      	ldr	r3, [sp, #12]
    f2d2:	689a      	ldr	r2, [r3, #8]
    f2d4:	9b00      	ldr	r3, [sp, #0]
    f2d6:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
    f2d8:	9b03      	ldr	r3, [sp, #12]
    f2da:	689b      	ldr	r3, [r3, #8]
    f2dc:	9a00      	ldr	r2, [sp, #0]
    f2de:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
    f2e0:	9b03      	ldr	r3, [sp, #12]
    f2e2:	9a00      	ldr	r2, [sp, #0]
    f2e4:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
    f2e6:	9b00      	ldr	r3, [sp, #0]
    f2e8:	9a01      	ldr	r2, [sp, #4]
    f2ea:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
    f2ec:	9b01      	ldr	r3, [sp, #4]
    f2ee:	681b      	ldr	r3, [r3, #0]
    f2f0:	1c5a      	adds	r2, r3, #1
    f2f2:	9b01      	ldr	r3, [sp, #4]
    f2f4:	601a      	str	r2, [r3, #0]
}
    f2f6:	bf00      	nop
    f2f8:	b004      	add	sp, #16
    f2fa:	4770      	bx	lr

0000f2fc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
    f2fc:	b084      	sub	sp, #16
    f2fe:	9001      	str	r0, [sp, #4]
    f300:	9100      	str	r1, [sp, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    f302:	9b00      	ldr	r3, [sp, #0]
    f304:	681b      	ldr	r3, [r3, #0]
    f306:	9302      	str	r3, [sp, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
    f308:	9b02      	ldr	r3, [sp, #8]
    f30a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
    f30e:	d103      	bne.n	f318 <vListInsert+0x1c>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
    f310:	9b01      	ldr	r3, [sp, #4]
    f312:	691b      	ldr	r3, [r3, #16]
    f314:	9303      	str	r3, [sp, #12]
    f316:	e00c      	b.n	f332 <vListInsert+0x36>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
    f318:	9b01      	ldr	r3, [sp, #4]
    f31a:	3308      	adds	r3, #8
    f31c:	9303      	str	r3, [sp, #12]
    f31e:	e002      	b.n	f326 <vListInsert+0x2a>
    f320:	9b03      	ldr	r3, [sp, #12]
    f322:	685b      	ldr	r3, [r3, #4]
    f324:	9303      	str	r3, [sp, #12]
    f326:	9b03      	ldr	r3, [sp, #12]
    f328:	685b      	ldr	r3, [r3, #4]
    f32a:	681b      	ldr	r3, [r3, #0]
    f32c:	9a02      	ldr	r2, [sp, #8]
    f32e:	429a      	cmp	r2, r3
    f330:	d2f6      	bcs.n	f320 <vListInsert+0x24>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
    f332:	9b03      	ldr	r3, [sp, #12]
    f334:	685a      	ldr	r2, [r3, #4]
    f336:	9b00      	ldr	r3, [sp, #0]
    f338:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    f33a:	9b00      	ldr	r3, [sp, #0]
    f33c:	685b      	ldr	r3, [r3, #4]
    f33e:	9a00      	ldr	r2, [sp, #0]
    f340:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
    f342:	9b00      	ldr	r3, [sp, #0]
    f344:	9a03      	ldr	r2, [sp, #12]
    f346:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
    f348:	9b03      	ldr	r3, [sp, #12]
    f34a:	9a00      	ldr	r2, [sp, #0]
    f34c:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
    f34e:	9b00      	ldr	r3, [sp, #0]
    f350:	9a01      	ldr	r2, [sp, #4]
    f352:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
    f354:	9b01      	ldr	r3, [sp, #4]
    f356:	681b      	ldr	r3, [r3, #0]
    f358:	1c5a      	adds	r2, r3, #1
    f35a:	9b01      	ldr	r3, [sp, #4]
    f35c:	601a      	str	r2, [r3, #0]
}
    f35e:	bf00      	nop
    f360:	b004      	add	sp, #16
    f362:	4770      	bx	lr

0000f364 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    f364:	b084      	sub	sp, #16
    f366:	9001      	str	r0, [sp, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
    f368:	9b01      	ldr	r3, [sp, #4]
    f36a:	691b      	ldr	r3, [r3, #16]
    f36c:	9303      	str	r3, [sp, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    f36e:	9b01      	ldr	r3, [sp, #4]
    f370:	685b      	ldr	r3, [r3, #4]
    f372:	9a01      	ldr	r2, [sp, #4]
    f374:	6892      	ldr	r2, [r2, #8]
    f376:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    f378:	9b01      	ldr	r3, [sp, #4]
    f37a:	689b      	ldr	r3, [r3, #8]
    f37c:	9a01      	ldr	r2, [sp, #4]
    f37e:	6852      	ldr	r2, [r2, #4]
    f380:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
    f382:	9b03      	ldr	r3, [sp, #12]
    f384:	685b      	ldr	r3, [r3, #4]
    f386:	9a01      	ldr	r2, [sp, #4]
    f388:	429a      	cmp	r2, r3
    f38a:	d103      	bne.n	f394 <uxListRemove+0x30>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
    f38c:	9b01      	ldr	r3, [sp, #4]
    f38e:	689a      	ldr	r2, [r3, #8]
    f390:	9b03      	ldr	r3, [sp, #12]
    f392:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
    f394:	9b01      	ldr	r3, [sp, #4]
    f396:	2200      	movs	r2, #0
    f398:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
    f39a:	9b03      	ldr	r3, [sp, #12]
    f39c:	681b      	ldr	r3, [r3, #0]
    f39e:	1e5a      	subs	r2, r3, #1
    f3a0:	9b03      	ldr	r3, [sp, #12]
    f3a2:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
    f3a4:	9b03      	ldr	r3, [sp, #12]
    f3a6:	681b      	ldr	r3, [r3, #0]
}
    f3a8:	4618      	mov	r0, r3
    f3aa:	b004      	add	sp, #16
    f3ac:	4770      	bx	lr
	...

0000f3b0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
    f3b0:	b500      	push	{lr}
    f3b2:	b089      	sub	sp, #36	@ 0x24
    f3b4:	9001      	str	r0, [sp, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
    f3b6:	2300      	movs	r3, #0
    f3b8:	9305      	str	r3, [sp, #20]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
    f3ba:	f7fe fe0d 	bl	dfd8 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
    f3be:	4b4d      	ldr	r3, [pc, #308]	@ (f4f4 <pvPortMalloc+0x144>)
    f3c0:	681b      	ldr	r3, [r3, #0]
    f3c2:	2b00      	cmp	r3, #0
    f3c4:	d101      	bne.n	f3ca <pvPortMalloc+0x1a>
        {
            prvHeapInit();
    f3c6:	f000 f8e3 	bl	f590 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
    f3ca:	9b01      	ldr	r3, [sp, #4]
    f3cc:	2b00      	cmp	r3, #0
    f3ce:	d012      	beq.n	f3f6 <pvPortMalloc+0x46>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
    f3d0:	2208      	movs	r2, #8
    f3d2:	9b01      	ldr	r3, [sp, #4]
    f3d4:	f003 0307 	and.w	r3, r3, #7
    f3d8:	1ad3      	subs	r3, r2, r3
    f3da:	3308      	adds	r3, #8
    f3dc:	9304      	str	r3, [sp, #16]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
    f3de:	9b04      	ldr	r3, [sp, #16]
    f3e0:	43db      	mvns	r3, r3
    f3e2:	9a01      	ldr	r2, [sp, #4]
    f3e4:	429a      	cmp	r2, r3
    f3e6:	d804      	bhi.n	f3f2 <pvPortMalloc+0x42>
            {
                xWantedSize += xAdditionalRequiredSize;
    f3e8:	9a01      	ldr	r2, [sp, #4]
    f3ea:	9b04      	ldr	r3, [sp, #16]
    f3ec:	4413      	add	r3, r2
    f3ee:	9301      	str	r3, [sp, #4]
    f3f0:	e001      	b.n	f3f6 <pvPortMalloc+0x46>
            }
            else
            {
                xWantedSize = 0;
    f3f2:	2300      	movs	r3, #0
    f3f4:	9301      	str	r3, [sp, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
    f3f6:	9b01      	ldr	r3, [sp, #4]
    f3f8:	2b00      	cmp	r3, #0
    f3fa:	db67      	blt.n	f4cc <pvPortMalloc+0x11c>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
    f3fc:	9b01      	ldr	r3, [sp, #4]
    f3fe:	2b00      	cmp	r3, #0
    f400:	d064      	beq.n	f4cc <pvPortMalloc+0x11c>
    f402:	4b3d      	ldr	r3, [pc, #244]	@ (f4f8 <pvPortMalloc+0x148>)
    f404:	681b      	ldr	r3, [r3, #0]
    f406:	9a01      	ldr	r2, [sp, #4]
    f408:	429a      	cmp	r2, r3
    f40a:	d85f      	bhi.n	f4cc <pvPortMalloc+0x11c>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
    f40c:	4b3b      	ldr	r3, [pc, #236]	@ (f4fc <pvPortMalloc+0x14c>)
    f40e:	9306      	str	r3, [sp, #24]
                pxBlock = xStart.pxNextFreeBlock;
    f410:	4b3a      	ldr	r3, [pc, #232]	@ (f4fc <pvPortMalloc+0x14c>)
    f412:	681b      	ldr	r3, [r3, #0]
    f414:	9307      	str	r3, [sp, #28]

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    f416:	e004      	b.n	f422 <pvPortMalloc+0x72>
                {
                    pxPreviousBlock = pxBlock;
    f418:	9b07      	ldr	r3, [sp, #28]
    f41a:	9306      	str	r3, [sp, #24]
                    pxBlock = pxBlock->pxNextFreeBlock;
    f41c:	9b07      	ldr	r3, [sp, #28]
    f41e:	681b      	ldr	r3, [r3, #0]
    f420:	9307      	str	r3, [sp, #28]
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    f422:	9b07      	ldr	r3, [sp, #28]
    f424:	685b      	ldr	r3, [r3, #4]
    f426:	9a01      	ldr	r2, [sp, #4]
    f428:	429a      	cmp	r2, r3
    f42a:	d903      	bls.n	f434 <pvPortMalloc+0x84>
    f42c:	9b07      	ldr	r3, [sp, #28]
    f42e:	681b      	ldr	r3, [r3, #0]
    f430:	2b00      	cmp	r3, #0
    f432:	d1f1      	bne.n	f418 <pvPortMalloc+0x68>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
    f434:	4b2f      	ldr	r3, [pc, #188]	@ (f4f4 <pvPortMalloc+0x144>)
    f436:	681b      	ldr	r3, [r3, #0]
    f438:	9a07      	ldr	r2, [sp, #28]
    f43a:	429a      	cmp	r2, r3
    f43c:	d046      	beq.n	f4cc <pvPortMalloc+0x11c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
    f43e:	9b06      	ldr	r3, [sp, #24]
    f440:	681b      	ldr	r3, [r3, #0]
    f442:	2208      	movs	r2, #8
    f444:	4413      	add	r3, r2
    f446:	9305      	str	r3, [sp, #20]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    f448:	9b07      	ldr	r3, [sp, #28]
    f44a:	681a      	ldr	r2, [r3, #0]
    f44c:	9b06      	ldr	r3, [sp, #24]
    f44e:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    f450:	9b07      	ldr	r3, [sp, #28]
    f452:	685a      	ldr	r2, [r3, #4]
    f454:	9b01      	ldr	r3, [sp, #4]
    f456:	1ad2      	subs	r2, r2, r3
    f458:	2308      	movs	r3, #8
    f45a:	005b      	lsls	r3, r3, #1
    f45c:	429a      	cmp	r2, r3
    f45e:	d916      	bls.n	f48e <pvPortMalloc+0xde>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
    f460:	9a07      	ldr	r2, [sp, #28]
    f462:	9b01      	ldr	r3, [sp, #4]
    f464:	4413      	add	r3, r2
    f466:	9303      	str	r3, [sp, #12]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
    f468:	9b03      	ldr	r3, [sp, #12]
    f46a:	f003 0307 	and.w	r3, r3, #7
    f46e:	2b00      	cmp	r3, #0
    f470:	d001      	beq.n	f476 <pvPortMalloc+0xc6>
    f472:	bf00      	nop
    f474:	e7fd      	b.n	f472 <pvPortMalloc+0xc2>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    f476:	9b07      	ldr	r3, [sp, #28]
    f478:	685a      	ldr	r2, [r3, #4]
    f47a:	9b01      	ldr	r3, [sp, #4]
    f47c:	1ad2      	subs	r2, r2, r3
    f47e:	9b03      	ldr	r3, [sp, #12]
    f480:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
    f482:	9b07      	ldr	r3, [sp, #28]
    f484:	9a01      	ldr	r2, [sp, #4]
    f486:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
    f488:	9803      	ldr	r0, [sp, #12]
    f48a:	f000 f8d9 	bl	f640 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
    f48e:	4b1a      	ldr	r3, [pc, #104]	@ (f4f8 <pvPortMalloc+0x148>)
    f490:	681a      	ldr	r2, [r3, #0]
    f492:	9b07      	ldr	r3, [sp, #28]
    f494:	685b      	ldr	r3, [r3, #4]
    f496:	1ad3      	subs	r3, r2, r3
    f498:	4a17      	ldr	r2, [pc, #92]	@ (f4f8 <pvPortMalloc+0x148>)
    f49a:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
    f49c:	4b16      	ldr	r3, [pc, #88]	@ (f4f8 <pvPortMalloc+0x148>)
    f49e:	681a      	ldr	r2, [r3, #0]
    f4a0:	4b17      	ldr	r3, [pc, #92]	@ (f500 <pvPortMalloc+0x150>)
    f4a2:	681b      	ldr	r3, [r3, #0]
    f4a4:	429a      	cmp	r2, r3
    f4a6:	d203      	bcs.n	f4b0 <pvPortMalloc+0x100>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
    f4a8:	4b13      	ldr	r3, [pc, #76]	@ (f4f8 <pvPortMalloc+0x148>)
    f4aa:	681b      	ldr	r3, [r3, #0]
    f4ac:	4a14      	ldr	r2, [pc, #80]	@ (f500 <pvPortMalloc+0x150>)
    f4ae:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
    f4b0:	9b07      	ldr	r3, [sp, #28]
    f4b2:	685b      	ldr	r3, [r3, #4]
    f4b4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
    f4b8:	9b07      	ldr	r3, [sp, #28]
    f4ba:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
    f4bc:	9b07      	ldr	r3, [sp, #28]
    f4be:	2200      	movs	r2, #0
    f4c0:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
    f4c2:	4b10      	ldr	r3, [pc, #64]	@ (f504 <pvPortMalloc+0x154>)
    f4c4:	681b      	ldr	r3, [r3, #0]
    f4c6:	3301      	adds	r3, #1
    f4c8:	4a0e      	ldr	r2, [pc, #56]	@ (f504 <pvPortMalloc+0x154>)
    f4ca:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
    f4cc:	f7fe fdc0 	bl	e050 <xTaskResumeAll>

    #if ( configUSE_MALLOC_FAILED_HOOK == 1 )
    {
        if( pvReturn == NULL )
    f4d0:	9b05      	ldr	r3, [sp, #20]
    f4d2:	2b00      	cmp	r3, #0
    f4d4:	d101      	bne.n	f4da <pvPortMalloc+0x12a>
        {
            vApplicationMallocFailedHook();
    f4d6:	f000 fde7 	bl	100a8 <vApplicationMallocFailedHook>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
    f4da:	9b05      	ldr	r3, [sp, #20]
    f4dc:	f003 0307 	and.w	r3, r3, #7
    f4e0:	2b00      	cmp	r3, #0
    f4e2:	d001      	beq.n	f4e8 <pvPortMalloc+0x138>
    f4e4:	bf00      	nop
    f4e6:	e7fd      	b.n	f4e4 <pvPortMalloc+0x134>
    return pvReturn;
    f4e8:	9b05      	ldr	r3, [sp, #20]
}
    f4ea:	4618      	mov	r0, r3
    f4ec:	b009      	add	sp, #36	@ 0x24
    f4ee:	f85d fb04 	ldr.w	pc, [sp], #4
    f4f2:	bf00      	nop
    f4f4:	10015870 	.word	0x10015870
    f4f8:	10015874 	.word	0x10015874
    f4fc:	10015868 	.word	0x10015868
    f500:	10015878 	.word	0x10015878
    f504:	1001587c 	.word	0x1001587c

0000f508 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
    f508:	b500      	push	{lr}
    f50a:	b085      	sub	sp, #20
    f50c:	9001      	str	r0, [sp, #4]
    uint8_t * puc = ( uint8_t * ) pv;
    f50e:	9b01      	ldr	r3, [sp, #4]
    f510:	9303      	str	r3, [sp, #12]
    BlockLink_t * pxLink;

    if( pv != NULL )
    f512:	9b01      	ldr	r3, [sp, #4]
    f514:	2b00      	cmp	r3, #0
    f516:	d033      	beq.n	f580 <vPortFree+0x78>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
    f518:	2308      	movs	r3, #8
    f51a:	425b      	negs	r3, r3
    f51c:	9a03      	ldr	r2, [sp, #12]
    f51e:	4413      	add	r3, r2
    f520:	9303      	str	r3, [sp, #12]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
    f522:	9b03      	ldr	r3, [sp, #12]
    f524:	9302      	str	r3, [sp, #8]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
    f526:	9b02      	ldr	r3, [sp, #8]
    f528:	685b      	ldr	r3, [r3, #4]
    f52a:	2b00      	cmp	r3, #0
    f52c:	db01      	blt.n	f532 <vPortFree+0x2a>
    f52e:	bf00      	nop
    f530:	e7fd      	b.n	f52e <vPortFree+0x26>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
    f532:	9b02      	ldr	r3, [sp, #8]
    f534:	681b      	ldr	r3, [r3, #0]
    f536:	2b00      	cmp	r3, #0
    f538:	d001      	beq.n	f53e <vPortFree+0x36>
    f53a:	bf00      	nop
    f53c:	e7fd      	b.n	f53a <vPortFree+0x32>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
    f53e:	9b02      	ldr	r3, [sp, #8]
    f540:	685b      	ldr	r3, [r3, #4]
    f542:	2b00      	cmp	r3, #0
    f544:	da1c      	bge.n	f580 <vPortFree+0x78>
        {
            if( pxLink->pxNextFreeBlock == NULL )
    f546:	9b02      	ldr	r3, [sp, #8]
    f548:	681b      	ldr	r3, [r3, #0]
    f54a:	2b00      	cmp	r3, #0
    f54c:	d118      	bne.n	f580 <vPortFree+0x78>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
    f54e:	9b02      	ldr	r3, [sp, #8]
    f550:	685b      	ldr	r3, [r3, #4]
    f552:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
    f556:	9b02      	ldr	r3, [sp, #8]
    f558:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
    f55a:	f7fe fd3d 	bl	dfd8 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
    f55e:	9b02      	ldr	r3, [sp, #8]
    f560:	685a      	ldr	r2, [r3, #4]
    f562:	4b09      	ldr	r3, [pc, #36]	@ (f588 <vPortFree+0x80>)
    f564:	681b      	ldr	r3, [r3, #0]
    f566:	4413      	add	r3, r2
    f568:	4a07      	ldr	r2, [pc, #28]	@ (f588 <vPortFree+0x80>)
    f56a:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
    f56c:	9802      	ldr	r0, [sp, #8]
    f56e:	f000 f867 	bl	f640 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
    f572:	4b06      	ldr	r3, [pc, #24]	@ (f58c <vPortFree+0x84>)
    f574:	681b      	ldr	r3, [r3, #0]
    f576:	3301      	adds	r3, #1
    f578:	4a04      	ldr	r2, [pc, #16]	@ (f58c <vPortFree+0x84>)
    f57a:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
    f57c:	f7fe fd68 	bl	e050 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
    f580:	bf00      	nop
    f582:	b005      	add	sp, #20
    f584:	f85d fb04 	ldr.w	pc, [sp], #4
    f588:	10015874 	.word	0x10015874
    f58c:	10015880 	.word	0x10015880

0000f590 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
    f590:	b084      	sub	sp, #16
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
    f592:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
    f596:	9302      	str	r3, [sp, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
    f598:	4b24      	ldr	r3, [pc, #144]	@ (f62c <prvHeapInit+0x9c>)
    f59a:	9303      	str	r3, [sp, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
    f59c:	9b03      	ldr	r3, [sp, #12]
    f59e:	f003 0307 	and.w	r3, r3, #7
    f5a2:	2b00      	cmp	r3, #0
    f5a4:	d00c      	beq.n	f5c0 <prvHeapInit+0x30>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
    f5a6:	9b03      	ldr	r3, [sp, #12]
    f5a8:	3307      	adds	r3, #7
    f5aa:	9303      	str	r3, [sp, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
    f5ac:	9b03      	ldr	r3, [sp, #12]
    f5ae:	f023 0307 	bic.w	r3, r3, #7
    f5b2:	9303      	str	r3, [sp, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
    f5b4:	9a02      	ldr	r2, [sp, #8]
    f5b6:	9b03      	ldr	r3, [sp, #12]
    f5b8:	1ad3      	subs	r3, r2, r3
    f5ba:	4a1c      	ldr	r2, [pc, #112]	@ (f62c <prvHeapInit+0x9c>)
    f5bc:	4413      	add	r3, r2
    f5be:	9302      	str	r3, [sp, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
    f5c0:	9b03      	ldr	r3, [sp, #12]
    f5c2:	9301      	str	r3, [sp, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
    f5c4:	4a1a      	ldr	r2, [pc, #104]	@ (f630 <prvHeapInit+0xa0>)
    f5c6:	9b01      	ldr	r3, [sp, #4]
    f5c8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
    f5ca:	4b19      	ldr	r3, [pc, #100]	@ (f630 <prvHeapInit+0xa0>)
    f5cc:	2200      	movs	r2, #0
    f5ce:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
    f5d0:	9b01      	ldr	r3, [sp, #4]
    f5d2:	9a02      	ldr	r2, [sp, #8]
    f5d4:	4413      	add	r3, r2
    f5d6:	9303      	str	r3, [sp, #12]
    uxAddress -= xHeapStructSize;
    f5d8:	2208      	movs	r2, #8
    f5da:	9b03      	ldr	r3, [sp, #12]
    f5dc:	1a9b      	subs	r3, r3, r2
    f5de:	9303      	str	r3, [sp, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
    f5e0:	9b03      	ldr	r3, [sp, #12]
    f5e2:	f023 0307 	bic.w	r3, r3, #7
    f5e6:	9303      	str	r3, [sp, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
    f5e8:	9b03      	ldr	r3, [sp, #12]
    f5ea:	4a12      	ldr	r2, [pc, #72]	@ (f634 <prvHeapInit+0xa4>)
    f5ec:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
    f5ee:	4b11      	ldr	r3, [pc, #68]	@ (f634 <prvHeapInit+0xa4>)
    f5f0:	681b      	ldr	r3, [r3, #0]
    f5f2:	2200      	movs	r2, #0
    f5f4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
    f5f6:	4b0f      	ldr	r3, [pc, #60]	@ (f634 <prvHeapInit+0xa4>)
    f5f8:	681b      	ldr	r3, [r3, #0]
    f5fa:	2200      	movs	r2, #0
    f5fc:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
    f5fe:	9b01      	ldr	r3, [sp, #4]
    f600:	9300      	str	r3, [sp, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
    f602:	9b00      	ldr	r3, [sp, #0]
    f604:	9a03      	ldr	r2, [sp, #12]
    f606:	1ad2      	subs	r2, r2, r3
    f608:	9b00      	ldr	r3, [sp, #0]
    f60a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    f60c:	4b09      	ldr	r3, [pc, #36]	@ (f634 <prvHeapInit+0xa4>)
    f60e:	681a      	ldr	r2, [r3, #0]
    f610:	9b00      	ldr	r3, [sp, #0]
    f612:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
    f614:	9b00      	ldr	r3, [sp, #0]
    f616:	685b      	ldr	r3, [r3, #4]
    f618:	4a07      	ldr	r2, [pc, #28]	@ (f638 <prvHeapInit+0xa8>)
    f61a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
    f61c:	9b00      	ldr	r3, [sp, #0]
    f61e:	685b      	ldr	r3, [r3, #4]
    f620:	4a06      	ldr	r2, [pc, #24]	@ (f63c <prvHeapInit+0xac>)
    f622:	6013      	str	r3, [r2, #0]
}
    f624:	bf00      	nop
    f626:	b004      	add	sp, #16
    f628:	4770      	bx	lr
    f62a:	bf00      	nop
    f62c:	10011868 	.word	0x10011868
    f630:	10015868 	.word	0x10015868
    f634:	10015870 	.word	0x10015870
    f638:	10015878 	.word	0x10015878
    f63c:	10015874 	.word	0x10015874

0000f640 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
    f640:	b084      	sub	sp, #16
    f642:	9001      	str	r0, [sp, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    f644:	4b26      	ldr	r3, [pc, #152]	@ (f6e0 <prvInsertBlockIntoFreeList+0xa0>)
    f646:	9303      	str	r3, [sp, #12]
    f648:	e002      	b.n	f650 <prvInsertBlockIntoFreeList+0x10>
    f64a:	9b03      	ldr	r3, [sp, #12]
    f64c:	681b      	ldr	r3, [r3, #0]
    f64e:	9303      	str	r3, [sp, #12]
    f650:	9b03      	ldr	r3, [sp, #12]
    f652:	681b      	ldr	r3, [r3, #0]
    f654:	9a01      	ldr	r2, [sp, #4]
    f656:	429a      	cmp	r2, r3
    f658:	d8f7      	bhi.n	f64a <prvInsertBlockIntoFreeList+0xa>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
    f65a:	9b03      	ldr	r3, [sp, #12]
    f65c:	9302      	str	r3, [sp, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
    f65e:	9b03      	ldr	r3, [sp, #12]
    f660:	685b      	ldr	r3, [r3, #4]
    f662:	9a02      	ldr	r2, [sp, #8]
    f664:	4413      	add	r3, r2
    f666:	9a01      	ldr	r2, [sp, #4]
    f668:	429a      	cmp	r2, r3
    f66a:	d108      	bne.n	f67e <prvInsertBlockIntoFreeList+0x3e>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    f66c:	9b03      	ldr	r3, [sp, #12]
    f66e:	685a      	ldr	r2, [r3, #4]
    f670:	9b01      	ldr	r3, [sp, #4]
    f672:	685b      	ldr	r3, [r3, #4]
    f674:	441a      	add	r2, r3
    f676:	9b03      	ldr	r3, [sp, #12]
    f678:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
    f67a:	9b03      	ldr	r3, [sp, #12]
    f67c:	9301      	str	r3, [sp, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
    f67e:	9b01      	ldr	r3, [sp, #4]
    f680:	9302      	str	r3, [sp, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
    f682:	9b01      	ldr	r3, [sp, #4]
    f684:	685b      	ldr	r3, [r3, #4]
    f686:	9a02      	ldr	r2, [sp, #8]
    f688:	441a      	add	r2, r3
    f68a:	9b03      	ldr	r3, [sp, #12]
    f68c:	681b      	ldr	r3, [r3, #0]
    f68e:	429a      	cmp	r2, r3
    f690:	d118      	bne.n	f6c4 <prvInsertBlockIntoFreeList+0x84>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
    f692:	9b03      	ldr	r3, [sp, #12]
    f694:	681a      	ldr	r2, [r3, #0]
    f696:	4b13      	ldr	r3, [pc, #76]	@ (f6e4 <prvInsertBlockIntoFreeList+0xa4>)
    f698:	681b      	ldr	r3, [r3, #0]
    f69a:	429a      	cmp	r2, r3
    f69c:	d00d      	beq.n	f6ba <prvInsertBlockIntoFreeList+0x7a>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    f69e:	9b01      	ldr	r3, [sp, #4]
    f6a0:	685a      	ldr	r2, [r3, #4]
    f6a2:	9b03      	ldr	r3, [sp, #12]
    f6a4:	681b      	ldr	r3, [r3, #0]
    f6a6:	685b      	ldr	r3, [r3, #4]
    f6a8:	441a      	add	r2, r3
    f6aa:	9b01      	ldr	r3, [sp, #4]
    f6ac:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    f6ae:	9b03      	ldr	r3, [sp, #12]
    f6b0:	681b      	ldr	r3, [r3, #0]
    f6b2:	681a      	ldr	r2, [r3, #0]
    f6b4:	9b01      	ldr	r3, [sp, #4]
    f6b6:	601a      	str	r2, [r3, #0]
    f6b8:	e008      	b.n	f6cc <prvInsertBlockIntoFreeList+0x8c>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
    f6ba:	4b0a      	ldr	r3, [pc, #40]	@ (f6e4 <prvInsertBlockIntoFreeList+0xa4>)
    f6bc:	681a      	ldr	r2, [r3, #0]
    f6be:	9b01      	ldr	r3, [sp, #4]
    f6c0:	601a      	str	r2, [r3, #0]
    f6c2:	e003      	b.n	f6cc <prvInsertBlockIntoFreeList+0x8c>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    f6c4:	9b03      	ldr	r3, [sp, #12]
    f6c6:	681a      	ldr	r2, [r3, #0]
    f6c8:	9b01      	ldr	r3, [sp, #4]
    f6ca:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
    f6cc:	9a03      	ldr	r2, [sp, #12]
    f6ce:	9b01      	ldr	r3, [sp, #4]
    f6d0:	429a      	cmp	r2, r3
    f6d2:	d002      	beq.n	f6da <prvInsertBlockIntoFreeList+0x9a>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
    f6d4:	9b03      	ldr	r3, [sp, #12]
    f6d6:	9a01      	ldr	r2, [sp, #4]
    f6d8:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
    f6da:	bf00      	nop
    f6dc:	b004      	add	sp, #16
    f6de:	4770      	bx	lr
    f6e0:	10015868 	.word	0x10015868
    f6e4:	10015870 	.word	0x10015870

0000f6e8 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
    f6e8:	b500      	push	{lr}
    f6ea:	b085      	sub	sp, #20
    f6ec:	9001      	str	r0, [sp, #4]
    f6ee:	9100      	str	r1, [sp, #0]
    BaseType_t xReturn = pdPASS;
    f6f0:	2301      	movs	r3, #1
    f6f2:	9303      	str	r3, [sp, #12]
    Queue_t * const pxQueue = xQueue;
    f6f4:	9b01      	ldr	r3, [sp, #4]
    f6f6:	9302      	str	r3, [sp, #8]

    configASSERT( pxQueue );
    f6f8:	9b02      	ldr	r3, [sp, #8]
    f6fa:	2b00      	cmp	r3, #0
    f6fc:	d101      	bne.n	f702 <xQueueGenericReset+0x1a>
    f6fe:	bf00      	nop
    f700:	e7fd      	b.n	f6fe <xQueueGenericReset+0x16>

    if( ( pxQueue != NULL ) &&
    f702:	9b02      	ldr	r3, [sp, #8]
    f704:	2b00      	cmp	r3, #0
    f706:	d05d      	beq.n	f7c4 <xQueueGenericReset+0xdc>
        ( pxQueue->uxLength >= 1U ) &&
    f708:	9b02      	ldr	r3, [sp, #8]
    f70a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
    f70c:	2b00      	cmp	r3, #0
    f70e:	d059      	beq.n	f7c4 <xQueueGenericReset+0xdc>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
    f710:	9b02      	ldr	r3, [sp, #8]
    f712:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    f714:	9b02      	ldr	r3, [sp, #8]
    f716:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    f718:	2100      	movs	r1, #0
    f71a:	fba3 2302 	umull	r2, r3, r3, r2
    f71e:	2b00      	cmp	r3, #0
    f720:	d000      	beq.n	f724 <xQueueGenericReset+0x3c>
    f722:	2101      	movs	r1, #1
    f724:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
    f726:	2b00      	cmp	r3, #0
    f728:	d14c      	bne.n	f7c4 <xQueueGenericReset+0xdc>
    {
        taskENTER_CRITICAL();
    f72a:	f7ff fb9b 	bl	ee64 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f72e:	9b02      	ldr	r3, [sp, #8]
    f730:	681a      	ldr	r2, [r3, #0]
    f732:	9b02      	ldr	r3, [sp, #8]
    f734:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    f736:	9902      	ldr	r1, [sp, #8]
    f738:	6c09      	ldr	r1, [r1, #64]	@ 0x40
    f73a:	fb01 f303 	mul.w	r3, r1, r3
    f73e:	441a      	add	r2, r3
    f740:	9b02      	ldr	r3, [sp, #8]
    f742:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    f744:	9b02      	ldr	r3, [sp, #8]
    f746:	2200      	movs	r2, #0
    f748:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
    f74a:	9b02      	ldr	r3, [sp, #8]
    f74c:	681a      	ldr	r2, [r3, #0]
    f74e:	9b02      	ldr	r3, [sp, #8]
    f750:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f752:	9b02      	ldr	r3, [sp, #8]
    f754:	681a      	ldr	r2, [r3, #0]
    f756:	9b02      	ldr	r3, [sp, #8]
    f758:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    f75a:	3b01      	subs	r3, #1
    f75c:	9902      	ldr	r1, [sp, #8]
    f75e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
    f760:	fb01 f303 	mul.w	r3, r1, r3
    f764:	441a      	add	r2, r3
    f766:	9b02      	ldr	r3, [sp, #8]
    f768:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
    f76a:	9b02      	ldr	r3, [sp, #8]
    f76c:	22ff      	movs	r2, #255	@ 0xff
    f76e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
    f772:	9b02      	ldr	r3, [sp, #8]
    f774:	22ff      	movs	r2, #255	@ 0xff
    f776:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
    f77a:	9b00      	ldr	r3, [sp, #0]
    f77c:	2b00      	cmp	r3, #0
    f77e:	d114      	bne.n	f7aa <xQueueGenericReset+0xc2>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    f780:	9b02      	ldr	r3, [sp, #8]
    f782:	691b      	ldr	r3, [r3, #16]
    f784:	2b00      	cmp	r3, #0
    f786:	d01a      	beq.n	f7be <xQueueGenericReset+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    f788:	9b02      	ldr	r3, [sp, #8]
    f78a:	3310      	adds	r3, #16
    f78c:	4618      	mov	r0, r3
    f78e:	f7fe ff67 	bl	e660 <xTaskRemoveFromEventList>
    f792:	4603      	mov	r3, r0
    f794:	2b00      	cmp	r3, #0
    f796:	d012      	beq.n	f7be <xQueueGenericReset+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
    f798:	4b10      	ldr	r3, [pc, #64]	@ (f7dc <xQueueGenericReset+0xf4>)
    f79a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    f79e:	601a      	str	r2, [r3, #0]
    f7a0:	f3bf 8f4f 	dsb	sy
    f7a4:	f3bf 8f6f 	isb	sy
    f7a8:	e009      	b.n	f7be <xQueueGenericReset+0xd6>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    f7aa:	9b02      	ldr	r3, [sp, #8]
    f7ac:	3310      	adds	r3, #16
    f7ae:	4618      	mov	r0, r3
    f7b0:	f7ff fd62 	bl	f278 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    f7b4:	9b02      	ldr	r3, [sp, #8]
    f7b6:	3324      	adds	r3, #36	@ 0x24
    f7b8:	4618      	mov	r0, r3
    f7ba:	f7ff fd5d 	bl	f278 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
    f7be:	f7ff fb73 	bl	eea8 <vPortExitCritical>
    f7c2:	e001      	b.n	f7c8 <xQueueGenericReset+0xe0>
    }
    else
    {
        xReturn = pdFAIL;
    f7c4:	2300      	movs	r3, #0
    f7c6:	9303      	str	r3, [sp, #12]
    }

    configASSERT( xReturn != pdFAIL );
    f7c8:	9b03      	ldr	r3, [sp, #12]
    f7ca:	2b00      	cmp	r3, #0
    f7cc:	d101      	bne.n	f7d2 <xQueueGenericReset+0xea>
    f7ce:	bf00      	nop
    f7d0:	e7fd      	b.n	f7ce <xQueueGenericReset+0xe6>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
    f7d2:	9b03      	ldr	r3, [sp, #12]
}
    f7d4:	4618      	mov	r0, r3
    f7d6:	b005      	add	sp, #20
    f7d8:	f85d fb04 	ldr.w	pc, [sp], #4
    f7dc:	e000ed04 	.word	0xe000ed04

0000f7e0 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
    f7e0:	b500      	push	{lr}
    f7e2:	b08b      	sub	sp, #44	@ 0x2c
    f7e4:	9005      	str	r0, [sp, #20]
    f7e6:	9104      	str	r1, [sp, #16]
    f7e8:	4613      	mov	r3, r2
    f7ea:	f88d 300f 	strb.w	r3, [sp, #15]
        Queue_t * pxNewQueue = NULL;
    f7ee:	2300      	movs	r3, #0
    f7f0:	9309      	str	r3, [sp, #36]	@ 0x24
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
    f7f2:	9b05      	ldr	r3, [sp, #20]
    f7f4:	2b00      	cmp	r3, #0
    f7f6:	d02f      	beq.n	f858 <xQueueGenericCreate+0x78>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
    f7f8:	2100      	movs	r1, #0
    f7fa:	9a04      	ldr	r2, [sp, #16]
    f7fc:	9b05      	ldr	r3, [sp, #20]
    f7fe:	fba3 2302 	umull	r2, r3, r3, r2
    f802:	2b00      	cmp	r3, #0
    f804:	d000      	beq.n	f808 <xQueueGenericCreate+0x28>
    f806:	2101      	movs	r1, #1
    f808:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
    f80a:	2b00      	cmp	r3, #0
    f80c:	d124      	bne.n	f858 <xQueueGenericCreate+0x78>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
    f80e:	9b05      	ldr	r3, [sp, #20]
    f810:	9a04      	ldr	r2, [sp, #16]
    f812:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
    f816:	f113 0f49 	cmn.w	r3, #73	@ 0x49
    f81a:	d81d      	bhi.n	f858 <xQueueGenericCreate+0x78>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    f81c:	9b05      	ldr	r3, [sp, #20]
    f81e:	9a04      	ldr	r2, [sp, #16]
    f820:	fb02 f303 	mul.w	r3, r2, r3
    f824:	9308      	str	r3, [sp, #32]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
    f826:	9b08      	ldr	r3, [sp, #32]
    f828:	3348      	adds	r3, #72	@ 0x48
    f82a:	4618      	mov	r0, r3
    f82c:	f7ff fdc0 	bl	f3b0 <pvPortMalloc>
    f830:	9009      	str	r0, [sp, #36]	@ 0x24

            if( pxNewQueue != NULL )
    f832:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    f834:	2b00      	cmp	r3, #0
    f836:	d014      	beq.n	f862 <xQueueGenericCreate+0x82>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
    f838:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    f83a:	9307      	str	r3, [sp, #28]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f83c:	9b07      	ldr	r3, [sp, #28]
    f83e:	3348      	adds	r3, #72	@ 0x48
    f840:	9307      	str	r3, [sp, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
    f842:	f89d 200f 	ldrb.w	r2, [sp, #15]
    f846:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    f848:	9300      	str	r3, [sp, #0]
    f84a:	4613      	mov	r3, r2
    f84c:	9a07      	ldr	r2, [sp, #28]
    f84e:	9904      	ldr	r1, [sp, #16]
    f850:	9805      	ldr	r0, [sp, #20]
    f852:	f000 f80b 	bl	f86c <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
    f856:	e004      	b.n	f862 <xQueueGenericCreate+0x82>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
    f858:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    f85a:	2b00      	cmp	r3, #0
    f85c:	d101      	bne.n	f862 <xQueueGenericCreate+0x82>
    f85e:	bf00      	nop
    f860:	e7fd      	b.n	f85e <xQueueGenericCreate+0x7e>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
    f862:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    }
    f864:	4618      	mov	r0, r3
    f866:	b00b      	add	sp, #44	@ 0x2c
    f868:	f85d fb04 	ldr.w	pc, [sp], #4

0000f86c <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
    f86c:	b500      	push	{lr}
    f86e:	b085      	sub	sp, #20
    f870:	9003      	str	r0, [sp, #12]
    f872:	9102      	str	r1, [sp, #8]
    f874:	9201      	str	r2, [sp, #4]
    f876:	f88d 3003 	strb.w	r3, [sp, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
    f87a:	9b02      	ldr	r3, [sp, #8]
    f87c:	2b00      	cmp	r3, #0
    f87e:	d103      	bne.n	f888 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    f880:	9b06      	ldr	r3, [sp, #24]
    f882:	9a06      	ldr	r2, [sp, #24]
    f884:	601a      	str	r2, [r3, #0]
    f886:	e002      	b.n	f88e <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
    f888:	9b06      	ldr	r3, [sp, #24]
    f88a:	9a01      	ldr	r2, [sp, #4]
    f88c:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
    f88e:	9b06      	ldr	r3, [sp, #24]
    f890:	9a03      	ldr	r2, [sp, #12]
    f892:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
    f894:	9b06      	ldr	r3, [sp, #24]
    f896:	9a02      	ldr	r2, [sp, #8]
    f898:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    f89a:	2101      	movs	r1, #1
    f89c:	9806      	ldr	r0, [sp, #24]
    f89e:	f7ff ff23 	bl	f6e8 <xQueueGenericReset>
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
    f8a2:	bf00      	nop
    f8a4:	b005      	add	sp, #20
    f8a6:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0000f8ac <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
    f8ac:	b500      	push	{lr}
    f8ae:	b08b      	sub	sp, #44	@ 0x2c
    f8b0:	9003      	str	r0, [sp, #12]
    f8b2:	9102      	str	r1, [sp, #8]
    f8b4:	9201      	str	r2, [sp, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
    f8b6:	2300      	movs	r3, #0
    f8b8:	9309      	str	r3, [sp, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
    f8ba:	9b03      	ldr	r3, [sp, #12]
    f8bc:	9308      	str	r3, [sp, #32]

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
    f8be:	9b08      	ldr	r3, [sp, #32]
    f8c0:	2b00      	cmp	r3, #0
    f8c2:	d101      	bne.n	f8c8 <xQueueReceive+0x1c>
    f8c4:	bf00      	nop
    f8c6:	e7fd      	b.n	f8c4 <xQueueReceive+0x18>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    f8c8:	9b02      	ldr	r3, [sp, #8]
    f8ca:	2b00      	cmp	r3, #0
    f8cc:	d103      	bne.n	f8d6 <xQueueReceive+0x2a>
    f8ce:	9b08      	ldr	r3, [sp, #32]
    f8d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
    f8d2:	2b00      	cmp	r3, #0
    f8d4:	d101      	bne.n	f8da <xQueueReceive+0x2e>
    f8d6:	2301      	movs	r3, #1
    f8d8:	e000      	b.n	f8dc <xQueueReceive+0x30>
    f8da:	2300      	movs	r3, #0
    f8dc:	2b00      	cmp	r3, #0
    f8de:	d101      	bne.n	f8e4 <xQueueReceive+0x38>
    f8e0:	bf00      	nop
    f8e2:	e7fd      	b.n	f8e0 <xQueueReceive+0x34>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    f8e4:	f7ff f8f4 	bl	ead0 <xTaskGetSchedulerState>
    f8e8:	4603      	mov	r3, r0
    f8ea:	2b00      	cmp	r3, #0
    f8ec:	d102      	bne.n	f8f4 <xQueueReceive+0x48>
    f8ee:	9b01      	ldr	r3, [sp, #4]
    f8f0:	2b00      	cmp	r3, #0
    f8f2:	d101      	bne.n	f8f8 <xQueueReceive+0x4c>
    f8f4:	2301      	movs	r3, #1
    f8f6:	e000      	b.n	f8fa <xQueueReceive+0x4e>
    f8f8:	2300      	movs	r3, #0
    f8fa:	2b00      	cmp	r3, #0
    f8fc:	d101      	bne.n	f902 <xQueueReceive+0x56>
    f8fe:	bf00      	nop
    f900:	e7fd      	b.n	f8fe <xQueueReceive+0x52>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
    f902:	f7ff faaf 	bl	ee64 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    f906:	9b08      	ldr	r3, [sp, #32]
    f908:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    f90a:	9307      	str	r3, [sp, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    f90c:	9b07      	ldr	r3, [sp, #28]
    f90e:	2b00      	cmp	r3, #0
    f910:	d01f      	beq.n	f952 <xQueueReceive+0xa6>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
    f912:	9902      	ldr	r1, [sp, #8]
    f914:	9808      	ldr	r0, [sp, #32]
    f916:	f000 f88b 	bl	fa30 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    f91a:	9b07      	ldr	r3, [sp, #28]
    f91c:	1e5a      	subs	r2, r3, #1
    f91e:	9b08      	ldr	r3, [sp, #32]
    f920:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    f922:	9b08      	ldr	r3, [sp, #32]
    f924:	691b      	ldr	r3, [r3, #16]
    f926:	2b00      	cmp	r3, #0
    f928:	d00f      	beq.n	f94a <xQueueReceive+0x9e>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    f92a:	9b08      	ldr	r3, [sp, #32]
    f92c:	3310      	adds	r3, #16
    f92e:	4618      	mov	r0, r3
    f930:	f7fe fe96 	bl	e660 <xTaskRemoveFromEventList>
    f934:	4603      	mov	r3, r0
    f936:	2b00      	cmp	r3, #0
    f938:	d007      	beq.n	f94a <xQueueReceive+0x9e>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
    f93a:	4b3c      	ldr	r3, [pc, #240]	@ (fa2c <xQueueReceive+0x180>)
    f93c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    f940:	601a      	str	r2, [r3, #0]
    f942:	f3bf 8f4f 	dsb	sy
    f946:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
    f94a:	f7ff faad 	bl	eea8 <vPortExitCritical>
                return pdPASS;
    f94e:	2301      	movs	r3, #1
    f950:	e067      	b.n	fa22 <xQueueReceive+0x176>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
    f952:	9b01      	ldr	r3, [sp, #4]
    f954:	2b00      	cmp	r3, #0
    f956:	d103      	bne.n	f960 <xQueueReceive+0xb4>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
    f958:	f7ff faa6 	bl	eea8 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
    f95c:	2300      	movs	r3, #0
    f95e:	e060      	b.n	fa22 <xQueueReceive+0x176>
                }
                else if( xEntryTimeSet == pdFALSE )
    f960:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    f962:	2b00      	cmp	r3, #0
    f964:	d105      	bne.n	f972 <xQueueReceive+0xc6>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
    f966:	ab05      	add	r3, sp, #20
    f968:	4618      	mov	r0, r3
    f96a:	f7fe ff47 	bl	e7fc <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
    f96e:	2301      	movs	r3, #1
    f970:	9309      	str	r3, [sp, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
    f972:	f7ff fa99 	bl	eea8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
    f976:	f7fe fb2f 	bl	dfd8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
    f97a:	f7ff fa73 	bl	ee64 <vPortEnterCritical>
    f97e:	9b08      	ldr	r3, [sp, #32]
    f980:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
    f984:	b25b      	sxtb	r3, r3
    f986:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
    f98a:	d103      	bne.n	f994 <xQueueReceive+0xe8>
    f98c:	9b08      	ldr	r3, [sp, #32]
    f98e:	2200      	movs	r2, #0
    f990:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    f994:	9b08      	ldr	r3, [sp, #32]
    f996:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
    f99a:	b25b      	sxtb	r3, r3
    f99c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
    f9a0:	d103      	bne.n	f9aa <xQueueReceive+0xfe>
    f9a2:	9b08      	ldr	r3, [sp, #32]
    f9a4:	2200      	movs	r2, #0
    f9a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    f9aa:	f7ff fa7d 	bl	eea8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    f9ae:	aa01      	add	r2, sp, #4
    f9b0:	ab05      	add	r3, sp, #20
    f9b2:	4611      	mov	r1, r2
    f9b4:	4618      	mov	r0, r3
    f9b6:	f7fe ff33 	bl	e820 <xTaskCheckForTimeOut>
    f9ba:	4603      	mov	r3, r0
    f9bc:	2b00      	cmp	r3, #0
    f9be:	d123      	bne.n	fa08 <xQueueReceive+0x15c>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    f9c0:	9808      	ldr	r0, [sp, #32]
    f9c2:	f000 f8b1 	bl	fb28 <prvIsQueueEmpty>
    f9c6:	4603      	mov	r3, r0
    f9c8:	2b00      	cmp	r3, #0
    f9ca:	d017      	beq.n	f9fc <xQueueReceive+0x150>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    f9cc:	9b08      	ldr	r3, [sp, #32]
    f9ce:	3324      	adds	r3, #36	@ 0x24
    f9d0:	9a01      	ldr	r2, [sp, #4]
    f9d2:	4611      	mov	r1, r2
    f9d4:	4618      	mov	r0, r3
    f9d6:	f7fe fded 	bl	e5b4 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
    f9da:	9808      	ldr	r0, [sp, #32]
    f9dc:	f000 f84d 	bl	fa7a <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
    f9e0:	f7fe fb36 	bl	e050 <xTaskResumeAll>
    f9e4:	4603      	mov	r3, r0
    f9e6:	2b00      	cmp	r3, #0
    f9e8:	d18b      	bne.n	f902 <xQueueReceive+0x56>
                {
                    portYIELD_WITHIN_API();
    f9ea:	4b10      	ldr	r3, [pc, #64]	@ (fa2c <xQueueReceive+0x180>)
    f9ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    f9f0:	601a      	str	r2, [r3, #0]
    f9f2:	f3bf 8f4f 	dsb	sy
    f9f6:	f3bf 8f6f 	isb	sy
    f9fa:	e782      	b.n	f902 <xQueueReceive+0x56>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
    f9fc:	9808      	ldr	r0, [sp, #32]
    f9fe:	f000 f83c 	bl	fa7a <prvUnlockQueue>
                ( void ) xTaskResumeAll();
    fa02:	f7fe fb25 	bl	e050 <xTaskResumeAll>
    fa06:	e77c      	b.n	f902 <xQueueReceive+0x56>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
    fa08:	9808      	ldr	r0, [sp, #32]
    fa0a:	f000 f836 	bl	fa7a <prvUnlockQueue>
            ( void ) xTaskResumeAll();
    fa0e:	f7fe fb1f 	bl	e050 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fa12:	9808      	ldr	r0, [sp, #32]
    fa14:	f000 f888 	bl	fb28 <prvIsQueueEmpty>
    fa18:	4603      	mov	r3, r0
    fa1a:	2b00      	cmp	r3, #0
    fa1c:	f43f af71 	beq.w	f902 <xQueueReceive+0x56>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
    fa20:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
    fa22:	4618      	mov	r0, r3
    fa24:	b00b      	add	sp, #44	@ 0x2c
    fa26:	f85d fb04 	ldr.w	pc, [sp], #4
    fa2a:	bf00      	nop
    fa2c:	e000ed04 	.word	0xe000ed04

0000fa30 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
    fa30:	b500      	push	{lr}
    fa32:	b083      	sub	sp, #12
    fa34:	9001      	str	r0, [sp, #4]
    fa36:	9100      	str	r1, [sp, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    fa38:	9b01      	ldr	r3, [sp, #4]
    fa3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
    fa3c:	2b00      	cmp	r3, #0
    fa3e:	d018      	beq.n	fa72 <prvCopyDataFromQueue+0x42>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
    fa40:	9b01      	ldr	r3, [sp, #4]
    fa42:	68da      	ldr	r2, [r3, #12]
    fa44:	9b01      	ldr	r3, [sp, #4]
    fa46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
    fa48:	441a      	add	r2, r3
    fa4a:	9b01      	ldr	r3, [sp, #4]
    fa4c:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    fa4e:	9b01      	ldr	r3, [sp, #4]
    fa50:	68da      	ldr	r2, [r3, #12]
    fa52:	9b01      	ldr	r3, [sp, #4]
    fa54:	689b      	ldr	r3, [r3, #8]
    fa56:	429a      	cmp	r2, r3
    fa58:	d303      	bcc.n	fa62 <prvCopyDataFromQueue+0x32>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
    fa5a:	9b01      	ldr	r3, [sp, #4]
    fa5c:	681a      	ldr	r2, [r3, #0]
    fa5e:	9b01      	ldr	r3, [sp, #4]
    fa60:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
    fa62:	9b01      	ldr	r3, [sp, #4]
    fa64:	68d9      	ldr	r1, [r3, #12]
    fa66:	9b01      	ldr	r3, [sp, #4]
    fa68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
    fa6a:	461a      	mov	r2, r3
    fa6c:	9800      	ldr	r0, [sp, #0]
    fa6e:	f7fc fb47 	bl	c100 <memcpy>
    }
}
    fa72:	bf00      	nop
    fa74:	b003      	add	sp, #12
    fa76:	f85d fb04 	ldr.w	pc, [sp], #4

0000fa7a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    fa7a:	b500      	push	{lr}
    fa7c:	b085      	sub	sp, #20
    fa7e:	9001      	str	r0, [sp, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
    fa80:	f7ff f9f0 	bl	ee64 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
    fa84:	9b01      	ldr	r3, [sp, #4]
    fa86:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
    fa8a:	f88d 300f 	strb.w	r3, [sp, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
    fa8e:	e013      	b.n	fab8 <prvUnlockQueue+0x3e>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    fa90:	9b01      	ldr	r3, [sp, #4]
    fa92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    fa94:	2b00      	cmp	r3, #0
    fa96:	d014      	beq.n	fac2 <prvUnlockQueue+0x48>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    fa98:	9b01      	ldr	r3, [sp, #4]
    fa9a:	3324      	adds	r3, #36	@ 0x24
    fa9c:	4618      	mov	r0, r3
    fa9e:	f7fe fddf 	bl	e660 <xTaskRemoveFromEventList>
    faa2:	4603      	mov	r3, r0
    faa4:	2b00      	cmp	r3, #0
    faa6:	d001      	beq.n	faac <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
    faa8:	f7fe ff0c 	bl	e8c4 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
    faac:	f89d 300f 	ldrb.w	r3, [sp, #15]
    fab0:	3b01      	subs	r3, #1
    fab2:	b2db      	uxtb	r3, r3
    fab4:	f88d 300f 	strb.w	r3, [sp, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
    fab8:	f99d 300f 	ldrsb.w	r3, [sp, #15]
    fabc:	2b00      	cmp	r3, #0
    fabe:	dce7      	bgt.n	fa90 <prvUnlockQueue+0x16>
    fac0:	e000      	b.n	fac4 <prvUnlockQueue+0x4a>
                    break;
    fac2:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
    fac4:	9b01      	ldr	r3, [sp, #4]
    fac6:	22ff      	movs	r2, #255	@ 0xff
    fac8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
    facc:	f7ff f9ec 	bl	eea8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
    fad0:	f7ff f9c8 	bl	ee64 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
    fad4:	9b01      	ldr	r3, [sp, #4]
    fad6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
    fada:	f88d 300e 	strb.w	r3, [sp, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
    fade:	e013      	b.n	fb08 <prvUnlockQueue+0x8e>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    fae0:	9b01      	ldr	r3, [sp, #4]
    fae2:	691b      	ldr	r3, [r3, #16]
    fae4:	2b00      	cmp	r3, #0
    fae6:	d014      	beq.n	fb12 <prvUnlockQueue+0x98>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    fae8:	9b01      	ldr	r3, [sp, #4]
    faea:	3310      	adds	r3, #16
    faec:	4618      	mov	r0, r3
    faee:	f7fe fdb7 	bl	e660 <xTaskRemoveFromEventList>
    faf2:	4603      	mov	r3, r0
    faf4:	2b00      	cmp	r3, #0
    faf6:	d001      	beq.n	fafc <prvUnlockQueue+0x82>
                {
                    vTaskMissedYield();
    faf8:	f7fe fee4 	bl	e8c4 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
    fafc:	f89d 300e 	ldrb.w	r3, [sp, #14]
    fb00:	3b01      	subs	r3, #1
    fb02:	b2db      	uxtb	r3, r3
    fb04:	f88d 300e 	strb.w	r3, [sp, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
    fb08:	f99d 300e 	ldrsb.w	r3, [sp, #14]
    fb0c:	2b00      	cmp	r3, #0
    fb0e:	dce7      	bgt.n	fae0 <prvUnlockQueue+0x66>
    fb10:	e000      	b.n	fb14 <prvUnlockQueue+0x9a>
            }
            else
            {
                break;
    fb12:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
    fb14:	9b01      	ldr	r3, [sp, #4]
    fb16:	22ff      	movs	r2, #255	@ 0xff
    fb18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
    fb1c:	f7ff f9c4 	bl	eea8 <vPortExitCritical>
}
    fb20:	bf00      	nop
    fb22:	b005      	add	sp, #20
    fb24:	f85d fb04 	ldr.w	pc, [sp], #4

0000fb28 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
    fb28:	b500      	push	{lr}
    fb2a:	b085      	sub	sp, #20
    fb2c:	9001      	str	r0, [sp, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
    fb2e:	f7ff f999 	bl	ee64 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
    fb32:	9b01      	ldr	r3, [sp, #4]
    fb34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    fb36:	2b00      	cmp	r3, #0
    fb38:	d102      	bne.n	fb40 <prvIsQueueEmpty+0x18>
        {
            xReturn = pdTRUE;
    fb3a:	2301      	movs	r3, #1
    fb3c:	9303      	str	r3, [sp, #12]
    fb3e:	e001      	b.n	fb44 <prvIsQueueEmpty+0x1c>
        }
        else
        {
            xReturn = pdFALSE;
    fb40:	2300      	movs	r3, #0
    fb42:	9303      	str	r3, [sp, #12]
        }
    }
    taskEXIT_CRITICAL();
    fb44:	f7ff f9b0 	bl	eea8 <vPortExitCritical>

    return xReturn;
    fb48:	9b03      	ldr	r3, [sp, #12]
}
    fb4a:	4618      	mov	r0, r3
    fb4c:	b005      	add	sp, #20
    fb4e:	f85d fb04 	ldr.w	pc, [sp], #4

0000fb52 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
    fb52:	b500      	push	{lr}
    fb54:	b087      	sub	sp, #28
    fb56:	9003      	str	r0, [sp, #12]
    fb58:	9102      	str	r1, [sp, #8]
    fb5a:	9201      	str	r2, [sp, #4]
        Queue_t * const pxQueue = xQueue;
    fb5c:	9b03      	ldr	r3, [sp, #12]
    fb5e:	9305      	str	r3, [sp, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
    fb60:	f7ff f980 	bl	ee64 <vPortEnterCritical>
    fb64:	9b05      	ldr	r3, [sp, #20]
    fb66:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
    fb6a:	b25b      	sxtb	r3, r3
    fb6c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
    fb70:	d103      	bne.n	fb7a <vQueueWaitForMessageRestricted+0x28>
    fb72:	9b05      	ldr	r3, [sp, #20]
    fb74:	2200      	movs	r2, #0
    fb76:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    fb7a:	9b05      	ldr	r3, [sp, #20]
    fb7c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
    fb80:	b25b      	sxtb	r3, r3
    fb82:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
    fb86:	d103      	bne.n	fb90 <vQueueWaitForMessageRestricted+0x3e>
    fb88:	9b05      	ldr	r3, [sp, #20]
    fb8a:	2200      	movs	r2, #0
    fb8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    fb90:	f7ff f98a 	bl	eea8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    fb94:	9b05      	ldr	r3, [sp, #20]
    fb96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    fb98:	2b00      	cmp	r3, #0
    fb9a:	d106      	bne.n	fbaa <vQueueWaitForMessageRestricted+0x58>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
    fb9c:	9b05      	ldr	r3, [sp, #20]
    fb9e:	3324      	adds	r3, #36	@ 0x24
    fba0:	9a01      	ldr	r2, [sp, #4]
    fba2:	9902      	ldr	r1, [sp, #8]
    fba4:	4618      	mov	r0, r3
    fba6:	f7fe fd1f 	bl	e5e8 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
    fbaa:	9805      	ldr	r0, [sp, #20]
    fbac:	f7ff ff65 	bl	fa7a <prvUnlockQueue>
    }
    fbb0:	bf00      	nop
    fbb2:	b007      	add	sp, #28
    fbb4:	f85d fb04 	ldr.w	pc, [sp], #4

0000fbb8 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
    fbb8:	b500      	push	{lr}
    fbba:	b085      	sub	sp, #20
        BaseType_t xReturn = pdFAIL;
    fbbc:	2300      	movs	r3, #0
    fbbe:	9303      	str	r3, [sp, #12]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
    fbc0:	f000 fa38 	bl	10034 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
    fbc4:	4b0c      	ldr	r3, [pc, #48]	@ (fbf8 <xTimerCreateTimerTask+0x40>)
    fbc6:	681b      	ldr	r3, [r3, #0]
    fbc8:	2b00      	cmp	r3, #0
    fbca:	d00b      	beq.n	fbe4 <xTimerCreateTimerTask+0x2c>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
    fbcc:	4b0b      	ldr	r3, [pc, #44]	@ (fbfc <xTimerCreateTimerTask+0x44>)
    fbce:	9301      	str	r3, [sp, #4]
    fbd0:	2303      	movs	r3, #3
    fbd2:	9300      	str	r3, [sp, #0]
    fbd4:	2300      	movs	r3, #0
    fbd6:	f44f 7280 	mov.w	r2, #256	@ 0x100
    fbda:	4909      	ldr	r1, [pc, #36]	@ (fc00 <xTimerCreateTimerTask+0x48>)
    fbdc:	4809      	ldr	r0, [pc, #36]	@ (fc04 <xTimerCreateTimerTask+0x4c>)
    fbde:	f7fd ffc9 	bl	db74 <xTaskCreate>
    fbe2:	9003      	str	r0, [sp, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
    fbe4:	9b03      	ldr	r3, [sp, #12]
    fbe6:	2b00      	cmp	r3, #0
    fbe8:	d101      	bne.n	fbee <xTimerCreateTimerTask+0x36>
    fbea:	bf00      	nop
    fbec:	e7fd      	b.n	fbea <xTimerCreateTimerTask+0x32>
        return xReturn;
    fbee:	9b03      	ldr	r3, [sp, #12]
    }
    fbf0:	4618      	mov	r0, r3
    fbf2:	b005      	add	sp, #20
    fbf4:	f85d fb04 	ldr.w	pc, [sp], #4
    fbf8:	100158b4 	.word	0x100158b4
    fbfc:	100158b8 	.word	0x100158b8
    fc00:	00012584 	.word	0x00012584
    fc04:	0000fca5 	.word	0x0000fca5

0000fc08 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
    fc08:	b500      	push	{lr}
    fc0a:	b085      	sub	sp, #20
    fc0c:	9003      	str	r0, [sp, #12]
    fc0e:	9102      	str	r1, [sp, #8]
    fc10:	9201      	str	r2, [sp, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
    fc12:	e008      	b.n	fc26 <prvReloadTimer+0x1e>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
    fc14:	9b03      	ldr	r3, [sp, #12]
    fc16:	699b      	ldr	r3, [r3, #24]
    fc18:	9a02      	ldr	r2, [sp, #8]
    fc1a:	4413      	add	r3, r2
    fc1c:	9302      	str	r3, [sp, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    fc1e:	9b03      	ldr	r3, [sp, #12]
    fc20:	6a1b      	ldr	r3, [r3, #32]
    fc22:	9803      	ldr	r0, [sp, #12]
    fc24:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
    fc26:	9b03      	ldr	r3, [sp, #12]
    fc28:	699a      	ldr	r2, [r3, #24]
    fc2a:	9b02      	ldr	r3, [sp, #8]
    fc2c:	18d1      	adds	r1, r2, r3
    fc2e:	9b02      	ldr	r3, [sp, #8]
    fc30:	9a01      	ldr	r2, [sp, #4]
    fc32:	9803      	ldr	r0, [sp, #12]
    fc34:	f000 f8d0 	bl	fdd8 <prvInsertTimerInActiveList>
    fc38:	4603      	mov	r3, r0
    fc3a:	2b00      	cmp	r3, #0
    fc3c:	d1ea      	bne.n	fc14 <prvReloadTimer+0xc>
        }
    }
    fc3e:	bf00      	nop
    fc40:	bf00      	nop
    fc42:	b005      	add	sp, #20
    fc44:	f85d fb04 	ldr.w	pc, [sp], #4

0000fc48 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
    fc48:	b500      	push	{lr}
    fc4a:	b085      	sub	sp, #20
    fc4c:	9001      	str	r0, [sp, #4]
    fc4e:	9100      	str	r1, [sp, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
    fc50:	4b13      	ldr	r3, [pc, #76]	@ (fca0 <prvProcessExpiredTimer+0x58>)
    fc52:	681b      	ldr	r3, [r3, #0]
    fc54:	68db      	ldr	r3, [r3, #12]
    fc56:	68db      	ldr	r3, [r3, #12]
    fc58:	9303      	str	r3, [sp, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    fc5a:	9b03      	ldr	r3, [sp, #12]
    fc5c:	3304      	adds	r3, #4
    fc5e:	4618      	mov	r0, r3
    fc60:	f7ff fb80 	bl	f364 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
    fc64:	9b03      	ldr	r3, [sp, #12]
    fc66:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
    fc6a:	f003 0304 	and.w	r3, r3, #4
    fc6e:	2b00      	cmp	r3, #0
    fc70:	d005      	beq.n	fc7e <prvProcessExpiredTimer+0x36>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
    fc72:	9a00      	ldr	r2, [sp, #0]
    fc74:	9901      	ldr	r1, [sp, #4]
    fc76:	9803      	ldr	r0, [sp, #12]
    fc78:	f7ff ffc6 	bl	fc08 <prvReloadTimer>
    fc7c:	e008      	b.n	fc90 <prvProcessExpiredTimer+0x48>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
    fc7e:	9b03      	ldr	r3, [sp, #12]
    fc80:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
    fc84:	f023 0301 	bic.w	r3, r3, #1
    fc88:	b2da      	uxtb	r2, r3
    fc8a:	9b03      	ldr	r3, [sp, #12]
    fc8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    fc90:	9b03      	ldr	r3, [sp, #12]
    fc92:	6a1b      	ldr	r3, [r3, #32]
    fc94:	9803      	ldr	r0, [sp, #12]
    fc96:	4798      	blx	r3
    }
    fc98:	bf00      	nop
    fc9a:	b005      	add	sp, #20
    fc9c:	f85d fb04 	ldr.w	pc, [sp], #4
    fca0:	100158ac 	.word	0x100158ac

0000fca4 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
    fca4:	b500      	push	{lr}
    fca6:	b085      	sub	sp, #20
    fca8:	9001      	str	r0, [sp, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    fcaa:	ab02      	add	r3, sp, #8
    fcac:	4618      	mov	r0, r3
    fcae:	f000 f857 	bl	fd60 <prvGetNextExpireTime>
    fcb2:	9003      	str	r0, [sp, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    fcb4:	9b02      	ldr	r3, [sp, #8]
    fcb6:	4619      	mov	r1, r3
    fcb8:	9803      	ldr	r0, [sp, #12]
    fcba:	f000 f805 	bl	fcc8 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
    fcbe:	f000 f8cd 	bl	fe5c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    fcc2:	bf00      	nop
    fcc4:	e7f1      	b.n	fcaa <prvTimerTask+0x6>
	...

0000fcc8 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
    fcc8:	b500      	push	{lr}
    fcca:	b085      	sub	sp, #20
    fccc:	9001      	str	r0, [sp, #4]
    fcce:	9100      	str	r1, [sp, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
    fcd0:	f7fe f982 	bl	dfd8 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    fcd4:	ab02      	add	r3, sp, #8
    fcd6:	4618      	mov	r0, r3
    fcd8:	f000 f860 	bl	fd9c <prvSampleTimeNow>
    fcdc:	9003      	str	r0, [sp, #12]

            if( xTimerListsWereSwitched == pdFALSE )
    fcde:	9b02      	ldr	r3, [sp, #8]
    fce0:	2b00      	cmp	r3, #0
    fce2:	d130      	bne.n	fd46 <prvProcessTimerOrBlockTask+0x7e>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    fce4:	9b00      	ldr	r3, [sp, #0]
    fce6:	2b00      	cmp	r3, #0
    fce8:	d10a      	bne.n	fd00 <prvProcessTimerOrBlockTask+0x38>
    fcea:	9a01      	ldr	r2, [sp, #4]
    fcec:	9b03      	ldr	r3, [sp, #12]
    fcee:	429a      	cmp	r2, r3
    fcf0:	d806      	bhi.n	fd00 <prvProcessTimerOrBlockTask+0x38>
                {
                    ( void ) xTaskResumeAll();
    fcf2:	f7fe f9ad 	bl	e050 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    fcf6:	9903      	ldr	r1, [sp, #12]
    fcf8:	9801      	ldr	r0, [sp, #4]
    fcfa:	f7ff ffa5 	bl	fc48 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
    fcfe:	e024      	b.n	fd4a <prvProcessTimerOrBlockTask+0x82>
                    if( xListWasEmpty != pdFALSE )
    fd00:	9b00      	ldr	r3, [sp, #0]
    fd02:	2b00      	cmp	r3, #0
    fd04:	d008      	beq.n	fd18 <prvProcessTimerOrBlockTask+0x50>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
    fd06:	4b13      	ldr	r3, [pc, #76]	@ (fd54 <prvProcessTimerOrBlockTask+0x8c>)
    fd08:	681b      	ldr	r3, [r3, #0]
    fd0a:	681b      	ldr	r3, [r3, #0]
    fd0c:	2b00      	cmp	r3, #0
    fd0e:	d101      	bne.n	fd14 <prvProcessTimerOrBlockTask+0x4c>
    fd10:	2301      	movs	r3, #1
    fd12:	e000      	b.n	fd16 <prvProcessTimerOrBlockTask+0x4e>
    fd14:	2300      	movs	r3, #0
    fd16:	9300      	str	r3, [sp, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
    fd18:	4b0f      	ldr	r3, [pc, #60]	@ (fd58 <prvProcessTimerOrBlockTask+0x90>)
    fd1a:	6818      	ldr	r0, [r3, #0]
    fd1c:	9a01      	ldr	r2, [sp, #4]
    fd1e:	9b03      	ldr	r3, [sp, #12]
    fd20:	1ad3      	subs	r3, r2, r3
    fd22:	9a00      	ldr	r2, [sp, #0]
    fd24:	4619      	mov	r1, r3
    fd26:	f7ff ff14 	bl	fb52 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
    fd2a:	f7fe f991 	bl	e050 <xTaskResumeAll>
    fd2e:	4603      	mov	r3, r0
    fd30:	2b00      	cmp	r3, #0
    fd32:	d10a      	bne.n	fd4a <prvProcessTimerOrBlockTask+0x82>
                        portYIELD_WITHIN_API();
    fd34:	4b09      	ldr	r3, [pc, #36]	@ (fd5c <prvProcessTimerOrBlockTask+0x94>)
    fd36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    fd3a:	601a      	str	r2, [r3, #0]
    fd3c:	f3bf 8f4f 	dsb	sy
    fd40:	f3bf 8f6f 	isb	sy
    }
    fd44:	e001      	b.n	fd4a <prvProcessTimerOrBlockTask+0x82>
                ( void ) xTaskResumeAll();
    fd46:	f7fe f983 	bl	e050 <xTaskResumeAll>
    }
    fd4a:	bf00      	nop
    fd4c:	b005      	add	sp, #20
    fd4e:	f85d fb04 	ldr.w	pc, [sp], #4
    fd52:	bf00      	nop
    fd54:	100158b0 	.word	0x100158b0
    fd58:	100158b4 	.word	0x100158b4
    fd5c:	e000ed04 	.word	0xe000ed04

0000fd60 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
    fd60:	b084      	sub	sp, #16
    fd62:	9001      	str	r0, [sp, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    fd64:	4b0c      	ldr	r3, [pc, #48]	@ (fd98 <prvGetNextExpireTime+0x38>)
    fd66:	681b      	ldr	r3, [r3, #0]
    fd68:	681b      	ldr	r3, [r3, #0]
    fd6a:	2b00      	cmp	r3, #0
    fd6c:	d101      	bne.n	fd72 <prvGetNextExpireTime+0x12>
    fd6e:	2201      	movs	r2, #1
    fd70:	e000      	b.n	fd74 <prvGetNextExpireTime+0x14>
    fd72:	2200      	movs	r2, #0
    fd74:	9b01      	ldr	r3, [sp, #4]
    fd76:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
    fd78:	9b01      	ldr	r3, [sp, #4]
    fd7a:	681b      	ldr	r3, [r3, #0]
    fd7c:	2b00      	cmp	r3, #0
    fd7e:	d105      	bne.n	fd8c <prvGetNextExpireTime+0x2c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    fd80:	4b05      	ldr	r3, [pc, #20]	@ (fd98 <prvGetNextExpireTime+0x38>)
    fd82:	681b      	ldr	r3, [r3, #0]
    fd84:	68db      	ldr	r3, [r3, #12]
    fd86:	681b      	ldr	r3, [r3, #0]
    fd88:	9303      	str	r3, [sp, #12]
    fd8a:	e001      	b.n	fd90 <prvGetNextExpireTime+0x30>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
    fd8c:	2300      	movs	r3, #0
    fd8e:	9303      	str	r3, [sp, #12]
        }

        return xNextExpireTime;
    fd90:	9b03      	ldr	r3, [sp, #12]
    }
    fd92:	4618      	mov	r0, r3
    fd94:	b004      	add	sp, #16
    fd96:	4770      	bx	lr
    fd98:	100158ac 	.word	0x100158ac

0000fd9c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
    fd9c:	b500      	push	{lr}
    fd9e:	b085      	sub	sp, #20
    fda0:	9001      	str	r0, [sp, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
    fda2:	f7fe fa47 	bl	e234 <xTaskGetTickCount>
    fda6:	9003      	str	r0, [sp, #12]

        if( xTimeNow < xLastTime )
    fda8:	4b0a      	ldr	r3, [pc, #40]	@ (fdd4 <prvSampleTimeNow+0x38>)
    fdaa:	681b      	ldr	r3, [r3, #0]
    fdac:	9a03      	ldr	r2, [sp, #12]
    fdae:	429a      	cmp	r2, r3
    fdb0:	d205      	bcs.n	fdbe <prvSampleTimeNow+0x22>
        {
            prvSwitchTimerLists();
    fdb2:	f000 f91b 	bl	ffec <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
    fdb6:	9b01      	ldr	r3, [sp, #4]
    fdb8:	2201      	movs	r2, #1
    fdba:	601a      	str	r2, [r3, #0]
    fdbc:	e002      	b.n	fdc4 <prvSampleTimeNow+0x28>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
    fdbe:	9b01      	ldr	r3, [sp, #4]
    fdc0:	2200      	movs	r2, #0
    fdc2:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
    fdc4:	4a03      	ldr	r2, [pc, #12]	@ (fdd4 <prvSampleTimeNow+0x38>)
    fdc6:	9b03      	ldr	r3, [sp, #12]
    fdc8:	6013      	str	r3, [r2, #0]

        return xTimeNow;
    fdca:	9b03      	ldr	r3, [sp, #12]
    }
    fdcc:	4618      	mov	r0, r3
    fdce:	b005      	add	sp, #20
    fdd0:	f85d fb04 	ldr.w	pc, [sp], #4
    fdd4:	100158bc 	.word	0x100158bc

0000fdd8 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
    fdd8:	b500      	push	{lr}
    fdda:	b087      	sub	sp, #28
    fddc:	9003      	str	r0, [sp, #12]
    fdde:	9102      	str	r1, [sp, #8]
    fde0:	9201      	str	r2, [sp, #4]
    fde2:	9300      	str	r3, [sp, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
    fde4:	2300      	movs	r3, #0
    fde6:	9305      	str	r3, [sp, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    fde8:	9b03      	ldr	r3, [sp, #12]
    fdea:	9a02      	ldr	r2, [sp, #8]
    fdec:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    fdee:	9b03      	ldr	r3, [sp, #12]
    fdf0:	9a03      	ldr	r2, [sp, #12]
    fdf2:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
    fdf4:	9a02      	ldr	r2, [sp, #8]
    fdf6:	9b01      	ldr	r3, [sp, #4]
    fdf8:	429a      	cmp	r2, r3
    fdfa:	d812      	bhi.n	fe22 <prvInsertTimerInActiveList+0x4a>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    fdfc:	9a01      	ldr	r2, [sp, #4]
    fdfe:	9b00      	ldr	r3, [sp, #0]
    fe00:	1ad2      	subs	r2, r2, r3
    fe02:	9b03      	ldr	r3, [sp, #12]
    fe04:	699b      	ldr	r3, [r3, #24]
    fe06:	429a      	cmp	r2, r3
    fe08:	d302      	bcc.n	fe10 <prvInsertTimerInActiveList+0x38>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
    fe0a:	2301      	movs	r3, #1
    fe0c:	9305      	str	r3, [sp, #20]
    fe0e:	e01b      	b.n	fe48 <prvInsertTimerInActiveList+0x70>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    fe10:	4b10      	ldr	r3, [pc, #64]	@ (fe54 <prvInsertTimerInActiveList+0x7c>)
    fe12:	681a      	ldr	r2, [r3, #0]
    fe14:	9b03      	ldr	r3, [sp, #12]
    fe16:	3304      	adds	r3, #4
    fe18:	4619      	mov	r1, r3
    fe1a:	4610      	mov	r0, r2
    fe1c:	f7ff fa6e 	bl	f2fc <vListInsert>
    fe20:	e012      	b.n	fe48 <prvInsertTimerInActiveList+0x70>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    fe22:	9a01      	ldr	r2, [sp, #4]
    fe24:	9b00      	ldr	r3, [sp, #0]
    fe26:	429a      	cmp	r2, r3
    fe28:	d206      	bcs.n	fe38 <prvInsertTimerInActiveList+0x60>
    fe2a:	9a02      	ldr	r2, [sp, #8]
    fe2c:	9b00      	ldr	r3, [sp, #0]
    fe2e:	429a      	cmp	r2, r3
    fe30:	d302      	bcc.n	fe38 <prvInsertTimerInActiveList+0x60>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
    fe32:	2301      	movs	r3, #1
    fe34:	9305      	str	r3, [sp, #20]
    fe36:	e007      	b.n	fe48 <prvInsertTimerInActiveList+0x70>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    fe38:	4b07      	ldr	r3, [pc, #28]	@ (fe58 <prvInsertTimerInActiveList+0x80>)
    fe3a:	681a      	ldr	r2, [r3, #0]
    fe3c:	9b03      	ldr	r3, [sp, #12]
    fe3e:	3304      	adds	r3, #4
    fe40:	4619      	mov	r1, r3
    fe42:	4610      	mov	r0, r2
    fe44:	f7ff fa5a 	bl	f2fc <vListInsert>
            }
        }

        return xProcessTimerNow;
    fe48:	9b05      	ldr	r3, [sp, #20]
    }
    fe4a:	4618      	mov	r0, r3
    fe4c:	b007      	add	sp, #28
    fe4e:	f85d fb04 	ldr.w	pc, [sp], #4
    fe52:	bf00      	nop
    fe54:	100158b0 	.word	0x100158b0
    fe58:	100158ac 	.word	0x100158ac

0000fe5c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
    fe5c:	b500      	push	{lr}
    fe5e:	b089      	sub	sp, #36	@ 0x24
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    fe60:	e0b2      	b.n	ffc8 <prvProcessReceivedCommands+0x16c>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
    fe62:	9b01      	ldr	r3, [sp, #4]
    fe64:	2b00      	cmp	r3, #0
    fe66:	da0f      	bge.n	fe88 <prvProcessReceivedCommands+0x2c>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
    fe68:	ab01      	add	r3, sp, #4
    fe6a:	3304      	adds	r3, #4
    fe6c:	9307      	str	r3, [sp, #28]

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
    fe6e:	9b07      	ldr	r3, [sp, #28]
    fe70:	2b00      	cmp	r3, #0
    fe72:	d101      	bne.n	fe78 <prvProcessReceivedCommands+0x1c>
    fe74:	bf00      	nop
    fe76:	e7fd      	b.n	fe74 <prvProcessReceivedCommands+0x18>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
    fe78:	9b07      	ldr	r3, [sp, #28]
    fe7a:	681b      	ldr	r3, [r3, #0]
    fe7c:	9a07      	ldr	r2, [sp, #28]
    fe7e:	6850      	ldr	r0, [r2, #4]
    fe80:	9a07      	ldr	r2, [sp, #28]
    fe82:	6892      	ldr	r2, [r2, #8]
    fe84:	4611      	mov	r1, r2
    fe86:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    fe88:	9b01      	ldr	r3, [sp, #4]
    fe8a:	2b00      	cmp	r3, #0
    fe8c:	f2c0 809c 	blt.w	ffc8 <prvProcessReceivedCommands+0x16c>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
    fe90:	9b03      	ldr	r3, [sp, #12]
    fe92:	9306      	str	r3, [sp, #24]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
    fe94:	9b06      	ldr	r3, [sp, #24]
    fe96:	695b      	ldr	r3, [r3, #20]
    fe98:	2b00      	cmp	r3, #0
    fe9a:	d004      	beq.n	fea6 <prvProcessReceivedCommands+0x4a>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    fe9c:	9b06      	ldr	r3, [sp, #24]
    fe9e:	3304      	adds	r3, #4
    fea0:	4618      	mov	r0, r3
    fea2:	f7ff fa5f 	bl	f364 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    fea6:	466b      	mov	r3, sp
    fea8:	4618      	mov	r0, r3
    feaa:	f7ff ff77 	bl	fd9c <prvSampleTimeNow>
    feae:	9005      	str	r0, [sp, #20]

                switch( xMessage.xMessageID )
    feb0:	9b01      	ldr	r3, [sp, #4]
    feb2:	3b01      	subs	r3, #1
    feb4:	2b08      	cmp	r3, #8
    feb6:	f200 8084 	bhi.w	ffc2 <prvProcessReceivedCommands+0x166>
    feba:	a201      	add	r2, pc, #4	@ (adr r2, fec0 <prvProcessReceivedCommands+0x64>)
    febc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    fec0:	0000fee5 	.word	0x0000fee5
    fec4:	0000fee5 	.word	0x0000fee5
    fec8:	0000ff4d 	.word	0x0000ff4d
    fecc:	0000ff61 	.word	0x0000ff61
    fed0:	0000ff99 	.word	0x0000ff99
    fed4:	0000fee5 	.word	0x0000fee5
    fed8:	0000fee5 	.word	0x0000fee5
    fedc:	0000ff4d 	.word	0x0000ff4d
    fee0:	0000ff61 	.word	0x0000ff61
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
    fee4:	9b06      	ldr	r3, [sp, #24]
    fee6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
    feea:	f043 0301 	orr.w	r3, r3, #1
    feee:	b2da      	uxtb	r2, r3
    fef0:	9b06      	ldr	r3, [sp, #24]
    fef2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
    fef6:	9a02      	ldr	r2, [sp, #8]
    fef8:	9b06      	ldr	r3, [sp, #24]
    fefa:	699b      	ldr	r3, [r3, #24]
    fefc:	18d1      	adds	r1, r2, r3
    fefe:	9b02      	ldr	r3, [sp, #8]
    ff00:	9a05      	ldr	r2, [sp, #20]
    ff02:	9806      	ldr	r0, [sp, #24]
    ff04:	f7ff ff68 	bl	fdd8 <prvInsertTimerInActiveList>
    ff08:	4603      	mov	r3, r0
    ff0a:	2b00      	cmp	r3, #0
    ff0c:	d05b      	beq.n	ffc6 <prvProcessReceivedCommands+0x16a>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
    ff0e:	9b06      	ldr	r3, [sp, #24]
    ff10:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
    ff14:	f003 0304 	and.w	r3, r3, #4
    ff18:	2b00      	cmp	r3, #0
    ff1a:	d009      	beq.n	ff30 <prvProcessReceivedCommands+0xd4>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
    ff1c:	9a02      	ldr	r2, [sp, #8]
    ff1e:	9b06      	ldr	r3, [sp, #24]
    ff20:	699b      	ldr	r3, [r3, #24]
    ff22:	4413      	add	r3, r2
    ff24:	9a05      	ldr	r2, [sp, #20]
    ff26:	4619      	mov	r1, r3
    ff28:	9806      	ldr	r0, [sp, #24]
    ff2a:	f7ff fe6d 	bl	fc08 <prvReloadTimer>
    ff2e:	e008      	b.n	ff42 <prvProcessReceivedCommands+0xe6>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
    ff30:	9b06      	ldr	r3, [sp, #24]
    ff32:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
    ff36:	f023 0301 	bic.w	r3, r3, #1
    ff3a:	b2da      	uxtb	r2, r3
    ff3c:	9b06      	ldr	r3, [sp, #24]
    ff3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    ff42:	9b06      	ldr	r3, [sp, #24]
    ff44:	6a1b      	ldr	r3, [r3, #32]
    ff46:	9806      	ldr	r0, [sp, #24]
    ff48:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
    ff4a:	e03c      	b.n	ffc6 <prvProcessReceivedCommands+0x16a>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
    ff4c:	9b06      	ldr	r3, [sp, #24]
    ff4e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
    ff52:	f023 0301 	bic.w	r3, r3, #1
    ff56:	b2da      	uxtb	r2, r3
    ff58:	9b06      	ldr	r3, [sp, #24]
    ff5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        break;
    ff5e:	e033      	b.n	ffc8 <prvProcessReceivedCommands+0x16c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
    ff60:	9b06      	ldr	r3, [sp, #24]
    ff62:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
    ff66:	f043 0301 	orr.w	r3, r3, #1
    ff6a:	b2da      	uxtb	r2, r3
    ff6c:	9b06      	ldr	r3, [sp, #24]
    ff6e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    ff72:	9a02      	ldr	r2, [sp, #8]
    ff74:	9b06      	ldr	r3, [sp, #24]
    ff76:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
    ff78:	9b06      	ldr	r3, [sp, #24]
    ff7a:	699b      	ldr	r3, [r3, #24]
    ff7c:	2b00      	cmp	r3, #0
    ff7e:	d101      	bne.n	ff84 <prvProcessReceivedCommands+0x128>
    ff80:	bf00      	nop
    ff82:	e7fd      	b.n	ff80 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    ff84:	9b06      	ldr	r3, [sp, #24]
    ff86:	699a      	ldr	r2, [r3, #24]
    ff88:	9b05      	ldr	r3, [sp, #20]
    ff8a:	18d1      	adds	r1, r2, r3
    ff8c:	9b05      	ldr	r3, [sp, #20]
    ff8e:	9a05      	ldr	r2, [sp, #20]
    ff90:	9806      	ldr	r0, [sp, #24]
    ff92:	f7ff ff21 	bl	fdd8 <prvInsertTimerInActiveList>
                        break;
    ff96:	e017      	b.n	ffc8 <prvProcessReceivedCommands+0x16c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
    ff98:	9b06      	ldr	r3, [sp, #24]
    ff9a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
    ff9e:	f003 0302 	and.w	r3, r3, #2
    ffa2:	2b00      	cmp	r3, #0
    ffa4:	d103      	bne.n	ffae <prvProcessReceivedCommands+0x152>
                            {
                                vPortFree( pxTimer );
    ffa6:	9806      	ldr	r0, [sp, #24]
    ffa8:	f7ff faae 	bl	f508 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
    ffac:	e00c      	b.n	ffc8 <prvProcessReceivedCommands+0x16c>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
    ffae:	9b06      	ldr	r3, [sp, #24]
    ffb0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
    ffb4:	f023 0301 	bic.w	r3, r3, #1
    ffb8:	b2da      	uxtb	r2, r3
    ffba:	9b06      	ldr	r3, [sp, #24]
    ffbc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        break;
    ffc0:	e002      	b.n	ffc8 <prvProcessReceivedCommands+0x16c>

                    default:
                        /* Don't expect to get here. */
                        break;
    ffc2:	bf00      	nop
    ffc4:	e000      	b.n	ffc8 <prvProcessReceivedCommands+0x16c>
                        break;
    ffc6:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    ffc8:	4b07      	ldr	r3, [pc, #28]	@ (ffe8 <prvProcessReceivedCommands+0x18c>)
    ffca:	681b      	ldr	r3, [r3, #0]
    ffcc:	a901      	add	r1, sp, #4
    ffce:	2200      	movs	r2, #0
    ffd0:	4618      	mov	r0, r3
    ffd2:	f7ff fc6b 	bl	f8ac <xQueueReceive>
    ffd6:	4603      	mov	r3, r0
    ffd8:	2b00      	cmp	r3, #0
    ffda:	f47f af42 	bne.w	fe62 <prvProcessReceivedCommands+0x6>
                }
            }
        }
    }
    ffde:	bf00      	nop
    ffe0:	bf00      	nop
    ffe2:	b009      	add	sp, #36	@ 0x24
    ffe4:	f85d fb04 	ldr.w	pc, [sp], #4
    ffe8:	100158b4 	.word	0x100158b4

0000ffec <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
    ffec:	b500      	push	{lr}
    ffee:	b083      	sub	sp, #12

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    fff0:	e009      	b.n	10006 <prvSwitchTimerLists+0x1a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    fff2:	4b0e      	ldr	r3, [pc, #56]	@ (1002c <prvSwitchTimerLists+0x40>)
    fff4:	681b      	ldr	r3, [r3, #0]
    fff6:	68db      	ldr	r3, [r3, #12]
    fff8:	681b      	ldr	r3, [r3, #0]
    fffa:	9300      	str	r3, [sp, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
    fffc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
   10000:	9800      	ldr	r0, [sp, #0]
   10002:	f7ff fe21 	bl	fc48 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   10006:	4b09      	ldr	r3, [pc, #36]	@ (1002c <prvSwitchTimerLists+0x40>)
   10008:	681b      	ldr	r3, [r3, #0]
   1000a:	681b      	ldr	r3, [r3, #0]
   1000c:	2b00      	cmp	r3, #0
   1000e:	d1f0      	bne.n	fff2 <prvSwitchTimerLists+0x6>
        }

        pxTemp = pxCurrentTimerList;
   10010:	4b06      	ldr	r3, [pc, #24]	@ (1002c <prvSwitchTimerLists+0x40>)
   10012:	681b      	ldr	r3, [r3, #0]
   10014:	9301      	str	r3, [sp, #4]
        pxCurrentTimerList = pxOverflowTimerList;
   10016:	4b06      	ldr	r3, [pc, #24]	@ (10030 <prvSwitchTimerLists+0x44>)
   10018:	681b      	ldr	r3, [r3, #0]
   1001a:	4a04      	ldr	r2, [pc, #16]	@ (1002c <prvSwitchTimerLists+0x40>)
   1001c:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
   1001e:	4a04      	ldr	r2, [pc, #16]	@ (10030 <prvSwitchTimerLists+0x44>)
   10020:	9b01      	ldr	r3, [sp, #4]
   10022:	6013      	str	r3, [r2, #0]
    }
   10024:	bf00      	nop
   10026:	b003      	add	sp, #12
   10028:	f85d fb04 	ldr.w	pc, [sp], #4
   1002c:	100158ac 	.word	0x100158ac
   10030:	100158b0 	.word	0x100158b0

00010034 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
   10034:	b508      	push	{r3, lr}
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
   10036:	f7fe ff15 	bl	ee64 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
   1003a:	4b0e      	ldr	r3, [pc, #56]	@ (10074 <prvCheckForValidListAndQueue+0x40>)
   1003c:	681b      	ldr	r3, [r3, #0]
   1003e:	2b00      	cmp	r3, #0
   10040:	d113      	bne.n	1006a <prvCheckForValidListAndQueue+0x36>
            {
                vListInitialise( &xActiveTimerList1 );
   10042:	480d      	ldr	r0, [pc, #52]	@ (10078 <prvCheckForValidListAndQueue+0x44>)
   10044:	f7ff f918 	bl	f278 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
   10048:	480c      	ldr	r0, [pc, #48]	@ (1007c <prvCheckForValidListAndQueue+0x48>)
   1004a:	f7ff f915 	bl	f278 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
   1004e:	4b0c      	ldr	r3, [pc, #48]	@ (10080 <prvCheckForValidListAndQueue+0x4c>)
   10050:	4a09      	ldr	r2, [pc, #36]	@ (10078 <prvCheckForValidListAndQueue+0x44>)
   10052:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
   10054:	4b0b      	ldr	r3, [pc, #44]	@ (10084 <prvCheckForValidListAndQueue+0x50>)
   10056:	4a09      	ldr	r2, [pc, #36]	@ (1007c <prvCheckForValidListAndQueue+0x48>)
   10058:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
   1005a:	2200      	movs	r2, #0
   1005c:	2110      	movs	r1, #16
   1005e:	2005      	movs	r0, #5
   10060:	f7ff fbbe 	bl	f7e0 <xQueueGenericCreate>
   10064:	4603      	mov	r3, r0
   10066:	4a03      	ldr	r2, [pc, #12]	@ (10074 <prvCheckForValidListAndQueue+0x40>)
   10068:	6013      	str	r3, [r2, #0]
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
   1006a:	f7fe ff1d 	bl	eea8 <vPortExitCritical>
    }
   1006e:	bf00      	nop
   10070:	bd08      	pop	{r3, pc}
   10072:	bf00      	nop
   10074:	100158b4 	.word	0x100158b4
   10078:	10015884 	.word	0x10015884
   1007c:	10015898 	.word	0x10015898
   10080:	100158ac 	.word	0x100158ac
   10084:	100158b0 	.word	0x100158b0

00010088 <am_freertos_sleep>:
#include "FreeRTOS.h"
#include "task.h"

// Sleep called from FreeRTOS idle
uint32_t am_freertos_sleep(uint32_t idleTime)
{
   10088:	b500      	push	{lr}
   1008a:	b083      	sub	sp, #12
   1008c:	9001      	str	r0, [sp, #4]
    am_hal_sysctrl_sleep(AM_HAL_SYSCTRL_SLEEP_DEEP);
   1008e:	2001      	movs	r0, #1
   10090:	f001 fa26 	bl	114e0 <am_hal_sysctrl_sleep>
    return 0;
   10094:	2300      	movs	r3, #0
}
   10096:	4618      	mov	r0, r3
   10098:	b003      	add	sp, #12
   1009a:	f85d fb04 	ldr.w	pc, [sp], #4

0001009e <am_freertos_wakeup>:

// Wakeup hook
void am_freertos_wakeup(uint32_t idleTime)
{
   1009e:	b082      	sub	sp, #8
   100a0:	9001      	str	r0, [sp, #4]
    return;
   100a2:	bf00      	nop
}
   100a4:	b002      	add	sp, #8
   100a6:	4770      	bx	lr

000100a8 <vApplicationMallocFailedHook>:

// FreeRTOS error hooks
void vApplicationMallocFailedHook(void)
{
    while (1);
   100a8:	bf00      	nop
   100aa:	e7fd      	b.n	100a8 <vApplicationMallocFailedHook>

000100ac <vApplicationStackOverflowHook>:
}

void vApplicationStackOverflowHook(TaskHandle_t pxTask, char *pcTaskName)
{
   100ac:	b082      	sub	sp, #8
   100ae:	9001      	str	r0, [sp, #4]
   100b0:	9100      	str	r1, [sp, #0]
    (void) pcTaskName;
    (void) pxTask;
    while (1) { __asm("BKPT #0\n"); }
   100b2:	be00      	bkpt	0x0000
   100b4:	e7fd      	b.n	100b2 <vApplicationStackOverflowHook+0x6>
	...

000100b8 <memset>:
   100b8:	0783      	lsls	r3, r0, #30
   100ba:	b530      	push	{r4, r5, lr}
   100bc:	d046      	beq.n	1014c <memset+0x94>
   100be:	1884      	adds	r4, r0, r2
   100c0:	4684      	mov	ip, r0
   100c2:	e004      	b.n	100ce <memset+0x16>
   100c4:	f803 1b01 	strb.w	r1, [r3], #1
   100c8:	079d      	lsls	r5, r3, #30
   100ca:	d004      	beq.n	100d6 <memset+0x1e>
   100cc:	469c      	mov	ip, r3
   100ce:	45a4      	cmp	ip, r4
   100d0:	4663      	mov	r3, ip
   100d2:	d1f7      	bne.n	100c4 <memset+0xc>
   100d4:	bd30      	pop	{r4, r5, pc}
   100d6:	3a01      	subs	r2, #1
   100d8:	4402      	add	r2, r0
   100da:	eba2 020c 	sub.w	r2, r2, ip
   100de:	2a03      	cmp	r2, #3
   100e0:	d929      	bls.n	10136 <memset+0x7e>
   100e2:	b2cc      	uxtb	r4, r1
   100e4:	eb04 2404 	add.w	r4, r4, r4, lsl #8
   100e8:	2a0f      	cmp	r2, #15
   100ea:	eb04 4404 	add.w	r4, r4, r4, lsl #16
   100ee:	d92f      	bls.n	10150 <memset+0x98>
   100f0:	f1a2 0c10 	sub.w	ip, r2, #16
   100f4:	f02c 0c0f 	bic.w	ip, ip, #15
   100f8:	f103 0510 	add.w	r5, r3, #16
   100fc:	44ac      	add	ip, r5
   100fe:	e9c3 4400 	strd	r4, r4, [r3]
   10102:	e9c3 4402 	strd	r4, r4, [r3, #8]
   10106:	3310      	adds	r3, #16
   10108:	4563      	cmp	r3, ip
   1010a:	d1f8      	bne.n	100fe <memset+0x46>
   1010c:	f012 0f0c 	tst.w	r2, #12
   10110:	f002 0e0f 	and.w	lr, r2, #15
   10114:	d018      	beq.n	10148 <memset+0x90>
   10116:	f02e 0c03 	bic.w	ip, lr, #3
   1011a:	449c      	add	ip, r3
   1011c:	f1ae 0504 	sub.w	r5, lr, #4
   10120:	461a      	mov	r2, r3
   10122:	f842 4b04 	str.w	r4, [r2], #4
   10126:	4562      	cmp	r2, ip
   10128:	d1fb      	bne.n	10122 <memset+0x6a>
   1012a:	f025 0403 	bic.w	r4, r5, #3
   1012e:	3304      	adds	r3, #4
   10130:	f00e 0203 	and.w	r2, lr, #3
   10134:	4423      	add	r3, r4
   10136:	2a00      	cmp	r2, #0
   10138:	d0cc      	beq.n	100d4 <memset+0x1c>
   1013a:	b2c9      	uxtb	r1, r1
   1013c:	441a      	add	r2, r3
   1013e:	f803 1b01 	strb.w	r1, [r3], #1
   10142:	4293      	cmp	r3, r2
   10144:	d1fb      	bne.n	1013e <memset+0x86>
   10146:	bd30      	pop	{r4, r5, pc}
   10148:	4672      	mov	r2, lr
   1014a:	e7f4      	b.n	10136 <memset+0x7e>
   1014c:	4603      	mov	r3, r0
   1014e:	e7c6      	b.n	100de <memset+0x26>
   10150:	4696      	mov	lr, r2
   10152:	e7e0      	b.n	10116 <memset+0x5e>

00010154 <am_hal_adc_initialize>:
   10154:	2800      	cmp	r0, #0
   10156:	d138      	bne.n	101ca <am_hal_adc_initialize+0x76>
   10158:	2900      	cmp	r1, #0
   1015a:	d038      	beq.n	101ce <am_hal_adc_initialize+0x7a>
   1015c:	4a1d      	ldr	r2, [pc, #116]	@ (101d4 <am_hal_adc_initialize+0x80>)
   1015e:	78d3      	ldrb	r3, [r2, #3]
   10160:	f013 0301 	ands.w	r3, r3, #1
   10164:	d125      	bne.n	101b2 <am_hal_adc_initialize+0x5e>
   10166:	6810      	ldr	r0, [r2, #0]
   10168:	b510      	push	{r4, lr}
   1016a:	4c1b      	ldr	r4, [pc, #108]	@ (101d8 <am_hal_adc_initialize+0x84>)
   1016c:	f000 407e 	and.w	r0, r0, #4261412864	@ 0xfe000000
   10170:	4320      	orrs	r0, r4
   10172:	4c1a      	ldr	r4, [pc, #104]	@ (101dc <am_hal_adc_initialize+0x88>)
   10174:	e9c2 0300 	strd	r0, r3, [r2]
   10178:	6023      	str	r3, [r4, #0]
   1017a:	4819      	ldr	r0, [pc, #100]	@ (101e0 <am_hal_adc_initialize+0x8c>)
   1017c:	600a      	str	r2, [r1, #0]
   1017e:	f000 fca5 	bl	10acc <am_hal_flash_load_ui32>
   10182:	4c18      	ldr	r4, [pc, #96]	@ (101e4 <am_hal_adc_initialize+0x90>)
   10184:	4603      	mov	r3, r0
   10186:	4818      	ldr	r0, [pc, #96]	@ (101e8 <am_hal_adc_initialize+0x94>)
   10188:	6023      	str	r3, [r4, #0]
   1018a:	f000 fc9f 	bl	10acc <am_hal_flash_load_ui32>
   1018e:	4603      	mov	r3, r0
   10190:	4816      	ldr	r0, [pc, #88]	@ (101ec <am_hal_adc_initialize+0x98>)
   10192:	6063      	str	r3, [r4, #4]
   10194:	f000 fc9a 	bl	10acc <am_hal_flash_load_ui32>
   10198:	6823      	ldr	r3, [r4, #0]
   1019a:	60a0      	str	r0, [r4, #8]
   1019c:	3301      	adds	r3, #1
   1019e:	d00a      	beq.n	101b6 <am_hal_adc_initialize+0x62>
   101a0:	6863      	ldr	r3, [r4, #4]
   101a2:	3301      	adds	r3, #1
   101a4:	d007      	beq.n	101b6 <am_hal_adc_initialize+0x62>
   101a6:	3001      	adds	r0, #1
   101a8:	d005      	beq.n	101b6 <am_hal_adc_initialize+0x62>
   101aa:	2301      	movs	r3, #1
   101ac:	7323      	strb	r3, [r4, #12]
   101ae:	2000      	movs	r0, #0
   101b0:	bd10      	pop	{r4, pc}
   101b2:	2007      	movs	r0, #7
   101b4:	4770      	bx	lr
   101b6:	480e      	ldr	r0, [pc, #56]	@ (101f0 <am_hal_adc_initialize+0x9c>)
   101b8:	490e      	ldr	r1, [pc, #56]	@ (101f4 <am_hal_adc_initialize+0xa0>)
   101ba:	4a0f      	ldr	r2, [pc, #60]	@ (101f8 <am_hal_adc_initialize+0xa4>)
   101bc:	6020      	str	r0, [r4, #0]
   101be:	2300      	movs	r3, #0
   101c0:	6061      	str	r1, [r4, #4]
   101c2:	60a2      	str	r2, [r4, #8]
   101c4:	7323      	strb	r3, [r4, #12]
   101c6:	2000      	movs	r0, #0
   101c8:	bd10      	pop	{r4, pc}
   101ca:	2005      	movs	r0, #5
   101cc:	4770      	bx	lr
   101ce:	2006      	movs	r0, #6
   101d0:	4770      	bx	lr
   101d2:	bf00      	nop
   101d4:	100158c4 	.word	0x100158c4
   101d8:	01afafaf 	.word	0x01afafaf
   101dc:	100158c0 	.word	0x100158c0
   101e0:	50023840 	.word	0x50023840
   101e4:	10015904 	.word	0x10015904
   101e8:	50023844 	.word	0x50023844
   101ec:	50023848 	.word	0x50023848
   101f0:	4395c000 	.word	0x4395c000
   101f4:	3f839874 	.word	0x3f839874
   101f8:	bb8c47a1 	.word	0xbb8c47a1

000101fc <am_hal_adc_deinitialize>:
   101fc:	4603      	mov	r3, r0
   101fe:	b170      	cbz	r0, 1021e <am_hal_adc_deinitialize+0x22>
   10200:	6802      	ldr	r2, [r0, #0]
   10202:	4911      	ldr	r1, [pc, #68]	@ (10248 <am_hal_adc_deinitialize+0x4c>)
   10204:	f022 427e 	bic.w	r2, r2, #4261412864	@ 0xfe000000
   10208:	428a      	cmp	r2, r1
   1020a:	d108      	bne.n	1021e <am_hal_adc_deinitialize+0x22>
   1020c:	78c2      	ldrb	r2, [r0, #3]
   1020e:	0792      	lsls	r2, r2, #30
   10210:	d407      	bmi.n	10222 <am_hal_adc_deinitialize+0x26>
   10212:	78da      	ldrb	r2, [r3, #3]
   10214:	f022 0201 	bic.w	r2, r2, #1
   10218:	2000      	movs	r0, #0
   1021a:	70da      	strb	r2, [r3, #3]
   1021c:	4770      	bx	lr
   1021e:	2002      	movs	r0, #2
   10220:	4770      	bx	lr
   10222:	4a0a      	ldr	r2, [pc, #40]	@ (1024c <am_hal_adc_deinitialize+0x50>)
   10224:	f8d2 0280 	ldr.w	r0, [r2, #640]	@ 0x280
   10228:	2100      	movs	r1, #0
   1022a:	f020 0001 	bic.w	r0, r0, #1
   1022e:	f8c2 0280 	str.w	r0, [r2, #640]	@ 0x280
   10232:	f8c2 1290 	str.w	r1, [r2, #656]	@ 0x290
   10236:	6810      	ldr	r0, [r2, #0]
   10238:	f361 0000 	bfi	r0, r1, #0, #1
   1023c:	6010      	str	r0, [r2, #0]
   1023e:	78da      	ldrb	r2, [r3, #3]
   10240:	f361 0241 	bfi	r2, r1, #1, #1
   10244:	70da      	strb	r2, [r3, #3]
   10246:	e7e4      	b.n	10212 <am_hal_adc_deinitialize+0x16>
   10248:	01afafaf 	.word	0x01afafaf
   1024c:	50010000 	.word	0x50010000

00010250 <am_hal_adc_configure>:
   10250:	b3a0      	cbz	r0, 102bc <am_hal_adc_configure+0x6c>
   10252:	6803      	ldr	r3, [r0, #0]
   10254:	4a1a      	ldr	r2, [pc, #104]	@ (102c0 <am_hal_adc_configure+0x70>)
   10256:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
   1025a:	4293      	cmp	r3, r2
   1025c:	d12e      	bne.n	102bc <am_hal_adc_configure+0x6c>
   1025e:	b500      	push	{lr}
   10260:	780b      	ldrb	r3, [r1, #0]
   10262:	7988      	ldrb	r0, [r1, #6]
   10264:	784a      	ldrb	r2, [r1, #1]
   10266:	f891 e002 	ldrb.w	lr, [r1, #2]
   1026a:	f891 c003 	ldrb.w	ip, [r1, #3]
   1026e:	061b      	lsls	r3, r3, #24
   10270:	0080      	lsls	r0, r0, #2
   10272:	f000 0004 	and.w	r0, r0, #4
   10276:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
   1027a:	04d2      	lsls	r2, r2, #19
   1027c:	4303      	orrs	r3, r0
   1027e:	f402 2200 	and.w	r2, r2, #524288	@ 0x80000
   10282:	7908      	ldrb	r0, [r1, #4]
   10284:	ea4f 4e0e 	mov.w	lr, lr, lsl #16
   10288:	4313      	orrs	r3, r2
   1028a:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
   1028e:	794a      	ldrb	r2, [r1, #5]
   10290:	f40e 21e0 	and.w	r1, lr, #458752	@ 0x70000
   10294:	430b      	orrs	r3, r1
   10296:	f40c 7c40 	and.w	ip, ip, #768	@ 0x300
   1029a:	0101      	lsls	r1, r0, #4
   1029c:	ea43 030c 	orr.w	r3, r3, ip
   102a0:	f001 0110 	and.w	r1, r1, #16
   102a4:	00d2      	lsls	r2, r2, #3
   102a6:	430b      	orrs	r3, r1
   102a8:	f002 0208 	and.w	r2, r2, #8
   102ac:	4905      	ldr	r1, [pc, #20]	@ (102c4 <am_hal_adc_configure+0x74>)
   102ae:	4313      	orrs	r3, r2
   102b0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
   102b4:	600b      	str	r3, [r1, #0]
   102b6:	2000      	movs	r0, #0
   102b8:	f85d fb04 	ldr.w	pc, [sp], #4
   102bc:	2002      	movs	r0, #2
   102be:	4770      	bx	lr
   102c0:	01afafaf 	.word	0x01afafaf
   102c4:	50010000 	.word	0x50010000

000102c8 <am_hal_adc_configure_slot>:
   102c8:	b350      	cbz	r0, 10320 <am_hal_adc_configure_slot+0x58>
   102ca:	6803      	ldr	r3, [r0, #0]
   102cc:	4816      	ldr	r0, [pc, #88]	@ (10328 <am_hal_adc_configure_slot+0x60>)
   102ce:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
   102d2:	4283      	cmp	r3, r0
   102d4:	d124      	bne.n	10320 <am_hal_adc_configure_slot+0x58>
   102d6:	2907      	cmp	r1, #7
   102d8:	d824      	bhi.n	10324 <am_hal_adc_configure_slot+0x5c>
   102da:	b410      	push	{r4}
   102dc:	7810      	ldrb	r0, [r2, #0]
   102de:	78d4      	ldrb	r4, [r2, #3]
   102e0:	7913      	ldrb	r3, [r2, #4]
   102e2:	f892 c001 	ldrb.w	ip, [r2, #1]
   102e6:	0600      	lsls	r0, r0, #24
   102e8:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
   102ec:	f000 60e0 	and.w	r0, r0, #117440512	@ 0x7000000
   102f0:	4303      	orrs	r3, r0
   102f2:	7890      	ldrb	r0, [r2, #2]
   102f4:	4a0d      	ldr	r2, [pc, #52]	@ (1032c <am_hal_adc_configure_slot+0x64>)
   102f6:	4c0e      	ldr	r4, [pc, #56]	@ (10330 <am_hal_adc_configure_slot+0x68>)
   102f8:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
   102fc:	0200      	lsls	r0, r0, #8
   102fe:	440a      	add	r2, r1
   10300:	f40c 3c40 	and.w	ip, ip, #196608	@ 0x30000
   10304:	f400 6170 	and.w	r1, r0, #3840	@ 0xf00
   10308:	ea43 030c 	orr.w	r3, r3, ip
   1030c:	0092      	lsls	r2, r2, #2
   1030e:	430b      	orrs	r3, r1
   10310:	6013      	str	r3, [r2, #0]
   10312:	6823      	ldr	r3, [r4, #0]
   10314:	3301      	adds	r3, #1
   10316:	2000      	movs	r0, #0
   10318:	6023      	str	r3, [r4, #0]
   1031a:	f85d 4b04 	ldr.w	r4, [sp], #4
   1031e:	4770      	bx	lr
   10320:	2002      	movs	r0, #2
   10322:	4770      	bx	lr
   10324:	2005      	movs	r0, #5
   10326:	4770      	bx	lr
   10328:	01afafaf 	.word	0x01afafaf
   1032c:	14004003 	.word	0x14004003
   10330:	100158c0 	.word	0x100158c0

00010334 <am_hal_adc_enable>:
   10334:	b198      	cbz	r0, 1035e <am_hal_adc_enable+0x2a>
   10336:	6803      	ldr	r3, [r0, #0]
   10338:	4a0a      	ldr	r2, [pc, #40]	@ (10364 <am_hal_adc_enable+0x30>)
   1033a:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
   1033e:	4293      	cmp	r3, r2
   10340:	d10d      	bne.n	1035e <am_hal_adc_enable+0x2a>
   10342:	78c3      	ldrb	r3, [r0, #3]
   10344:	079b      	lsls	r3, r3, #30
   10346:	d408      	bmi.n	1035a <am_hal_adc_enable+0x26>
   10348:	4a07      	ldr	r2, [pc, #28]	@ (10368 <am_hal_adc_enable+0x34>)
   1034a:	6813      	ldr	r3, [r2, #0]
   1034c:	f043 0301 	orr.w	r3, r3, #1
   10350:	6013      	str	r3, [r2, #0]
   10352:	78c3      	ldrb	r3, [r0, #3]
   10354:	f043 0302 	orr.w	r3, r3, #2
   10358:	70c3      	strb	r3, [r0, #3]
   1035a:	2000      	movs	r0, #0
   1035c:	4770      	bx	lr
   1035e:	2002      	movs	r0, #2
   10360:	4770      	bx	lr
   10362:	bf00      	nop
   10364:	01afafaf 	.word	0x01afafaf
   10368:	50010000 	.word	0x50010000

0001036c <am_hal_adc_disable>:
   1036c:	b1e8      	cbz	r0, 103aa <am_hal_adc_disable+0x3e>
   1036e:	6802      	ldr	r2, [r0, #0]
   10370:	490f      	ldr	r1, [pc, #60]	@ (103b0 <am_hal_adc_disable+0x44>)
   10372:	f022 427e 	bic.w	r2, r2, #4261412864	@ 0xfe000000
   10376:	428a      	cmp	r2, r1
   10378:	4603      	mov	r3, r0
   1037a:	d116      	bne.n	103aa <am_hal_adc_disable+0x3e>
   1037c:	b410      	push	{r4}
   1037e:	4a0d      	ldr	r2, [pc, #52]	@ (103b4 <am_hal_adc_disable+0x48>)
   10380:	f8d2 4280 	ldr.w	r4, [r2, #640]	@ 0x280
   10384:	2100      	movs	r1, #0
   10386:	f024 0401 	bic.w	r4, r4, #1
   1038a:	f8c2 4280 	str.w	r4, [r2, #640]	@ 0x280
   1038e:	f8c2 1290 	str.w	r1, [r2, #656]	@ 0x290
   10392:	6814      	ldr	r4, [r2, #0]
   10394:	f361 0400 	bfi	r4, r1, #0, #1
   10398:	6014      	str	r4, [r2, #0]
   1039a:	78da      	ldrb	r2, [r3, #3]
   1039c:	f85d 4b04 	ldr.w	r4, [sp], #4
   103a0:	f361 0241 	bfi	r2, r1, #1, #1
   103a4:	4608      	mov	r0, r1
   103a6:	70da      	strb	r2, [r3, #3]
   103a8:	4770      	bx	lr
   103aa:	2002      	movs	r0, #2
   103ac:	4770      	bx	lr
   103ae:	bf00      	nop
   103b0:	01afafaf 	.word	0x01afafaf
   103b4:	50010000 	.word	0x50010000

000103b8 <am_hal_adc_samples_read>:
   103b8:	b470      	push	{r4, r5, r6}
   103ba:	9c03      	ldr	r4, [sp, #12]
   103bc:	b310      	cbz	r0, 10404 <am_hal_adc_samples_read+0x4c>
   103be:	6800      	ldr	r0, [r0, #0]
   103c0:	4d29      	ldr	r5, [pc, #164]	@ (10468 <am_hal_adc_samples_read+0xb0>)
   103c2:	f020 407e 	bic.w	r0, r0, #4261412864	@ 0xfe000000
   103c6:	42a8      	cmp	r0, r5
   103c8:	d11c      	bne.n	10404 <am_hal_adc_samples_read+0x4c>
   103ca:	2c00      	cmp	r4, #0
   103cc:	d04a      	beq.n	10464 <am_hal_adc_samples_read+0xac>
   103ce:	2000      	movs	r0, #0
   103d0:	681d      	ldr	r5, [r3, #0]
   103d2:	6018      	str	r0, [r3, #0]
   103d4:	b1ca      	cbz	r2, 1040a <am_hal_adc_samples_read+0x52>
   103d6:	f104 0008 	add.w	r0, r4, #8
   103da:	3a04      	subs	r2, #4
   103dc:	f852 1f04 	ldr.w	r1, [r2, #4]!
   103e0:	3008      	adds	r0, #8
   103e2:	f3c1 7102 	ubfx	r1, r1, #28, #3
   103e6:	f840 1c0c 	str.w	r1, [r0, #-12]
   103ea:	6811      	ldr	r1, [r2, #0]
   103ec:	f3c1 118d 	ubfx	r1, r1, #6, #14
   103f0:	f840 1c10 	str.w	r1, [r0, #-16]
   103f4:	6819      	ldr	r1, [r3, #0]
   103f6:	3101      	adds	r1, #1
   103f8:	42a9      	cmp	r1, r5
   103fa:	6019      	str	r1, [r3, #0]
   103fc:	d3ee      	bcc.n	103dc <am_hal_adc_samples_read+0x24>
   103fe:	2000      	movs	r0, #0
   10400:	bc70      	pop	{r4, r5, r6}
   10402:	4770      	bx	lr
   10404:	2002      	movs	r0, #2
   10406:	bc70      	pop	{r4, r5, r6}
   10408:	4770      	bx	lr
   1040a:	4e18      	ldr	r6, [pc, #96]	@ (1046c <am_hal_adc_samples_read+0xb4>)
   1040c:	f104 0008 	add.w	r0, r4, #8
   10410:	b9b1      	cbnz	r1, 10440 <am_hal_adc_samples_read+0x88>
   10412:	e001      	b.n	10418 <am_hal_adc_samples_read+0x60>
   10414:	4295      	cmp	r5, r2
   10416:	d9f2      	bls.n	103fe <am_hal_adc_samples_read+0x46>
   10418:	6bf1      	ldr	r1, [r6, #60]	@ 0x3c
   1041a:	3008      	adds	r0, #8
   1041c:	f3c1 7202 	ubfx	r2, r1, #28, #3
   10420:	f840 2c0c 	str.w	r2, [r0, #-12]
   10424:	f3c1 128d 	ubfx	r2, r1, #6, #14
   10428:	f840 2c10 	str.w	r2, [r0, #-16]
   1042c:	681a      	ldr	r2, [r3, #0]
   1042e:	f011 6f7f 	tst.w	r1, #267386880	@ 0xff00000
   10432:	f102 0201 	add.w	r2, r2, #1
   10436:	601a      	str	r2, [r3, #0]
   10438:	d1ec      	bne.n	10414 <am_hal_adc_samples_read+0x5c>
   1043a:	e7e0      	b.n	103fe <am_hal_adc_samples_read+0x46>
   1043c:	42aa      	cmp	r2, r5
   1043e:	d2de      	bcs.n	103fe <am_hal_adc_samples_read+0x46>
   10440:	6bf1      	ldr	r1, [r6, #60]	@ 0x3c
   10442:	3008      	adds	r0, #8
   10444:	f3c1 7202 	ubfx	r2, r1, #28, #3
   10448:	f840 2c0c 	str.w	r2, [r0, #-12]
   1044c:	f3c1 0213 	ubfx	r2, r1, #0, #20
   10450:	f840 2c10 	str.w	r2, [r0, #-16]
   10454:	681a      	ldr	r2, [r3, #0]
   10456:	f011 6f7f 	tst.w	r1, #267386880	@ 0xff00000
   1045a:	f102 0201 	add.w	r2, r2, #1
   1045e:	601a      	str	r2, [r3, #0]
   10460:	d1ec      	bne.n	1043c <am_hal_adc_samples_read+0x84>
   10462:	e7cc      	b.n	103fe <am_hal_adc_samples_read+0x46>
   10464:	2006      	movs	r0, #6
   10466:	e7cb      	b.n	10400 <am_hal_adc_samples_read+0x48>
   10468:	01afafaf 	.word	0x01afafaf
   1046c:	50010000 	.word	0x50010000

00010470 <am_hal_adc_sw_trigger>:
   10470:	b150      	cbz	r0, 10488 <am_hal_adc_sw_trigger+0x18>
   10472:	6803      	ldr	r3, [r0, #0]
   10474:	4a05      	ldr	r2, [pc, #20]	@ (1048c <am_hal_adc_sw_trigger+0x1c>)
   10476:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
   1047a:	4293      	cmp	r3, r2
   1047c:	d104      	bne.n	10488 <am_hal_adc_sw_trigger+0x18>
   1047e:	4b04      	ldr	r3, [pc, #16]	@ (10490 <am_hal_adc_sw_trigger+0x20>)
   10480:	2237      	movs	r2, #55	@ 0x37
   10482:	609a      	str	r2, [r3, #8]
   10484:	2000      	movs	r0, #0
   10486:	4770      	bx	lr
   10488:	2002      	movs	r0, #2
   1048a:	4770      	bx	lr
   1048c:	01afafaf 	.word	0x01afafaf
   10490:	50010000 	.word	0x50010000

00010494 <am_hal_adc_power_control>:
   10494:	2800      	cmp	r0, #0
   10496:	d05e      	beq.n	10556 <am_hal_adc_power_control+0xc2>
   10498:	b538      	push	{r3, r4, r5, lr}
   1049a:	6803      	ldr	r3, [r0, #0]
   1049c:	460d      	mov	r5, r1
   1049e:	4932      	ldr	r1, [pc, #200]	@ (10568 <am_hal_adc_power_control+0xd4>)
   104a0:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
   104a4:	428b      	cmp	r3, r1
   104a6:	4604      	mov	r4, r0
   104a8:	d125      	bne.n	104f6 <am_hal_adc_power_control+0x62>
   104aa:	b335      	cbz	r5, 104fa <am_hal_adc_power_control+0x66>
   104ac:	3d01      	subs	r5, #1
   104ae:	2d01      	cmp	r5, #1
   104b0:	d84f      	bhi.n	10552 <am_hal_adc_power_control+0xbe>
   104b2:	b1da      	cbz	r2, 104ec <am_hal_adc_power_control+0x58>
   104b4:	4b2d      	ldr	r3, [pc, #180]	@ (1056c <am_hal_adc_power_control+0xd8>)
   104b6:	68d9      	ldr	r1, [r3, #12]
   104b8:	6141      	str	r1, [r0, #20]
   104ba:	6919      	ldr	r1, [r3, #16]
   104bc:	6181      	str	r1, [r0, #24]
   104be:	6959      	ldr	r1, [r3, #20]
   104c0:	61c1      	str	r1, [r0, #28]
   104c2:	6999      	ldr	r1, [r3, #24]
   104c4:	6201      	str	r1, [r0, #32]
   104c6:	69d9      	ldr	r1, [r3, #28]
   104c8:	6241      	str	r1, [r0, #36]	@ 0x24
   104ca:	6a19      	ldr	r1, [r3, #32]
   104cc:	6281      	str	r1, [r0, #40]	@ 0x28
   104ce:	6a59      	ldr	r1, [r3, #36]	@ 0x24
   104d0:	62c1      	str	r1, [r0, #44]	@ 0x2c
   104d2:	6a99      	ldr	r1, [r3, #40]	@ 0x28
   104d4:	6301      	str	r1, [r0, #48]	@ 0x30
   104d6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
   104d8:	6341      	str	r1, [r0, #52]	@ 0x34
   104da:	6b19      	ldr	r1, [r3, #48]	@ 0x30
   104dc:	6381      	str	r1, [r0, #56]	@ 0x38
   104de:	f8d3 1200 	ldr.w	r1, [r3, #512]	@ 0x200
   104e2:	63c1      	str	r1, [r0, #60]	@ 0x3c
   104e4:	681b      	ldr	r3, [r3, #0]
   104e6:	6103      	str	r3, [r0, #16]
   104e8:	2201      	movs	r2, #1
   104ea:	7302      	strb	r2, [r0, #12]
   104ec:	200a      	movs	r0, #10
   104ee:	f000 fd4f 	bl	10f90 <am_hal_pwrctrl_periph_disable>
   104f2:	2000      	movs	r0, #0
   104f4:	bd38      	pop	{r3, r4, r5, pc}
   104f6:	2002      	movs	r0, #2
   104f8:	bd38      	pop	{r3, r4, r5, pc}
   104fa:	2a00      	cmp	r2, #0
   104fc:	d02d      	beq.n	1055a <am_hal_adc_power_control+0xc6>
   104fe:	7b03      	ldrb	r3, [r0, #12]
   10500:	2b00      	cmp	r3, #0
   10502:	d02e      	beq.n	10562 <am_hal_adc_power_control+0xce>
   10504:	200a      	movs	r0, #10
   10506:	f000 fd0d 	bl	10f24 <am_hal_pwrctrl_periph_enable>
   1050a:	4b18      	ldr	r3, [pc, #96]	@ (1056c <am_hal_adc_power_control+0xd8>)
   1050c:	6962      	ldr	r2, [r4, #20]
   1050e:	60da      	str	r2, [r3, #12]
   10510:	69a2      	ldr	r2, [r4, #24]
   10512:	611a      	str	r2, [r3, #16]
   10514:	69e2      	ldr	r2, [r4, #28]
   10516:	615a      	str	r2, [r3, #20]
   10518:	6a22      	ldr	r2, [r4, #32]
   1051a:	619a      	str	r2, [r3, #24]
   1051c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
   1051e:	61da      	str	r2, [r3, #28]
   10520:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
   10522:	621a      	str	r2, [r3, #32]
   10524:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
   10526:	625a      	str	r2, [r3, #36]	@ 0x24
   10528:	6b22      	ldr	r2, [r4, #48]	@ 0x30
   1052a:	629a      	str	r2, [r3, #40]	@ 0x28
   1052c:	6b62      	ldr	r2, [r4, #52]	@ 0x34
   1052e:	62da      	str	r2, [r3, #44]	@ 0x2c
   10530:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
   10532:	631a      	str	r2, [r3, #48]	@ 0x30
   10534:	f8c3 5200 	str.w	r5, [r3, #512]	@ 0x200
   10538:	6921      	ldr	r1, [r4, #16]
   1053a:	f021 0201 	bic.w	r2, r1, #1
   1053e:	601a      	str	r2, [r3, #0]
   10540:	681a      	ldr	r2, [r3, #0]
   10542:	f361 0200 	bfi	r2, r1, #0, #1
   10546:	601a      	str	r2, [r3, #0]
   10548:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
   1054a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
   1054e:	7325      	strb	r5, [r4, #12]
   10550:	e7cf      	b.n	104f2 <am_hal_adc_power_control+0x5e>
   10552:	2006      	movs	r0, #6
   10554:	bd38      	pop	{r3, r4, r5, pc}
   10556:	2002      	movs	r0, #2
   10558:	4770      	bx	lr
   1055a:	200a      	movs	r0, #10
   1055c:	f000 fce2 	bl	10f24 <am_hal_pwrctrl_periph_enable>
   10560:	e7c7      	b.n	104f2 <am_hal_adc_power_control+0x5e>
   10562:	2007      	movs	r0, #7
   10564:	bd38      	pop	{r3, r4, r5, pc}
   10566:	bf00      	nop
   10568:	01afafaf 	.word	0x01afafaf
   1056c:	50010000 	.word	0x50010000

00010570 <am_hal_cachectrl_config>:
   10570:	b530      	push	{r4, r5, lr}
   10572:	b083      	sub	sp, #12
   10574:	4604      	mov	r4, r0
   10576:	f000 fc35 	bl	10de4 <am_hal_interrupt_master_disable>
   1057a:	4d0e      	ldr	r5, [pc, #56]	@ (105b4 <am_hal_cachectrl_config+0x44>)
   1057c:	9001      	str	r0, [sp, #4]
   1057e:	682b      	ldr	r3, [r5, #0]
   10580:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
   10584:	602b      	str	r3, [r5, #0]
   10586:	9801      	ldr	r0, [sp, #4]
   10588:	f000 fc30 	bl	10dec <am_hal_interrupt_master_set>
   1058c:	7823      	ldrb	r3, [r4, #0]
   1058e:	7862      	ldrb	r2, [r4, #1]
   10590:	78a1      	ldrb	r1, [r4, #2]
   10592:	011b      	lsls	r3, r3, #4
   10594:	0212      	lsls	r2, r2, #8
   10596:	f402 7240 	and.w	r2, r2, #768	@ 0x300
   1059a:	b2db      	uxtb	r3, r3
   1059c:	4313      	orrs	r3, r2
   1059e:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
   105a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
   105a6:	2000      	movs	r0, #0
   105a8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
   105ac:	602b      	str	r3, [r5, #0]
   105ae:	b003      	add	sp, #12
   105b0:	bd30      	pop	{r4, r5, pc}
   105b2:	bf00      	nop
   105b4:	40018000 	.word	0x40018000

000105b8 <am_hal_cachectrl_enable>:
   105b8:	4a03      	ldr	r2, [pc, #12]	@ (105c8 <am_hal_cachectrl_enable+0x10>)
   105ba:	6813      	ldr	r3, [r2, #0]
   105bc:	f043 0301 	orr.w	r3, r3, #1
   105c0:	2000      	movs	r0, #0
   105c2:	6013      	str	r3, [r2, #0]
   105c4:	4770      	bx	lr
   105c6:	bf00      	nop
   105c8:	40018000 	.word	0x40018000

000105cc <am_hal_cachectrl_control>:
   105cc:	b5f0      	push	{r4, r5, r6, r7, lr}
   105ce:	3801      	subs	r0, #1
   105d0:	b08f      	sub	sp, #60	@ 0x3c
   105d2:	2810      	cmp	r0, #16
   105d4:	f200 8190 	bhi.w	108f8 <am_hal_cachectrl_control+0x32c>
   105d8:	e8df f010 	tbh	[pc, r0, lsl #1]
   105dc:	01600055 	.word	0x01600055
   105e0:	00e60166 	.word	0x00e60166
   105e4:	00eb00e9 	.word	0x00eb00e9
   105e8:	005b00ed 	.word	0x005b00ed
   105ec:	01800169 	.word	0x01800169
   105f0:	00a2005e 	.word	0x00a2005e
   105f4:	00f00011 	.word	0x00f00011
   105f8:	012e0110 	.word	0x012e0110
   105fc:	014b      	.short	0x014b
   105fe:	4cb2      	ldr	r4, [pc, #712]	@ (108c8 <am_hal_cachectrl_control+0x2fc>)
   10600:	4db2      	ldr	r5, [pc, #712]	@ (108cc <am_hal_cachectrl_control+0x300>)
   10602:	f000 fbef 	bl	10de4 <am_hal_interrupt_master_disable>
   10606:	4603      	mov	r3, r0
   10608:	4620      	mov	r0, r4
   1060a:	9308      	str	r3, [sp, #32]
   1060c:	f000 fa5e 	bl	10acc <am_hal_flash_load_ui32>
   10610:	f420 517c 	bic.w	r1, r0, #16128	@ 0x3f00
   10614:	f441 51b8 	orr.w	r1, r1, #5888	@ 0x1700
   10618:	4620      	mov	r0, r4
   1061a:	f000 fa5b 	bl	10ad4 <am_hal_flash_store_ui32>
   1061e:	3404      	adds	r4, #4
   10620:	9808      	ldr	r0, [sp, #32]
   10622:	f000 fbe3 	bl	10dec <am_hal_interrupt_master_set>
   10626:	42ac      	cmp	r4, r5
   10628:	d1eb      	bne.n	10602 <am_hal_cachectrl_control+0x36>
   1062a:	4ca7      	ldr	r4, [pc, #668]	@ (108c8 <am_hal_cachectrl_control+0x2fc>)
   1062c:	4da7      	ldr	r5, [pc, #668]	@ (108cc <am_hal_cachectrl_control+0x300>)
   1062e:	f000 fbd9 	bl	10de4 <am_hal_interrupt_master_disable>
   10632:	4603      	mov	r3, r0
   10634:	4620      	mov	r0, r4
   10636:	9309      	str	r3, [sp, #36]	@ 0x24
   10638:	f000 fa48 	bl	10acc <am_hal_flash_load_ui32>
   1063c:	f420 6177 	bic.w	r1, r0, #3952	@ 0xf70
   10640:	f441 61ec 	orr.w	r1, r1, #1888	@ 0x760
   10644:	4620      	mov	r0, r4
   10646:	f000 fa45 	bl	10ad4 <am_hal_flash_store_ui32>
   1064a:	3404      	adds	r4, #4
   1064c:	9809      	ldr	r0, [sp, #36]	@ 0x24
   1064e:	f000 fbcd 	bl	10dec <am_hal_interrupt_master_set>
   10652:	42ac      	cmp	r4, r5
   10654:	d1eb      	bne.n	1062e <am_hal_cachectrl_control+0x62>
   10656:	4c9c      	ldr	r4, [pc, #624]	@ (108c8 <am_hal_cachectrl_control+0x2fc>)
   10658:	4f9d      	ldr	r7, [pc, #628]	@ (108d0 <am_hal_cachectrl_control+0x304>)
   1065a:	4e9c      	ldr	r6, [pc, #624]	@ (108cc <am_hal_cachectrl_control+0x300>)
   1065c:	f240 7501 	movw	r5, #1793	@ 0x701
   10660:	f000 fbc0 	bl	10de4 <am_hal_interrupt_master_disable>
   10664:	900a      	str	r0, [sp, #40]	@ 0x28
   10666:	4620      	mov	r0, r4
   10668:	f000 fa30 	bl	10acc <am_hal_flash_load_ui32>
   1066c:	ea00 0107 	and.w	r1, r0, r7
   10670:	4329      	orrs	r1, r5
   10672:	4620      	mov	r0, r4
   10674:	f000 fa2e 	bl	10ad4 <am_hal_flash_store_ui32>
   10678:	3404      	adds	r4, #4
   1067a:	980a      	ldr	r0, [sp, #40]	@ 0x28
   1067c:	f000 fbb6 	bl	10dec <am_hal_interrupt_master_set>
   10680:	42b4      	cmp	r4, r6
   10682:	d1ed      	bne.n	10660 <am_hal_cachectrl_control+0x94>
   10684:	e002      	b.n	1068c <am_hal_cachectrl_control+0xc0>
   10686:	2301      	movs	r3, #1
   10688:	4a92      	ldr	r2, [pc, #584]	@ (108d4 <am_hal_cachectrl_control+0x308>)
   1068a:	6093      	str	r3, [r2, #8]
   1068c:	2000      	movs	r0, #0
   1068e:	b00f      	add	sp, #60	@ 0x3c
   10690:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10692:	f44f 7300 	mov.w	r3, #512	@ 0x200
   10696:	e7f7      	b.n	10688 <am_hal_cachectrl_control+0xbc>
   10698:	4c8b      	ldr	r4, [pc, #556]	@ (108c8 <am_hal_cachectrl_control+0x2fc>)
   1069a:	4d8c      	ldr	r5, [pc, #560]	@ (108cc <am_hal_cachectrl_control+0x300>)
   1069c:	f000 fba2 	bl	10de4 <am_hal_interrupt_master_disable>
   106a0:	4603      	mov	r3, r0
   106a2:	4620      	mov	r0, r4
   106a4:	9302      	str	r3, [sp, #8]
   106a6:	f000 fa11 	bl	10acc <am_hal_flash_load_ui32>
   106aa:	f420 517c 	bic.w	r1, r0, #16128	@ 0x3f00
   106ae:	f441 61e0 	orr.w	r1, r1, #1792	@ 0x700
   106b2:	4620      	mov	r0, r4
   106b4:	f000 fa0e 	bl	10ad4 <am_hal_flash_store_ui32>
   106b8:	3404      	adds	r4, #4
   106ba:	9802      	ldr	r0, [sp, #8]
   106bc:	f000 fb96 	bl	10dec <am_hal_interrupt_master_set>
   106c0:	42ac      	cmp	r4, r5
   106c2:	d1eb      	bne.n	1069c <am_hal_cachectrl_control+0xd0>
   106c4:	4c80      	ldr	r4, [pc, #512]	@ (108c8 <am_hal_cachectrl_control+0x2fc>)
   106c6:	4d81      	ldr	r5, [pc, #516]	@ (108cc <am_hal_cachectrl_control+0x300>)
   106c8:	f000 fb8c 	bl	10de4 <am_hal_interrupt_master_disable>
   106cc:	4603      	mov	r3, r0
   106ce:	4620      	mov	r0, r4
   106d0:	9303      	str	r3, [sp, #12]
   106d2:	f000 f9fb 	bl	10acc <am_hal_flash_load_ui32>
   106d6:	f420 6177 	bic.w	r1, r0, #3952	@ 0xf70
   106da:	f441 61ee 	orr.w	r1, r1, #1904	@ 0x770
   106de:	4620      	mov	r0, r4
   106e0:	f000 f9f8 	bl	10ad4 <am_hal_flash_store_ui32>
   106e4:	3404      	adds	r4, #4
   106e6:	9803      	ldr	r0, [sp, #12]
   106e8:	f000 fb80 	bl	10dec <am_hal_interrupt_master_set>
   106ec:	42ac      	cmp	r4, r5
   106ee:	d1eb      	bne.n	106c8 <am_hal_cachectrl_control+0xfc>
   106f0:	4c75      	ldr	r4, [pc, #468]	@ (108c8 <am_hal_cachectrl_control+0x2fc>)
   106f2:	4f77      	ldr	r7, [pc, #476]	@ (108d0 <am_hal_cachectrl_control+0x304>)
   106f4:	4e75      	ldr	r6, [pc, #468]	@ (108cc <am_hal_cachectrl_control+0x300>)
   106f6:	f240 7503 	movw	r5, #1795	@ 0x703
   106fa:	f000 fb73 	bl	10de4 <am_hal_interrupt_master_disable>
   106fe:	9004      	str	r0, [sp, #16]
   10700:	4620      	mov	r0, r4
   10702:	f000 f9e3 	bl	10acc <am_hal_flash_load_ui32>
   10706:	ea00 0107 	and.w	r1, r0, r7
   1070a:	4329      	orrs	r1, r5
   1070c:	4620      	mov	r0, r4
   1070e:	f000 f9e1 	bl	10ad4 <am_hal_flash_store_ui32>
   10712:	3404      	adds	r4, #4
   10714:	9804      	ldr	r0, [sp, #16]
   10716:	f000 fb69 	bl	10dec <am_hal_interrupt_master_set>
   1071a:	42b4      	cmp	r4, r6
   1071c:	d1ed      	bne.n	106fa <am_hal_cachectrl_control+0x12e>
   1071e:	e7b5      	b.n	1068c <am_hal_cachectrl_control+0xc0>
   10720:	4c69      	ldr	r4, [pc, #420]	@ (108c8 <am_hal_cachectrl_control+0x2fc>)
   10722:	4d6a      	ldr	r5, [pc, #424]	@ (108cc <am_hal_cachectrl_control+0x300>)
   10724:	f000 fb5e 	bl	10de4 <am_hal_interrupt_master_disable>
   10728:	4603      	mov	r3, r0
   1072a:	4620      	mov	r0, r4
   1072c:	9305      	str	r3, [sp, #20]
   1072e:	f000 f9cd 	bl	10acc <am_hal_flash_load_ui32>
   10732:	f420 517c 	bic.w	r1, r0, #16128	@ 0x3f00
   10736:	f441 51b8 	orr.w	r1, r1, #5888	@ 0x1700
   1073a:	4620      	mov	r0, r4
   1073c:	f000 f9ca 	bl	10ad4 <am_hal_flash_store_ui32>
   10740:	3404      	adds	r4, #4
   10742:	9805      	ldr	r0, [sp, #20]
   10744:	f000 fb52 	bl	10dec <am_hal_interrupt_master_set>
   10748:	42ac      	cmp	r4, r5
   1074a:	d1eb      	bne.n	10724 <am_hal_cachectrl_control+0x158>
   1074c:	4c5e      	ldr	r4, [pc, #376]	@ (108c8 <am_hal_cachectrl_control+0x2fc>)
   1074e:	4d5f      	ldr	r5, [pc, #380]	@ (108cc <am_hal_cachectrl_control+0x300>)
   10750:	f000 fb48 	bl	10de4 <am_hal_interrupt_master_disable>
   10754:	4603      	mov	r3, r0
   10756:	4620      	mov	r0, r4
   10758:	9306      	str	r3, [sp, #24]
   1075a:	f000 f9b7 	bl	10acc <am_hal_flash_load_ui32>
   1075e:	f420 6177 	bic.w	r1, r0, #3952	@ 0xf70
   10762:	f441 61ea 	orr.w	r1, r1, #1872	@ 0x750
   10766:	4620      	mov	r0, r4
   10768:	f000 f9b4 	bl	10ad4 <am_hal_flash_store_ui32>
   1076c:	3404      	adds	r4, #4
   1076e:	9806      	ldr	r0, [sp, #24]
   10770:	f000 fb3c 	bl	10dec <am_hal_interrupt_master_set>
   10774:	42ac      	cmp	r4, r5
   10776:	d1eb      	bne.n	10750 <am_hal_cachectrl_control+0x184>
   10778:	4c53      	ldr	r4, [pc, #332]	@ (108c8 <am_hal_cachectrl_control+0x2fc>)
   1077a:	4f55      	ldr	r7, [pc, #340]	@ (108d0 <am_hal_cachectrl_control+0x304>)
   1077c:	4e53      	ldr	r6, [pc, #332]	@ (108cc <am_hal_cachectrl_control+0x300>)
   1077e:	f240 7501 	movw	r5, #1793	@ 0x701
   10782:	f000 fb2f 	bl	10de4 <am_hal_interrupt_master_disable>
   10786:	9007      	str	r0, [sp, #28]
   10788:	4620      	mov	r0, r4
   1078a:	f000 f99f 	bl	10acc <am_hal_flash_load_ui32>
   1078e:	ea00 0107 	and.w	r1, r0, r7
   10792:	4329      	orrs	r1, r5
   10794:	4620      	mov	r0, r4
   10796:	f000 f99d 	bl	10ad4 <am_hal_flash_store_ui32>
   1079a:	3404      	adds	r4, #4
   1079c:	9807      	ldr	r0, [sp, #28]
   1079e:	f000 fb25 	bl	10dec <am_hal_interrupt_master_set>
   107a2:	42b4      	cmp	r4, r6
   107a4:	d1ed      	bne.n	10782 <am_hal_cachectrl_control+0x1b6>
   107a6:	e771      	b.n	1068c <am_hal_cachectrl_control+0xc0>
   107a8:	f44f 7308 	mov.w	r3, #544	@ 0x220
   107ac:	e76c      	b.n	10688 <am_hal_cachectrl_control+0xbc>
   107ae:	2340      	movs	r3, #64	@ 0x40
   107b0:	e76a      	b.n	10688 <am_hal_cachectrl_control+0xbc>
   107b2:	2320      	movs	r3, #32
   107b4:	e768      	b.n	10688 <am_hal_cachectrl_control+0xbc>
   107b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
   107ba:	e765      	b.n	10688 <am_hal_cachectrl_control+0xbc>
   107bc:	2900      	cmp	r1, #0
   107be:	f000 809b 	beq.w	108f8 <am_hal_cachectrl_control+0x32c>
   107c2:	680d      	ldr	r5, [r1, #0]
   107c4:	2d03      	cmp	r5, #3
   107c6:	f200 8099 	bhi.w	108fc <am_hal_cachectrl_control+0x330>
   107ca:	4c3f      	ldr	r4, [pc, #252]	@ (108c8 <am_hal_cachectrl_control+0x2fc>)
   107cc:	4e3f      	ldr	r6, [pc, #252]	@ (108cc <am_hal_cachectrl_control+0x300>)
   107ce:	032d      	lsls	r5, r5, #12
   107d0:	f000 fb08 	bl	10de4 <am_hal_interrupt_master_disable>
   107d4:	4603      	mov	r3, r0
   107d6:	4620      	mov	r0, r4
   107d8:	930b      	str	r3, [sp, #44]	@ 0x2c
   107da:	f000 f977 	bl	10acc <am_hal_flash_load_ui32>
   107de:	f420 517c 	bic.w	r1, r0, #16128	@ 0x3f00
   107e2:	4329      	orrs	r1, r5
   107e4:	4620      	mov	r0, r4
   107e6:	f441 61e0 	orr.w	r1, r1, #1792	@ 0x700
   107ea:	f000 f973 	bl	10ad4 <am_hal_flash_store_ui32>
   107ee:	3404      	adds	r4, #4
   107f0:	980b      	ldr	r0, [sp, #44]	@ 0x2c
   107f2:	f000 fafb 	bl	10dec <am_hal_interrupt_master_set>
   107f6:	42b4      	cmp	r4, r6
   107f8:	d1ea      	bne.n	107d0 <am_hal_cachectrl_control+0x204>
   107fa:	e747      	b.n	1068c <am_hal_cachectrl_control+0xc0>
   107fc:	2900      	cmp	r1, #0
   107fe:	d07b      	beq.n	108f8 <am_hal_cachectrl_control+0x32c>
   10800:	680d      	ldr	r5, [r1, #0]
   10802:	2d07      	cmp	r5, #7
   10804:	d87a      	bhi.n	108fc <am_hal_cachectrl_control+0x330>
   10806:	4c30      	ldr	r4, [pc, #192]	@ (108c8 <am_hal_cachectrl_control+0x2fc>)
   10808:	4e30      	ldr	r6, [pc, #192]	@ (108cc <am_hal_cachectrl_control+0x300>)
   1080a:	012d      	lsls	r5, r5, #4
   1080c:	f000 faea 	bl	10de4 <am_hal_interrupt_master_disable>
   10810:	4603      	mov	r3, r0
   10812:	4620      	mov	r0, r4
   10814:	930c      	str	r3, [sp, #48]	@ 0x30
   10816:	f000 f959 	bl	10acc <am_hal_flash_load_ui32>
   1081a:	f420 6177 	bic.w	r1, r0, #3952	@ 0xf70
   1081e:	4329      	orrs	r1, r5
   10820:	4620      	mov	r0, r4
   10822:	f441 61e0 	orr.w	r1, r1, #1792	@ 0x700
   10826:	f000 f955 	bl	10ad4 <am_hal_flash_store_ui32>
   1082a:	3404      	adds	r4, #4
   1082c:	980c      	ldr	r0, [sp, #48]	@ 0x30
   1082e:	f000 fadd 	bl	10dec <am_hal_interrupt_master_set>
   10832:	42b4      	cmp	r4, r6
   10834:	d1ea      	bne.n	1080c <am_hal_cachectrl_control+0x240>
   10836:	e729      	b.n	1068c <am_hal_cachectrl_control+0xc0>
   10838:	2900      	cmp	r1, #0
   1083a:	d05d      	beq.n	108f8 <am_hal_cachectrl_control+0x32c>
   1083c:	680d      	ldr	r5, [r1, #0]
   1083e:	2d0f      	cmp	r5, #15
   10840:	d85c      	bhi.n	108fc <am_hal_cachectrl_control+0x330>
   10842:	4c21      	ldr	r4, [pc, #132]	@ (108c8 <am_hal_cachectrl_control+0x2fc>)
   10844:	4f22      	ldr	r7, [pc, #136]	@ (108d0 <am_hal_cachectrl_control+0x304>)
   10846:	4e21      	ldr	r6, [pc, #132]	@ (108cc <am_hal_cachectrl_control+0x300>)
   10848:	f000 facc 	bl	10de4 <am_hal_interrupt_master_disable>
   1084c:	900d      	str	r0, [sp, #52]	@ 0x34
   1084e:	4620      	mov	r0, r4
   10850:	f000 f93c 	bl	10acc <am_hal_flash_load_ui32>
   10854:	ea00 0107 	and.w	r1, r0, r7
   10858:	4329      	orrs	r1, r5
   1085a:	4620      	mov	r0, r4
   1085c:	f441 61e0 	orr.w	r1, r1, #1792	@ 0x700
   10860:	f000 f938 	bl	10ad4 <am_hal_flash_store_ui32>
   10864:	3404      	adds	r4, #4
   10866:	980d      	ldr	r0, [sp, #52]	@ 0x34
   10868:	f000 fac0 	bl	10dec <am_hal_interrupt_master_set>
   1086c:	42b4      	cmp	r4, r6
   1086e:	d1eb      	bne.n	10848 <am_hal_cachectrl_control+0x27c>
   10870:	e70c      	b.n	1068c <am_hal_cachectrl_control+0xc0>
   10872:	2900      	cmp	r1, #0
   10874:	d040      	beq.n	108f8 <am_hal_cachectrl_control+0x32c>
   10876:	684a      	ldr	r2, [r1, #4]
   10878:	4b17      	ldr	r3, [pc, #92]	@ (108d8 <am_hal_cachectrl_control+0x30c>)
   1087a:	421a      	tst	r2, r3
   1087c:	d13c      	bne.n	108f8 <am_hal_cachectrl_control+0x32c>
   1087e:	6888      	ldr	r0, [r1, #8]
   10880:	4218      	tst	r0, r3
   10882:	d139      	bne.n	108f8 <am_hal_cachectrl_control+0x32c>
   10884:	780b      	ldrb	r3, [r1, #0]
   10886:	2b00      	cmp	r3, #0
   10888:	d13a      	bne.n	10900 <am_hal_cachectrl_control+0x334>
   1088a:	4b12      	ldr	r3, [pc, #72]	@ (108d4 <am_hal_cachectrl_control+0x308>)
   1088c:	7849      	ldrb	r1, [r1, #1]
   1088e:	611a      	str	r2, [r3, #16]
   10890:	6158      	str	r0, [r3, #20]
   10892:	681a      	ldr	r2, [r3, #0]
   10894:	f361 0282 	bfi	r2, r1, #2, #1
   10898:	601a      	str	r2, [r3, #0]
   1089a:	e6f7      	b.n	1068c <am_hal_cachectrl_control+0xc0>
   1089c:	4b0d      	ldr	r3, [pc, #52]	@ (108d4 <am_hal_cachectrl_control+0x308>)
   1089e:	681b      	ldr	r3, [r3, #0]
   108a0:	01db      	lsls	r3, r3, #7
   108a2:	d527      	bpl.n	108f4 <am_hal_cachectrl_control+0x328>
   108a4:	2302      	movs	r3, #2
   108a6:	e6ef      	b.n	10688 <am_hal_cachectrl_control+0xbc>
   108a8:	f44f 6388 	mov.w	r3, #1088	@ 0x440
   108ac:	e6ec      	b.n	10688 <am_hal_cachectrl_control+0xbc>
   108ae:	f000 fa99 	bl	10de4 <am_hal_interrupt_master_disable>
   108b2:	4a08      	ldr	r2, [pc, #32]	@ (108d4 <am_hal_cachectrl_control+0x308>)
   108b4:	9000      	str	r0, [sp, #0]
   108b6:	6813      	ldr	r3, [r2, #0]
   108b8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
   108bc:	6013      	str	r3, [r2, #0]
   108be:	9800      	ldr	r0, [sp, #0]
   108c0:	f000 fa94 	bl	10dec <am_hal_interrupt_master_set>
   108c4:	e6e2      	b.n	1068c <am_hal_cachectrl_control+0xc0>
   108c6:	bf00      	nop
   108c8:	40018100 	.word	0x40018100
   108cc:	40018110 	.word	0x40018110
   108d0:	fffff0f0 	.word	0xfffff0f0
   108d4:	40018000 	.word	0x40018000
   108d8:	f800000f 	.word	0xf800000f
   108dc:	f000 fa82 	bl	10de4 <am_hal_interrupt_master_disable>
   108e0:	4a0d      	ldr	r2, [pc, #52]	@ (10918 <am_hal_cachectrl_control+0x34c>)
   108e2:	9001      	str	r0, [sp, #4]
   108e4:	6813      	ldr	r3, [r2, #0]
   108e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
   108ea:	6013      	str	r3, [r2, #0]
   108ec:	9801      	ldr	r0, [sp, #4]
   108ee:	f000 fa7d 	bl	10dec <am_hal_interrupt_master_set>
   108f2:	e6cb      	b.n	1068c <am_hal_cachectrl_control+0xc0>
   108f4:	2007      	movs	r0, #7
   108f6:	e6ca      	b.n	1068e <am_hal_cachectrl_control+0xc2>
   108f8:	2006      	movs	r0, #6
   108fa:	e6c8      	b.n	1068e <am_hal_cachectrl_control+0xc2>
   108fc:	2001      	movs	r0, #1
   108fe:	e6c6      	b.n	1068e <am_hal_cachectrl_control+0xc2>
   10900:	2b01      	cmp	r3, #1
   10902:	d1f9      	bne.n	108f8 <am_hal_cachectrl_control+0x32c>
   10904:	4b04      	ldr	r3, [pc, #16]	@ (10918 <am_hal_cachectrl_control+0x34c>)
   10906:	7849      	ldrb	r1, [r1, #1]
   10908:	619a      	str	r2, [r3, #24]
   1090a:	61d8      	str	r0, [r3, #28]
   1090c:	681a      	ldr	r2, [r3, #0]
   1090e:	f361 02c3 	bfi	r2, r1, #3, #1
   10912:	601a      	str	r2, [r3, #0]
   10914:	e6ba      	b.n	1068c <am_hal_cachectrl_control+0xc0>
   10916:	bf00      	nop
   10918:	40018000 	.word	0x40018000

0001091c <am_hal_clkgen_control>:
   1091c:	4b44      	ldr	r3, [pc, #272]	@ (10a30 <am_hal_clkgen_control+0x114>)
   1091e:	681a      	ldr	r2, [r3, #0]
   10920:	b912      	cbnz	r2, 10928 <am_hal_clkgen_control+0xc>
   10922:	4a44      	ldr	r2, [pc, #272]	@ (10a34 <am_hal_clkgen_control+0x118>)
   10924:	6812      	ldr	r2, [r2, #0]
   10926:	601a      	str	r2, [r3, #0]
   10928:	2809      	cmp	r0, #9
   1092a:	d87f      	bhi.n	10a2c <am_hal_clkgen_control+0x110>
   1092c:	e8df f000 	tbb	[pc, r0]
   10930:	231c150d 	.word	0x231c150d
   10934:	4d463d36 	.word	0x4d463d36
   10938:	0554      	.short	0x0554
   1093a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
   1093e:	6a13      	ldr	r3, [r2, #32]
   10940:	f023 0301 	bic.w	r3, r3, #1
   10944:	6213      	str	r3, [r2, #32]
   10946:	2000      	movs	r0, #0
   10948:	4770      	bx	lr
   1094a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
   1094e:	2200      	movs	r2, #0
   10950:	2147      	movs	r1, #71	@ 0x47
   10952:	6159      	str	r1, [r3, #20]
   10954:	619a      	str	r2, [r3, #24]
   10956:	615a      	str	r2, [r3, #20]
   10958:	e7f5      	b.n	10946 <am_hal_clkgen_control+0x2a>
   1095a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
   1095e:	68d3      	ldr	r3, [r2, #12]
   10960:	f023 0301 	bic.w	r3, r3, #1
   10964:	60d3      	str	r3, [r2, #12]
   10966:	e7ee      	b.n	10946 <am_hal_clkgen_control+0x2a>
   10968:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
   1096c:	68d3      	ldr	r3, [r2, #12]
   1096e:	f023 0302 	bic.w	r3, r3, #2
   10972:	60d3      	str	r3, [r2, #12]
   10974:	e7e7      	b.n	10946 <am_hal_clkgen_control+0x2a>
   10976:	4a30      	ldr	r2, [pc, #192]	@ (10a38 <am_hal_clkgen_control+0x11c>)
   10978:	68d3      	ldr	r3, [r2, #12]
   1097a:	b2db      	uxtb	r3, r3
   1097c:	2b20      	cmp	r3, #32
   1097e:	d906      	bls.n	1098e <am_hal_clkgen_control+0x72>
   10980:	f8d2 3120 	ldr.w	r3, [r2, #288]	@ 0x120
   10984:	2101      	movs	r1, #1
   10986:	f361 2309 	bfi	r3, r1, #8, #2
   1098a:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120
   1098e:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
   10992:	68d3      	ldr	r3, [r2, #12]
   10994:	f043 0301 	orr.w	r3, r3, #1
   10998:	60d3      	str	r3, [r2, #12]
   1099a:	e7d4      	b.n	10946 <am_hal_clkgen_control+0x2a>
   1099c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
   109a0:	68d3      	ldr	r3, [r2, #12]
   109a2:	f043 0302 	orr.w	r3, r3, #2
   109a6:	60d3      	str	r3, [r2, #12]
   109a8:	e7cd      	b.n	10946 <am_hal_clkgen_control+0x2a>
   109aa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
   109ae:	2047      	movs	r0, #71	@ 0x47
   109b0:	2101      	movs	r1, #1
   109b2:	2200      	movs	r2, #0
   109b4:	6158      	str	r0, [r3, #20]
   109b6:	6199      	str	r1, [r3, #24]
   109b8:	615a      	str	r2, [r3, #20]
   109ba:	e7c4      	b.n	10946 <am_hal_clkgen_control+0x2a>
   109bc:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
   109c0:	68d3      	ldr	r3, [r2, #12]
   109c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   109c6:	60d3      	str	r3, [r2, #12]
   109c8:	e7bd      	b.n	10946 <am_hal_clkgen_control+0x2a>
   109ca:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
   109ce:	68d3      	ldr	r3, [r2, #12]
   109d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   109d4:	60d3      	str	r3, [r2, #12]
   109d6:	e7b6      	b.n	10946 <am_hal_clkgen_control+0x2a>
   109d8:	4a17      	ldr	r2, [pc, #92]	@ (10a38 <am_hal_clkgen_control+0x11c>)
   109da:	68d3      	ldr	r3, [r2, #12]
   109dc:	b2db      	uxtb	r3, r3
   109de:	2b20      	cmp	r3, #32
   109e0:	d809      	bhi.n	109f6 <am_hal_clkgen_control+0xda>
   109e2:	b131      	cbz	r1, 109f2 <am_hal_clkgen_control+0xd6>
   109e4:	680b      	ldr	r3, [r1, #0]
   109e6:	f043 0301 	orr.w	r3, r3, #1
   109ea:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
   109ee:	6213      	str	r3, [r2, #32]
   109f0:	e7a9      	b.n	10946 <am_hal_clkgen_control+0x2a>
   109f2:	4b12      	ldr	r3, [pc, #72]	@ (10a3c <am_hal_clkgen_control+0x120>)
   109f4:	e7f9      	b.n	109ea <am_hal_clkgen_control+0xce>
   109f6:	b500      	push	{lr}
   109f8:	b083      	sub	sp, #12
   109fa:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
   109fe:	9101      	str	r1, [sp, #4]
   10a00:	f8d2 3120 	ldr.w	r3, [r2, #288]	@ 0x120
   10a04:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
   10a08:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120
   10a0c:	f000 f818 	bl	10a40 <am_hal_flash_delay>
   10a10:	9901      	ldr	r1, [sp, #4]
   10a12:	b149      	cbz	r1, 10a28 <am_hal_clkgen_control+0x10c>
   10a14:	680b      	ldr	r3, [r1, #0]
   10a16:	f043 0301 	orr.w	r3, r3, #1
   10a1a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
   10a1e:	2000      	movs	r0, #0
   10a20:	6213      	str	r3, [r2, #32]
   10a22:	b003      	add	sp, #12
   10a24:	f85d fb04 	ldr.w	pc, [sp], #4
   10a28:	4b04      	ldr	r3, [pc, #16]	@ (10a3c <am_hal_clkgen_control+0x120>)
   10a2a:	e7f6      	b.n	10a1a <am_hal_clkgen_control+0xfe>
   10a2c:	2006      	movs	r0, #6
   10a2e:	4770      	bx	lr
   10a30:	10015918 	.word	0x10015918
   10a34:	4ffff000 	.word	0x4ffff000
   10a38:	40020000 	.word	0x40020000
   10a3c:	0025b801 	.word	0x0025b801

00010a40 <am_hal_flash_delay>:
   10a40:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
   10a44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
   10a46:	075b      	lsls	r3, r3, #29
   10a48:	bf46      	itte	mi
   10a4a:	0040      	lslmi	r0, r0, #1
   10a4c:	230e      	movmi	r3, #14
   10a4e:	230b      	movpl	r3, #11
   10a50:	4298      	cmp	r0, r3
   10a52:	d902      	bls.n	10a5a <am_hal_flash_delay+0x1a>
   10a54:	4a01      	ldr	r2, [pc, #4]	@ (10a5c <am_hal_flash_delay+0x1c>)
   10a56:	1ac0      	subs	r0, r0, r3
   10a58:	4710      	bx	r2
   10a5a:	4770      	bx	lr
   10a5c:	0800009d 	.word	0x0800009d

00010a60 <am_hal_flash_delay_status_check>:
   10a60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   10a64:	f89d c020 	ldrb.w	ip, [sp, #32]
   10a68:	f8df 805c 	ldr.w	r8, [pc, #92]	@ 10ac8 <am_hal_flash_delay_status_check+0x68>
   10a6c:	4604      	mov	r4, r0
   10a6e:	460d      	mov	r5, r1
   10a70:	4616      	mov	r6, r2
   10a72:	461f      	mov	r7, r3
   10a74:	f04f 2940 	mov.w	r9, #1073758208	@ 0x40004000
   10a78:	f1bc 0f00 	cmp.w	ip, #0
   10a7c:	d00a      	beq.n	10a94 <am_hal_flash_delay_status_check+0x34>
   10a7e:	e01a      	b.n	10ab6 <am_hal_flash_delay_status_check+0x56>
   10a80:	b1f4      	cbz	r4, 10ac0 <am_hal_flash_delay_status_check+0x60>
   10a82:	f8d9 3034 	ldr.w	r3, [r9, #52]	@ 0x34
   10a86:	f013 0f04 	tst.w	r3, #4
   10a8a:	bf0c      	ite	eq
   10a8c:	2005      	moveq	r0, #5
   10a8e:	2012      	movne	r0, #18
   10a90:	47c0      	blx	r8
   10a92:	3c01      	subs	r4, #1
   10a94:	6828      	ldr	r0, [r5, #0]
   10a96:	4030      	ands	r0, r6
   10a98:	4287      	cmp	r7, r0
   10a9a:	d0f1      	beq.n	10a80 <am_hal_flash_delay_status_check+0x20>
   10a9c:	2000      	movs	r0, #0
   10a9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   10aa2:	b16c      	cbz	r4, 10ac0 <am_hal_flash_delay_status_check+0x60>
   10aa4:	f8d9 3034 	ldr.w	r3, [r9, #52]	@ 0x34
   10aa8:	f013 0f04 	tst.w	r3, #4
   10aac:	bf14      	ite	ne
   10aae:	2012      	movne	r0, #18
   10ab0:	2005      	moveq	r0, #5
   10ab2:	47c0      	blx	r8
   10ab4:	3c01      	subs	r4, #1
   10ab6:	6828      	ldr	r0, [r5, #0]
   10ab8:	4030      	ands	r0, r6
   10aba:	42b8      	cmp	r0, r7
   10abc:	d1f1      	bne.n	10aa2 <am_hal_flash_delay_status_check+0x42>
   10abe:	e7ed      	b.n	10a9c <am_hal_flash_delay_status_check+0x3c>
   10ac0:	2004      	movs	r0, #4
   10ac2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   10ac6:	bf00      	nop
   10ac8:	0800009d 	.word	0x0800009d

00010acc <am_hal_flash_load_ui32>:
   10acc:	4b00      	ldr	r3, [pc, #0]	@ (10ad0 <am_hal_flash_load_ui32+0x4>)
   10ace:	4718      	bx	r3
   10ad0:	08000075 	.word	0x08000075

00010ad4 <am_hal_flash_store_ui32>:
   10ad4:	4b01      	ldr	r3, [pc, #4]	@ (10adc <am_hal_flash_store_ui32+0x8>)
   10ad6:	f043 0301 	orr.w	r3, r3, #1
   10ada:	4718      	bx	r3
   10adc:	10011004 	.word	0x10011004

00010ae0 <am_hal_gpio_pinconfig>:
   10ae0:	2849      	cmp	r0, #73	@ 0x49
   10ae2:	f200 80be 	bhi.w	10c62 <am_hal_gpio_pinconfig+0x182>
   10ae6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10aea:	4604      	mov	r4, r0
   10aec:	b2c8      	uxtb	r0, r1
   10aee:	f001 0207 	and.w	r2, r1, #7
   10af2:	281f      	cmp	r0, #31
   10af4:	b087      	sub	sp, #28
   10af6:	f3c1 05c1 	ubfx	r5, r1, #3, #2
   10afa:	ea4f 03c2 	mov.w	r3, r2, lsl #3
   10afe:	d911      	bls.n	10b24 <am_hal_gpio_pinconfig+0x44>
   10b00:	f3c1 1742 	ubfx	r7, r1, #5, #3
   10b04:	1dbe      	adds	r6, r7, #6
   10b06:	f006 0607 	and.w	r6, r6, #7
   10b0a:	2e03      	cmp	r6, #3
   10b0c:	f043 0301 	orr.w	r3, r3, #1
   10b10:	f240 80a9 	bls.w	10c66 <am_hal_gpio_pinconfig+0x186>
   10b14:	f000 00e0 	and.w	r0, r0, #224	@ 0xe0
   10b18:	28c0      	cmp	r0, #192	@ 0xc0
   10b1a:	f000 80f3 	beq.w	10d04 <am_hal_gpio_pinconfig+0x224>
   10b1e:	2820      	cmp	r0, #32
   10b20:	f000 80f5 	beq.w	10d0e <am_hal_gpio_pinconfig+0x22e>
   10b24:	b165      	cbz	r5, 10b40 <am_hal_gpio_pinconfig+0x60>
   10b26:	2d01      	cmp	r5, #1
   10b28:	f000 80e1 	beq.w	10cee <am_hal_gpio_pinconfig+0x20e>
   10b2c:	2d02      	cmp	r5, #2
   10b2e:	f040 80d0 	bne.w	10cd2 <am_hal_gpio_pinconfig+0x1f2>
   10b32:	487b      	ldr	r0, [pc, #492]	@ (10d20 <am_hal_gpio_pinconfig+0x240>)
   10b34:	5d00      	ldrb	r0, [r0, r4]
   10b36:	0740      	lsls	r0, r0, #29
   10b38:	f140 80cb 	bpl.w	10cd2 <am_hal_gpio_pinconfig+0x1f2>
   10b3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   10b40:	4878      	ldr	r0, [pc, #480]	@ (10d24 <am_hal_gpio_pinconfig+0x244>)
   10b42:	5d05      	ldrb	r5, [r0, r4]
   10b44:	4115      	asrs	r5, r2
   10b46:	006d      	lsls	r5, r5, #1
   10b48:	f005 0502 	and.w	r5, r5, #2
   10b4c:	431d      	orrs	r5, r3
   10b4e:	4b76      	ldr	r3, [pc, #472]	@ (10d28 <am_hal_gpio_pinconfig+0x248>)
   10b50:	5d1b      	ldrb	r3, [r3, r4]
   10b52:	4293      	cmp	r3, r2
   10b54:	f000 8092 	beq.w	10c7c <am_hal_gpio_pinconfig+0x19c>
   10b58:	f3c1 3300 	ubfx	r3, r1, #12, #1
   10b5c:	f3c1 2281 	ubfx	r2, r1, #10, #2
   10b60:	f3c1 3680 	ubfx	r6, r1, #14, #1
   10b64:	ea45 0543 	orr.w	r5, r5, r3, lsl #1
   10b68:	0a8b      	lsrs	r3, r1, #10
   10b6a:	ea46 0642 	orr.w	r6, r6, r2, lsl #1
   10b6e:	f003 0308 	and.w	r3, r3, #8
   10b72:	431e      	orrs	r6, r3
   10b74:	f3c1 2307 	ubfx	r3, r1, #8, #8
   10b78:	f003 020c 	and.w	r2, r3, #12
   10b7c:	2a04      	cmp	r2, #4
   10b7e:	bf18      	it	ne
   10b80:	1eca      	subne	r2, r1, #3
   10b82:	f003 0360 	and.w	r3, r3, #96	@ 0x60
   10b86:	bf1a      	itte	ne
   10b88:	fab2 f282 	clzne	r2, r2
   10b8c:	0952      	lsrne	r2, r2, #5
   10b8e:	2201      	moveq	r2, #1
   10b90:	2b40      	cmp	r3, #64	@ 0x40
   10b92:	bf02      	ittt	eq
   10b94:	f3c1 33c0 	ubfxeq	r3, r1, #15, #1
   10b98:	f026 0601 	biceq.w	r6, r6, #1
   10b9c:	431e      	orreq	r6, r3
   10b9e:	9202      	str	r2, [sp, #8]
   10ba0:	00a3      	lsls	r3, r4, #2
   10ba2:	f3c1 2101 	ubfx	r1, r1, #8, #2
   10ba6:	00e2      	lsls	r2, r4, #3
   10ba8:	2902      	cmp	r1, #2
   10baa:	f002 0218 	and.w	r2, r2, #24
   10bae:	d009      	beq.n	10bc4 <am_hal_gpio_pinconfig+0xe4>
   10bb0:	2903      	cmp	r1, #3
   10bb2:	d005      	beq.n	10bc0 <am_hal_gpio_pinconfig+0xe0>
   10bb4:	2901      	cmp	r1, #1
   10bb6:	f000 8087 	beq.w	10cc8 <am_hal_gpio_pinconfig+0x1e8>
   10bba:	2100      	movs	r1, #0
   10bbc:	9103      	str	r1, [sp, #12]
   10bbe:	e004      	b.n	10bca <am_hal_gpio_pinconfig+0xea>
   10bc0:	f045 0504 	orr.w	r5, r5, #4
   10bc4:	2101      	movs	r1, #1
   10bc6:	4091      	lsls	r1, r2
   10bc8:	9103      	str	r1, [sp, #12]
   10bca:	f003 011c 	and.w	r1, r3, #28
   10bce:	f04f 080f 	mov.w	r8, #15
   10bd2:	f024 0303 	bic.w	r3, r4, #3
   10bd6:	27ff      	movs	r7, #255	@ 0xff
   10bd8:	fa08 f801 	lsl.w	r8, r8, r1
   10bdc:	4097      	lsls	r7, r2
   10bde:	f103 4a80 	add.w	sl, r3, #1073741824	@ 0x40000000
   10be2:	4095      	lsls	r5, r2
   10be4:	408e      	lsls	r6, r1
   10be6:	9301      	str	r3, [sp, #4]
   10be8:	f000 f8fc 	bl	10de4 <am_hal_interrupt_master_disable>
   10bec:	9a02      	ldr	r2, [sp, #8]
   10bee:	f8df b160 	ldr.w	fp, [pc, #352]	@ 10d50 <am_hal_gpio_pinconfig+0x270>
   10bf2:	494e      	ldr	r1, [pc, #312]	@ (10d2c <am_hal_gpio_pinconfig+0x24c>)
   10bf4:	9b01      	ldr	r3, [sp, #4]
   10bf6:	9005      	str	r0, [sp, #20]
   10bf8:	ea4f 0954 	mov.w	r9, r4, lsr #1
   10bfc:	ea6f 0808 	mvn.w	r8, r8
   10c00:	43ff      	mvns	r7, r7
   10c02:	f029 0903 	bic.w	r9, r9, #3
   10c06:	f50a 3a80 	add.w	sl, sl, #65536	@ 0x10000
   10c0a:	b152      	cbz	r2, 10c22 <am_hal_gpio_pinconfig+0x142>
   10c0c:	08e0      	lsrs	r0, r4, #3
   10c0e:	4a48      	ldr	r2, [pc, #288]	@ (10d30 <am_hal_gpio_pinconfig+0x250>)
   10c10:	f000 000c 	and.w	r0, r0, #12
   10c14:	f004 041f 	and.w	r4, r4, #31
   10c18:	f04f 0e01 	mov.w	lr, #1
   10c1c:	fa0e f404 	lsl.w	r4, lr, r4
   10c20:	5084      	str	r4, [r0, r2]
   10c22:	4844      	ldr	r0, [pc, #272]	@ (10d34 <am_hal_gpio_pinconfig+0x254>)
   10c24:	9a03      	ldr	r2, [sp, #12]
   10c26:	2473      	movs	r4, #115	@ 0x73
   10c28:	6744      	str	r4, [r0, #116]	@ 0x74
   10c2a:	f8da 4000 	ldr.w	r4, [sl]
   10c2e:	403c      	ands	r4, r7
   10c30:	432c      	orrs	r4, r5
   10c32:	f8ca 4000 	str.w	r4, [sl]
   10c36:	f859 4001 	ldr.w	r4, [r9, r1]
   10c3a:	ea04 0408 	and.w	r4, r4, r8
   10c3e:	4334      	orrs	r4, r6
   10c40:	f849 4001 	str.w	r4, [r9, r1]
   10c44:	f853 100b 	ldr.w	r1, [r3, fp]
   10c48:	4039      	ands	r1, r7
   10c4a:	2400      	movs	r4, #0
   10c4c:	4311      	orrs	r1, r2
   10c4e:	f843 100b 	str.w	r1, [r3, fp]
   10c52:	6744      	str	r4, [r0, #116]	@ 0x74
   10c54:	9805      	ldr	r0, [sp, #20]
   10c56:	f000 f8c9 	bl	10dec <am_hal_interrupt_master_set>
   10c5a:	4620      	mov	r0, r4
   10c5c:	b007      	add	sp, #28
   10c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10c62:	2006      	movs	r0, #6
   10c64:	4770      	bx	lr
   10c66:	482e      	ldr	r0, [pc, #184]	@ (10d20 <am_hal_gpio_pinconfig+0x240>)
   10c68:	5d00      	ldrb	r0, [r0, r4]
   10c6a:	3f02      	subs	r7, #2
   10c6c:	07c6      	lsls	r6, r0, #31
   10c6e:	ea43 1387 	orr.w	r3, r3, r7, lsl #6
   10c72:	d54f      	bpl.n	10d14 <am_hal_gpio_pinconfig+0x234>
   10c74:	2d00      	cmp	r5, #0
   10c76:	f43f af63 	beq.w	10b40 <am_hal_gpio_pinconfig+0x60>
   10c7a:	e754      	b.n	10b26 <am_hal_gpio_pinconfig+0x46>
   10c7c:	03ca      	lsls	r2, r1, #15
   10c7e:	f3c1 4042 	ubfx	r0, r1, #17, #3
   10c82:	d43b      	bmi.n	10cfc <am_hal_gpio_pinconfig+0x21c>
   10c84:	2802      	cmp	r0, #2
   10c86:	d83b      	bhi.n	10d00 <am_hal_gpio_pinconfig+0x220>
   10c88:	f3c1 5201 	ubfx	r2, r1, #20, #2
   10c8c:	f3c1 4300 	ubfx	r3, r1, #16, #1
   10c90:	0112      	lsls	r2, r2, #4
   10c92:	ea42 12c3 	orr.w	r2, r2, r3, lsl #7
   10c96:	4302      	orrs	r2, r0
   10c98:	4827      	ldr	r0, [pc, #156]	@ (10d38 <am_hal_gpio_pinconfig+0x258>)
   10c9a:	f810 3024 	ldrb.w	r3, [r0, r4, lsl #2]
   10c9e:	b2d2      	uxtb	r2, r2
   10ca0:	4293      	cmp	r3, r2
   10ca2:	d01a      	beq.n	10cda <am_hal_gpio_pinconfig+0x1fa>
   10ca4:	eb00 0084 	add.w	r0, r0, r4, lsl #2
   10ca8:	00a3      	lsls	r3, r4, #2
   10caa:	7846      	ldrb	r6, [r0, #1]
   10cac:	4296      	cmp	r6, r2
   10cae:	d033      	beq.n	10d18 <am_hal_gpio_pinconfig+0x238>
   10cb0:	7886      	ldrb	r6, [r0, #2]
   10cb2:	4296      	cmp	r6, r2
   10cb4:	d032      	beq.n	10d1c <am_hal_gpio_pinconfig+0x23c>
   10cb6:	78c0      	ldrb	r0, [r0, #3]
   10cb8:	4290      	cmp	r0, r2
   10cba:	bf08      	it	eq
   10cbc:	2603      	moveq	r6, #3
   10cbe:	d00e      	beq.n	10cde <am_hal_gpio_pinconfig+0x1fe>
   10cc0:	481e      	ldr	r0, [pc, #120]	@ (10d3c <am_hal_gpio_pinconfig+0x25c>)
   10cc2:	b007      	add	sp, #28
   10cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10cc8:	2100      	movs	r1, #0
   10cca:	f045 0504 	orr.w	r5, r5, #4
   10cce:	9103      	str	r1, [sp, #12]
   10cd0:	e77b      	b.n	10bca <am_hal_gpio_pinconfig+0xea>
   10cd2:	481b      	ldr	r0, [pc, #108]	@ (10d40 <am_hal_gpio_pinconfig+0x260>)
   10cd4:	b007      	add	sp, #28
   10cd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10cda:	2600      	movs	r6, #0
   10cdc:	00a3      	lsls	r3, r4, #2
   10cde:	f3c1 5280 	ubfx	r2, r1, #22, #1
   10ce2:	0076      	lsls	r6, r6, #1
   10ce4:	ea46 06c2 	orr.w	r6, r6, r2, lsl #3
   10ce8:	2200      	movs	r2, #0
   10cea:	9202      	str	r2, [sp, #8]
   10cec:	e759      	b.n	10ba2 <am_hal_gpio_pinconfig+0xc2>
   10cee:	480c      	ldr	r0, [pc, #48]	@ (10d20 <am_hal_gpio_pinconfig+0x240>)
   10cf0:	5d00      	ldrb	r0, [r0, r4]
   10cf2:	0785      	lsls	r5, r0, #30
   10cf4:	d5ed      	bpl.n	10cd2 <am_hal_gpio_pinconfig+0x1f2>
   10cf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   10cfa:	e721      	b.n	10b40 <am_hal_gpio_pinconfig+0x60>
   10cfc:	2805      	cmp	r0, #5
   10cfe:	d9c3      	bls.n	10c88 <am_hal_gpio_pinconfig+0x1a8>
   10d00:	4810      	ldr	r0, [pc, #64]	@ (10d44 <am_hal_gpio_pinconfig+0x264>)
   10d02:	e7ab      	b.n	10c5c <am_hal_gpio_pinconfig+0x17c>
   10d04:	2c14      	cmp	r4, #20
   10d06:	f43f af0d 	beq.w	10b24 <am_hal_gpio_pinconfig+0x44>
   10d0a:	480f      	ldr	r0, [pc, #60]	@ (10d48 <am_hal_gpio_pinconfig+0x268>)
   10d0c:	e7a6      	b.n	10c5c <am_hal_gpio_pinconfig+0x17c>
   10d0e:	2c14      	cmp	r4, #20
   10d10:	f47f af08 	bne.w	10b24 <am_hal_gpio_pinconfig+0x44>
   10d14:	480d      	ldr	r0, [pc, #52]	@ (10d4c <am_hal_gpio_pinconfig+0x26c>)
   10d16:	e7a1      	b.n	10c5c <am_hal_gpio_pinconfig+0x17c>
   10d18:	2601      	movs	r6, #1
   10d1a:	e7e0      	b.n	10cde <am_hal_gpio_pinconfig+0x1fe>
   10d1c:	2602      	movs	r6, #2
   10d1e:	e7de      	b.n	10cde <am_hal_gpio_pinconfig+0x1fe>
   10d20:	00012730 	.word	0x00012730
   10d24:	0001277c 	.word	0x0001277c
   10d28:	000126e4 	.word	0x000126e4
   10d2c:	4001004c 	.word	0x4001004c
   10d30:	400100c8 	.word	0x400100c8
   10d34:	40010000 	.word	0x40010000
   10d38:	000125bc 	.word	0x000125bc
   10d3c:	08000104 	.word	0x08000104
   10d40:	08000102 	.word	0x08000102
   10d44:	08000103 	.word	0x08000103
   10d48:	08000101 	.word	0x08000101
   10d4c:	08000100 	.word	0x08000100
   10d50:	400100f8 	.word	0x400100f8

00010d54 <am_hal_gpio_state_write>:
   10d54:	2849      	cmp	r0, #73	@ 0x49
   10d56:	d81a      	bhi.n	10d8e <am_hal_gpio_state_write+0x3a>
   10d58:	b570      	push	{r4, r5, r6, lr}
   10d5a:	2905      	cmp	r1, #5
   10d5c:	b082      	sub	sp, #8
   10d5e:	460d      	mov	r5, r1
   10d60:	d812      	bhi.n	10d88 <am_hal_gpio_state_write+0x34>
   10d62:	f000 031f 	and.w	r3, r0, #31
   10d66:	2201      	movs	r2, #1
   10d68:	08c0      	lsrs	r0, r0, #3
   10d6a:	fa02 f603 	lsl.w	r6, r2, r3
   10d6e:	f000 040c 	and.w	r4, r0, #12
   10d72:	f000 f837 	bl	10de4 <am_hal_interrupt_master_disable>
   10d76:	3d01      	subs	r5, #1
   10d78:	9001      	str	r0, [sp, #4]
   10d7a:	2d04      	cmp	r5, #4
   10d7c:	d821      	bhi.n	10dc2 <am_hal_gpio_state_write+0x6e>
   10d7e:	e8df f005 	tbb	[pc, r5]
   10d82:	1512      	.short	0x1512
   10d84:	1d1a      	.short	0x1d1a
   10d86:	08          	.byte	0x08
   10d87:	00          	.byte	0x00
   10d88:	2006      	movs	r0, #6
   10d8a:	b002      	add	sp, #8
   10d8c:	bd70      	pop	{r4, r5, r6, pc}
   10d8e:	2005      	movs	r0, #5
   10d90:	4770      	bx	lr
   10d92:	4a0d      	ldr	r2, [pc, #52]	@ (10dc8 <am_hal_gpio_state_write+0x74>)
   10d94:	58a3      	ldr	r3, [r4, r2]
   10d96:	4073      	eors	r3, r6
   10d98:	50a3      	str	r3, [r4, r2]
   10d9a:	9801      	ldr	r0, [sp, #4]
   10d9c:	f000 f826 	bl	10dec <am_hal_interrupt_master_set>
   10da0:	2000      	movs	r0, #0
   10da2:	b002      	add	sp, #8
   10da4:	bd70      	pop	{r4, r5, r6, pc}
   10da6:	4b09      	ldr	r3, [pc, #36]	@ (10dcc <am_hal_gpio_state_write+0x78>)
   10da8:	50e6      	str	r6, [r4, r3]
   10daa:	e7f6      	b.n	10d9a <am_hal_gpio_state_write+0x46>
   10dac:	4a08      	ldr	r2, [pc, #32]	@ (10dd0 <am_hal_gpio_state_write+0x7c>)
   10dae:	58a3      	ldr	r3, [r4, r2]
   10db0:	4073      	eors	r3, r6
   10db2:	50a3      	str	r3, [r4, r2]
   10db4:	e7f1      	b.n	10d9a <am_hal_gpio_state_write+0x46>
   10db6:	4b04      	ldr	r3, [pc, #16]	@ (10dc8 <am_hal_gpio_state_write+0x74>)
   10db8:	50e6      	str	r6, [r4, r3]
   10dba:	e7ee      	b.n	10d9a <am_hal_gpio_state_write+0x46>
   10dbc:	4b05      	ldr	r3, [pc, #20]	@ (10dd4 <am_hal_gpio_state_write+0x80>)
   10dbe:	50e6      	str	r6, [r4, r3]
   10dc0:	e7eb      	b.n	10d9a <am_hal_gpio_state_write+0x46>
   10dc2:	4b05      	ldr	r3, [pc, #20]	@ (10dd8 <am_hal_gpio_state_write+0x84>)
   10dc4:	50e6      	str	r6, [r4, r3]
   10dc6:	e7e8      	b.n	10d9a <am_hal_gpio_state_write+0x46>
   10dc8:	400100c8 	.word	0x400100c8
   10dcc:	40010098 	.word	0x40010098
   10dd0:	4001008c 	.word	0x4001008c
   10dd4:	400100bc 	.word	0x400100bc
   10dd8:	400100a4 	.word	0x400100a4

00010ddc <am_hal_interrupt_master_enable>:
   10ddc:	f3ef 8010 	mrs	r0, PRIMASK
   10de0:	b662      	cpsie	i
   10de2:	4770      	bx	lr

00010de4 <am_hal_interrupt_master_disable>:
   10de4:	f3ef 8010 	mrs	r0, PRIMASK
   10de8:	b672      	cpsid	i
   10dea:	4770      	bx	lr

00010dec <am_hal_interrupt_master_set>:
   10dec:	f380 8810 	msr	PRIMASK, r0
   10df0:	4770      	bx	lr
   10df2:	bf00      	nop

00010df4 <am_hal_mcuctrl_info_get>:
   10df4:	2900      	cmp	r1, #0
   10df6:	f000 808a 	beq.w	10f0e <am_hal_mcuctrl_info_get+0x11a>
   10dfa:	2801      	cmp	r0, #1
   10dfc:	b430      	push	{r4, r5}
   10dfe:	d034      	beq.n	10e6a <am_hal_mcuctrl_info_get+0x76>
   10e00:	2802      	cmp	r0, #2
   10e02:	d018      	beq.n	10e36 <am_hal_mcuctrl_info_get+0x42>
   10e04:	2800      	cmp	r0, #0
   10e06:	d17f      	bne.n	10f08 <am_hal_mcuctrl_info_get+0x114>
   10e08:	4b42      	ldr	r3, [pc, #264]	@ (10f14 <am_hal_mcuctrl_info_get+0x120>)
   10e0a:	699a      	ldr	r2, [r3, #24]
   10e0c:	f8d3 01a0 	ldr.w	r0, [r3, #416]	@ 0x1a0
   10e10:	f3c0 6081 	ubfx	r0, r0, #26, #2
   10e14:	7108      	strb	r0, [r1, #4]
   10e16:	695b      	ldr	r3, [r3, #20]
   10e18:	f3c2 1480 	ubfx	r4, r2, #6, #1
   10e1c:	f3c3 0040 	ubfx	r0, r3, #1, #1
   10e20:	f3c2 0280 	ubfx	r2, r2, #2, #1
   10e24:	f003 0301 	and.w	r3, r3, #1
   10e28:	700c      	strb	r4, [r1, #0]
   10e2a:	704a      	strb	r2, [r1, #1]
   10e2c:	7088      	strb	r0, [r1, #2]
   10e2e:	70cb      	strb	r3, [r1, #3]
   10e30:	2000      	movs	r0, #0
   10e32:	bc30      	pop	{r4, r5}
   10e34:	4770      	bx	lr
   10e36:	4a37      	ldr	r2, [pc, #220]	@ (10f14 <am_hal_mcuctrl_info_get+0x120>)
   10e38:	6848      	ldr	r0, [r1, #4]
   10e3a:	f8d2 31cc 	ldr.w	r3, [r2, #460]	@ 0x1cc
   10e3e:	f003 0401 	and.w	r4, r3, #1
   10e42:	700c      	strb	r4, [r1, #0]
   10e44:	f3c3 0440 	ubfx	r4, r3, #1, #1
   10e48:	720c      	strb	r4, [r1, #8]
   10e4a:	f8d2 41c4 	ldr.w	r4, [r2, #452]	@ 0x1c4
   10e4e:	60cc      	str	r4, [r1, #12]
   10e50:	f8d2 41c0 	ldr.w	r4, [r2, #448]	@ 0x1c0
   10e54:	4320      	orrs	r0, r4
   10e56:	f3c3 0380 	ubfx	r3, r3, #2, #1
   10e5a:	6048      	str	r0, [r1, #4]
   10e5c:	f8d2 21c8 	ldr.w	r2, [r2, #456]	@ 0x1c8
   10e60:	740b      	strb	r3, [r1, #16]
   10e62:	694b      	ldr	r3, [r1, #20]
   10e64:	4313      	orrs	r3, r2
   10e66:	614b      	str	r3, [r1, #20]
   10e68:	e7e2      	b.n	10e30 <am_hal_mcuctrl_info_get+0x3c>
   10e6a:	4b2a      	ldr	r3, [pc, #168]	@ (10f14 <am_hal_mcuctrl_info_get+0x120>)
   10e6c:	4d2a      	ldr	r5, [pc, #168]	@ (10f18 <am_hal_mcuctrl_info_get+0x124>)
   10e6e:	681a      	ldr	r2, [r3, #0]
   10e70:	600a      	str	r2, [r1, #0]
   10e72:	685c      	ldr	r4, [r3, #4]
   10e74:	604c      	str	r4, [r1, #4]
   10e76:	689c      	ldr	r4, [r3, #8]
   10e78:	608c      	str	r4, [r1, #8]
   10e7a:	68dc      	ldr	r4, [r3, #12]
   10e7c:	60cc      	str	r4, [r1, #12]
   10e7e:	691c      	ldr	r4, [r3, #16]
   10e80:	610c      	str	r4, [r1, #16]
   10e82:	695b      	ldr	r3, [r3, #20]
   10e84:	4c25      	ldr	r4, [pc, #148]	@ (10f1c <am_hal_mcuctrl_info_get+0x128>)
   10e86:	e9c1 3005 	strd	r3, r0, [r1, #20]
   10e8a:	f3c2 5003 	ubfx	r0, r2, #20, #4
   10e8e:	f3c2 4303 	ubfx	r3, r2, #16, #4
   10e92:	f855 0020 	ldr.w	r0, [r5, r0, lsl #2]
   10e96:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
   10e9a:	4a21      	ldr	r2, [pc, #132]	@ (10f20 <am_hal_mcuctrl_info_get+0x12c>)
   10e9c:	e9c1 0307 	strd	r0, r3, [r1, #28]
   10ea0:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
   10ea4:	f8d2 00e4 	ldr.w	r0, [r2, #228]	@ 0xe4
   10ea8:	b2db      	uxtb	r3, r3
   10eaa:	f000 000f 	and.w	r0, r0, #15
   10eae:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
   10eb2:	624b      	str	r3, [r1, #36]	@ 0x24
   10eb4:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
   10eb8:	f8d2 00e8 	ldr.w	r0, [r2, #232]	@ 0xe8
   10ebc:	f3c3 1303 	ubfx	r3, r3, #4, #4
   10ec0:	f000 000f 	and.w	r0, r0, #15
   10ec4:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
   10ec8:	628b      	str	r3, [r1, #40]	@ 0x28
   10eca:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
   10ece:	f8d2 00ec 	ldr.w	r0, [r2, #236]	@ 0xec
   10ed2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
   10ed6:	f3c0 1003 	ubfx	r0, r0, #4, #4
   10eda:	4303      	orrs	r3, r0
   10edc:	62cb      	str	r3, [r1, #44]	@ 0x2c
   10ede:	f8d2 40fc 	ldr.w	r4, [r2, #252]	@ 0xfc
   10ee2:	f8d2 30f8 	ldr.w	r3, [r2, #248]	@ 0xf8
   10ee6:	f8d2 00f4 	ldr.w	r0, [r2, #244]	@ 0xf4
   10eea:	f8d2 20f0 	ldr.w	r2, [r2, #240]	@ 0xf0
   10eee:	b2db      	uxtb	r3, r3
   10ef0:	041b      	lsls	r3, r3, #16
   10ef2:	fa5f fc82 	uxtb.w	ip, r2
   10ef6:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
   10efa:	b2c2      	uxtb	r2, r0
   10efc:	ea43 030c 	orr.w	r3, r3, ip
   10f00:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   10f04:	630b      	str	r3, [r1, #48]	@ 0x30
   10f06:	e793      	b.n	10e30 <am_hal_mcuctrl_info_get+0x3c>
   10f08:	2006      	movs	r0, #6
   10f0a:	bc30      	pop	{r4, r5}
   10f0c:	4770      	bx	lr
   10f0e:	2006      	movs	r0, #6
   10f10:	4770      	bx	lr
   10f12:	bf00      	nop
   10f14:	40020000 	.word	0x40020000
   10f18:	00012810 	.word	0x00012810
   10f1c:	000127d0 	.word	0x000127d0
   10f20:	f0000f00 	.word	0xf0000f00

00010f24 <am_hal_pwrctrl_periph_enable>:
   10f24:	b5f0      	push	{r4, r5, r6, r7, lr}
   10f26:	b083      	sub	sp, #12
   10f28:	4604      	mov	r4, r0
   10f2a:	f7ff ff5b 	bl	10de4 <am_hal_interrupt_master_disable>
   10f2e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   10f32:	4e15      	ldr	r6, [pc, #84]	@ (10f88 <am_hal_pwrctrl_periph_enable+0x64>)
   10f34:	4d15      	ldr	r5, [pc, #84]	@ (10f8c <am_hal_pwrctrl_periph_enable+0x68>)
   10f36:	9000      	str	r0, [sp, #0]
   10f38:	00a4      	lsls	r4, r4, #2
   10f3a:	68b3      	ldr	r3, [r6, #8]
   10f3c:	592f      	ldr	r7, [r5, r4]
   10f3e:	433b      	orrs	r3, r7
   10f40:	60b3      	str	r3, [r6, #8]
   10f42:	9800      	ldr	r0, [sp, #0]
   10f44:	4425      	add	r5, r4
   10f46:	f7ff ff51 	bl	10dec <am_hal_interrupt_master_set>
   10f4a:	20a0      	movs	r0, #160	@ 0xa0
   10f4c:	f7ff fd78 	bl	10a40 <am_hal_flash_delay>
   10f50:	69b3      	ldr	r3, [r6, #24]
   10f52:	686c      	ldr	r4, [r5, #4]
   10f54:	4223      	tst	r3, r4
   10f56:	d103      	bne.n	10f60 <am_hal_pwrctrl_periph_enable+0x3c>
   10f58:	20a0      	movs	r0, #160	@ 0xa0
   10f5a:	f7ff fd71 	bl	10a40 <am_hal_flash_delay>
   10f5e:	69b3      	ldr	r3, [r6, #24]
   10f60:	4d09      	ldr	r5, [pc, #36]	@ (10f88 <am_hal_pwrctrl_periph_enable+0x64>)
   10f62:	69ab      	ldr	r3, [r5, #24]
   10f64:	4223      	tst	r3, r4
   10f66:	d002      	beq.n	10f6e <am_hal_pwrctrl_periph_enable+0x4a>
   10f68:	2000      	movs	r0, #0
   10f6a:	b003      	add	sp, #12
   10f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10f6e:	f7ff ff39 	bl	10de4 <am_hal_interrupt_master_disable>
   10f72:	9001      	str	r0, [sp, #4]
   10f74:	68ab      	ldr	r3, [r5, #8]
   10f76:	ea23 0307 	bic.w	r3, r3, r7
   10f7a:	60ab      	str	r3, [r5, #8]
   10f7c:	9801      	ldr	r0, [sp, #4]
   10f7e:	f7ff ff35 	bl	10dec <am_hal_interrupt_master_set>
   10f82:	2001      	movs	r0, #1
   10f84:	b003      	add	sp, #12
   10f86:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10f88:	40021000 	.word	0x40021000
   10f8c:	00012850 	.word	0x00012850

00010f90 <am_hal_pwrctrl_periph_disable>:
   10f90:	b5f0      	push	{r4, r5, r6, r7, lr}
   10f92:	b083      	sub	sp, #12
   10f94:	4604      	mov	r4, r0
   10f96:	f7ff ff25 	bl	10de4 <am_hal_interrupt_master_disable>
   10f9a:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   10f9e:	4e20      	ldr	r6, [pc, #128]	@ (11020 <am_hal_pwrctrl_periph_disable+0x90>)
   10fa0:	4d20      	ldr	r5, [pc, #128]	@ (11024 <am_hal_pwrctrl_periph_disable+0x94>)
   10fa2:	9001      	str	r0, [sp, #4]
   10fa4:	00a4      	lsls	r4, r4, #2
   10fa6:	68b3      	ldr	r3, [r6, #8]
   10fa8:	592f      	ldr	r7, [r5, r4]
   10faa:	ea23 0307 	bic.w	r3, r3, r7
   10fae:	60b3      	str	r3, [r6, #8]
   10fb0:	9801      	ldr	r0, [sp, #4]
   10fb2:	4425      	add	r5, r4
   10fb4:	f7ff ff1a 	bl	10dec <am_hal_interrupt_master_set>
   10fb8:	20a0      	movs	r0, #160	@ 0xa0
   10fba:	f7ff fd41 	bl	10a40 <am_hal_flash_delay>
   10fbe:	69b3      	ldr	r3, [r6, #24]
   10fc0:	686c      	ldr	r4, [r5, #4]
   10fc2:	4223      	tst	r3, r4
   10fc4:	d003      	beq.n	10fce <am_hal_pwrctrl_periph_disable+0x3e>
   10fc6:	20a0      	movs	r0, #160	@ 0xa0
   10fc8:	f7ff fd3a 	bl	10a40 <am_hal_flash_delay>
   10fcc:	69b3      	ldr	r3, [r6, #24]
   10fce:	4b14      	ldr	r3, [pc, #80]	@ (11020 <am_hal_pwrctrl_periph_disable+0x90>)
   10fd0:	6998      	ldr	r0, [r3, #24]
   10fd2:	4020      	ands	r0, r4
   10fd4:	d101      	bne.n	10fda <am_hal_pwrctrl_periph_disable+0x4a>
   10fd6:	b003      	add	sp, #12
   10fd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10fda:	2c10      	cmp	r4, #16
   10fdc:	689b      	ldr	r3, [r3, #8]
   10fde:	d01a      	beq.n	11016 <am_hal_pwrctrl_periph_disable+0x86>
   10fe0:	d80c      	bhi.n	10ffc <am_hal_pwrctrl_periph_disable+0x6c>
   10fe2:	2c04      	cmp	r4, #4
   10fe4:	d012      	beq.n	1100c <am_hal_pwrctrl_periph_disable+0x7c>
   10fe6:	2c08      	cmp	r4, #8
   10fe8:	d10d      	bne.n	11006 <am_hal_pwrctrl_periph_disable+0x76>
   10fea:	f013 0f0e 	tst.w	r3, #14
   10fee:	d00a      	beq.n	11006 <am_hal_pwrctrl_periph_disable+0x76>
   10ff0:	421f      	tst	r7, r3
   10ff2:	bf14      	ite	ne
   10ff4:	2001      	movne	r0, #1
   10ff6:	2000      	moveq	r0, #0
   10ff8:	b003      	add	sp, #12
   10ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10ffc:	2c40      	cmp	r4, #64	@ 0x40
   10ffe:	d102      	bne.n	11006 <am_hal_pwrctrl_periph_disable+0x76>
   11000:	f413 5f60 	tst.w	r3, #14336	@ 0x3800
   11004:	d1f4      	bne.n	10ff0 <am_hal_pwrctrl_periph_disable+0x60>
   11006:	2001      	movs	r0, #1
   11008:	b003      	add	sp, #12
   1100a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1100c:	f240 5281 	movw	r2, #1409	@ 0x581
   11010:	4213      	tst	r3, r2
   11012:	d0f8      	beq.n	11006 <am_hal_pwrctrl_periph_disable+0x76>
   11014:	e7ec      	b.n	10ff0 <am_hal_pwrctrl_periph_disable+0x60>
   11016:	f013 0f70 	tst.w	r3, #112	@ 0x70
   1101a:	d0f4      	beq.n	11006 <am_hal_pwrctrl_periph_disable+0x76>
   1101c:	e7e8      	b.n	10ff0 <am_hal_pwrctrl_periph_disable+0x60>
   1101e:	bf00      	nop
   11020:	40021000 	.word	0x40021000
   11024:	00012850 	.word	0x00012850

00011028 <am_hal_pwrctrl_bleif_workaround>:
   11028:	4a23      	ldr	r2, [pc, #140]	@ (110b8 <am_hal_pwrctrl_bleif_workaround+0x90>)
   1102a:	f8d2 3838 	ldr.w	r3, [r2, #2104]	@ 0x838
   1102e:	f013 0f08 	tst.w	r3, #8
   11032:	4b22      	ldr	r3, [pc, #136]	@ (110bc <am_hal_pwrctrl_bleif_workaround+0x94>)
   11034:	d028      	beq.n	11088 <am_hal_pwrctrl_bleif_workaround+0x60>
   11036:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
   1103a:	f8d3 1088 	ldr.w	r1, [r3, #136]	@ 0x88
   1103e:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
   11042:	f8c3 1088 	str.w	r1, [r3, #136]	@ 0x88
   11046:	f8d3 1088 	ldr.w	r1, [r3, #136]	@ 0x88
   1104a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
   1104e:	3203      	adds	r2, #3
   11050:	2a3f      	cmp	r2, #63	@ 0x3f
   11052:	bf94      	ite	ls
   11054:	4311      	orrls	r1, r2
   11056:	f041 013f 	orrhi.w	r1, r1, #63	@ 0x3f
   1105a:	f8c3 1088 	str.w	r1, [r3, #136]	@ 0x88
   1105e:	f8d3 2350 	ldr.w	r2, [r3, #848]	@ 0x350
   11062:	f8d3 1350 	ldr.w	r1, [r3, #848]	@ 0x350
   11066:	f3c2 4205 	ubfx	r2, r2, #16, #6
   1106a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
   1106e:	3205      	adds	r2, #5
   11070:	f8c3 1350 	str.w	r1, [r3, #848]	@ 0x350
   11074:	f8d3 1350 	ldr.w	r1, [r3, #848]	@ 0x350
   11078:	2a3f      	cmp	r2, #63	@ 0x3f
   1107a:	bf28      	it	cs
   1107c:	223f      	movcs	r2, #63	@ 0x3f
   1107e:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
   11082:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350
   11086:	4770      	bx	lr
   11088:	f8d2 186c 	ldr.w	r1, [r2, #2156]	@ 0x86c
   1108c:	f8d3 0088 	ldr.w	r0, [r3, #136]	@ 0x88
   11090:	f020 003f 	bic.w	r0, r0, #63	@ 0x3f
   11094:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
   11098:	f8d3 0088 	ldr.w	r0, [r3, #136]	@ 0x88
   1109c:	f001 013f 	and.w	r1, r1, #63	@ 0x3f
   110a0:	3103      	adds	r1, #3
   110a2:	293f      	cmp	r1, #63	@ 0x3f
   110a4:	bf94      	ite	ls
   110a6:	4308      	orrls	r0, r1
   110a8:	f040 003f 	orrhi.w	r0, r0, #63	@ 0x3f
   110ac:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
   110b0:	f8d2 2870 	ldr.w	r2, [r2, #2160]	@ 0x870
   110b4:	e7d5      	b.n	11062 <am_hal_pwrctrl_bleif_workaround+0x3a>
   110b6:	bf00      	nop
   110b8:	50023000 	.word	0x50023000
   110bc:	40020000 	.word	0x40020000

000110c0 <am_hal_pwrctrl_low_power_init>:
   110c0:	b530      	push	{r4, r5, lr}
   110c2:	4b5f      	ldr	r3, [pc, #380]	@ (11240 <am_hal_pwrctrl_low_power_init+0x180>)
   110c4:	681a      	ldr	r2, [r3, #0]
   110c6:	b085      	sub	sp, #20
   110c8:	b912      	cbnz	r2, 110d0 <am_hal_pwrctrl_low_power_init+0x10>
   110ca:	4a5e      	ldr	r2, [pc, #376]	@ (11244 <am_hal_pwrctrl_low_power_init+0x184>)
   110cc:	6812      	ldr	r2, [r2, #0]
   110ce:	601a      	str	r2, [r3, #0]
   110d0:	4b5d      	ldr	r3, [pc, #372]	@ (11248 <am_hal_pwrctrl_low_power_init+0x188>)
   110d2:	68da      	ldr	r2, [r3, #12]
   110d4:	b2d2      	uxtb	r2, r2
   110d6:	2a20      	cmp	r2, #32
   110d8:	d958      	bls.n	1118c <am_hal_pwrctrl_low_power_init+0xcc>
   110da:	4a5c      	ldr	r2, [pc, #368]	@ (1124c <am_hal_pwrctrl_low_power_init+0x18c>)
   110dc:	7811      	ldrb	r1, [r2, #0]
   110de:	2900      	cmp	r1, #0
   110e0:	d150      	bne.n	11184 <am_hal_pwrctrl_low_power_init+0xc4>
   110e2:	2001      	movs	r0, #1
   110e4:	7010      	strb	r0, [r2, #0]
   110e6:	f8d3 2350 	ldr.w	r2, [r3, #848]	@ 0x350
   110ea:	f8d3 0350 	ldr.w	r0, [r3, #848]	@ 0x350
   110ee:	f3c2 5285 	ubfx	r2, r2, #22, #6
   110f2:	2a0c      	cmp	r2, #12
   110f4:	bf38      	it	cc
   110f6:	220c      	movcc	r2, #12
   110f8:	3a0c      	subs	r2, #12
   110fa:	f362 509b 	bfi	r0, r2, #22, #6
   110fe:	f8c3 0350 	str.w	r0, [r3, #848]	@ 0x350
   11102:	f8d3 2350 	ldr.w	r2, [r3, #848]	@ 0x350
   11106:	f8d3 0350 	ldr.w	r0, [r3, #848]	@ 0x350
   1110a:	f3c2 2285 	ubfx	r2, r2, #10, #6
   1110e:	2a0d      	cmp	r2, #13
   11110:	bf38      	it	cc
   11112:	220d      	movcc	r2, #13
   11114:	3a0d      	subs	r2, #13
   11116:	f362 208f 	bfi	r0, r2, #10, #6
   1111a:	f8c3 0350 	str.w	r0, [r3, #848]	@ 0x350
   1111e:	f8d3 2354 	ldr.w	r2, [r3, #852]	@ 0x354
   11122:	2008      	movs	r0, #8
   11124:	f360 5217 	bfi	r2, r0, #20, #4
   11128:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
   1112c:	f8d3 2354 	ldr.w	r2, [r3, #852]	@ 0x354
   11130:	2405      	movs	r4, #5
   11132:	f364 4213 	bfi	r2, r4, #16, #4
   11136:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
   1113a:	f8d3 235c 	ldr.w	r2, [r3, #860]	@ 0x35c
   1113e:	f360 0203 	bfi	r2, r0, #0, #4
   11142:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
   11146:	f8d3 2358 	ldr.w	r2, [r3, #856]	@ 0x358
   1114a:	2406      	movs	r4, #6
   1114c:	f364 62de 	bfi	r2, r4, #27, #4
   11150:	f8c3 2358 	str.w	r2, [r3, #856]	@ 0x358
   11154:	f8d3 235c 	ldr.w	r2, [r3, #860]	@ 0x35c
   11158:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
   1115c:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
   11160:	f8d3 235c 	ldr.w	r2, [r3, #860]	@ 0x35c
   11164:	f361 6218 	bfi	r2, r1, #24, #1
   11168:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
   1116c:	f8d3 2354 	ldr.w	r2, [r3, #852]	@ 0x354
   11170:	f042 5240 	orr.w	r2, r2, #805306368	@ 0x30000000
   11174:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
   11178:	f8d3 2354 	ldr.w	r2, [r3, #852]	@ 0x354
   1117c:	f042 021f 	orr.w	r2, r2, #31
   11180:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
   11184:	4b32      	ldr	r3, [pc, #200]	@ (11250 <am_hal_pwrctrl_low_power_init+0x190>)
   11186:	781a      	ldrb	r2, [r3, #0]
   11188:	2a00      	cmp	r2, #0
   1118a:	d050      	beq.n	1122e <am_hal_pwrctrl_low_power_init+0x16e>
   1118c:	4a2e      	ldr	r2, [pc, #184]	@ (11248 <am_hal_pwrctrl_low_power_init+0x188>)
   1118e:	68d3      	ldr	r3, [r2, #12]
   11190:	b2db      	uxtb	r3, r3
   11192:	2b11      	cmp	r3, #17
   11194:	d905      	bls.n	111a2 <am_hal_pwrctrl_low_power_init+0xe2>
   11196:	f8d2 335c 	ldr.w	r3, [r2, #860]	@ 0x35c
   1119a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
   1119e:	f8c2 335c 	str.w	r3, [r2, #860]	@ 0x35c
   111a2:	2100      	movs	r1, #0
   111a4:	200c      	movs	r0, #12
   111a6:	f7ff fa11 	bl	105cc <am_hal_cachectrl_control>
   111aa:	4b2a      	ldr	r3, [pc, #168]	@ (11254 <am_hal_pwrctrl_low_power_init+0x194>)
   111ac:	699b      	ldr	r3, [r3, #24]
   111ae:	f3c3 2500 	ubfx	r5, r3, #8, #1
   111b2:	05db      	lsls	r3, r3, #23
   111b4:	d41b      	bmi.n	111ee <am_hal_pwrctrl_low_power_init+0x12e>
   111b6:	4c24      	ldr	r4, [pc, #144]	@ (11248 <am_hal_pwrctrl_low_power_init+0x188>)
   111b8:	68e3      	ldr	r3, [r4, #12]
   111ba:	b2db      	uxtb	r3, r3
   111bc:	2b11      	cmp	r3, #17
   111be:	d81b      	bhi.n	111f8 <am_hal_pwrctrl_low_power_init+0x138>
   111c0:	4921      	ldr	r1, [pc, #132]	@ (11248 <am_hal_pwrctrl_low_power_init+0x188>)
   111c2:	698a      	ldr	r2, [r1, #24]
   111c4:	2001      	movs	r0, #1
   111c6:	4302      	orrs	r2, r0
   111c8:	2307      	movs	r3, #7
   111ca:	618a      	str	r2, [r1, #24]
   111cc:	9000      	str	r0, [sp, #0]
   111ce:	3118      	adds	r1, #24
   111d0:	461a      	mov	r2, r3
   111d2:	f242 7010 	movw	r0, #10000	@ 0x2710
   111d6:	f7ff fc43 	bl	10a60 <am_hal_flash_delay_status_check>
   111da:	bb68      	cbnz	r0, 11238 <am_hal_pwrctrl_low_power_init+0x178>
   111dc:	4b1d      	ldr	r3, [pc, #116]	@ (11254 <am_hal_pwrctrl_low_power_init+0x194>)
   111de:	681a      	ldr	r2, [r3, #0]
   111e0:	f042 0201 	orr.w	r2, r2, #1
   111e4:	601a      	str	r2, [r3, #0]
   111e6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
   111e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   111ec:	625a      	str	r2, [r3, #36]	@ 0x24
   111ee:	f000 fed5 	bl	11f9c <am_hal_burst_ldo_charge>
   111f2:	2000      	movs	r0, #0
   111f4:	b005      	add	sp, #20
   111f6:	bd30      	pop	{r4, r5, pc}
   111f8:	f7ff fdf4 	bl	10de4 <am_hal_interrupt_master_disable>
   111fc:	9003      	str	r0, [sp, #12]
   111fe:	f8d4 3368 	ldr.w	r3, [r4, #872]	@ 0x368
   11202:	2219      	movs	r2, #25
   11204:	f362 138b 	bfi	r3, r2, #6, #6
   11208:	f8c4 3368 	str.w	r3, [r4, #872]	@ 0x368
   1120c:	f8d4 2368 	ldr.w	r2, [r4, #872]	@ 0x368
   11210:	210c      	movs	r1, #12
   11212:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
   11216:	f361 0205 	bfi	r2, r1, #0, #6
   1121a:	f8c4 2368 	str.w	r2, [r4, #872]	@ 0x368
   1121e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
   11220:	f365 5296 	bfi	r2, r5, #22, #1
   11224:	63da      	str	r2, [r3, #60]	@ 0x3c
   11226:	9803      	ldr	r0, [sp, #12]
   11228:	f7ff fde0 	bl	10dec <am_hal_interrupt_master_set>
   1122c:	e7c8      	b.n	111c0 <am_hal_pwrctrl_low_power_init+0x100>
   1122e:	2201      	movs	r2, #1
   11230:	701a      	strb	r2, [r3, #0]
   11232:	f7ff fef9 	bl	11028 <am_hal_pwrctrl_bleif_workaround>
   11236:	e7a9      	b.n	1118c <am_hal_pwrctrl_low_power_init+0xcc>
   11238:	2004      	movs	r0, #4
   1123a:	b005      	add	sp, #20
   1123c:	bd30      	pop	{r4, r5, pc}
   1123e:	bf00      	nop
   11240:	10015918 	.word	0x10015918
   11244:	4ffff000 	.word	0x4ffff000
   11248:	40020000 	.word	0x40020000
   1124c:	10015915 	.word	0x10015915
   11250:	10015914 	.word	0x10015914
   11254:	40021000 	.word	0x40021000

00011258 <am_hal_pwrctrl_wa_vddf_boost>:
   11258:	b500      	push	{lr}
   1125a:	b085      	sub	sp, #20
   1125c:	f7ff fdc2 	bl	10de4 <am_hal_interrupt_master_disable>
   11260:	4b2c      	ldr	r3, [pc, #176]	@ (11314 <am_hal_pwrctrl_wa_vddf_boost+0xbc>)
   11262:	9001      	str	r0, [sp, #4]
   11264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
   11266:	07db      	lsls	r3, r3, #31
   11268:	d422      	bmi.n	112b0 <am_hal_pwrctrl_wa_vddf_boost+0x58>
   1126a:	f000 fe8d 	bl	11f88 <am_hal_burst_ldo_patch_check>
   1126e:	b948      	cbnz	r0, 11284 <am_hal_pwrctrl_wa_vddf_boost+0x2c>
   11270:	f44f 70a0 	mov.w	r0, #320	@ 0x140
   11274:	f7ff fbe4 	bl	10a40 <am_hal_flash_delay>
   11278:	9801      	ldr	r0, [sp, #4]
   1127a:	b005      	add	sp, #20
   1127c:	f85d eb04 	ldr.w	lr, [sp], #4
   11280:	f7ff bdb4 	b.w	10dec <am_hal_interrupt_master_set>
   11284:	f7ff fdae 	bl	10de4 <am_hal_interrupt_master_disable>
   11288:	9003      	str	r0, [sp, #12]
   1128a:	f000 fe7d 	bl	11f88 <am_hal_burst_ldo_patch_check>
   1128e:	bb98      	cbnz	r0, 112f8 <am_hal_pwrctrl_wa_vddf_boost+0xa0>
   11290:	2303      	movs	r3, #3
   11292:	4a21      	ldr	r2, [pc, #132]	@ (11318 <am_hal_pwrctrl_wa_vddf_boost+0xc0>)
   11294:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
   11298:	f363 0105 	bfi	r1, r3, #0, #6
   1129c:	f44f 70a0 	mov.w	r0, #320	@ 0x140
   112a0:	f8c2 1088 	str.w	r1, [r2, #136]	@ 0x88
   112a4:	f7ff fbcc 	bl	10a40 <am_hal_flash_delay>
   112a8:	9803      	ldr	r0, [sp, #12]
   112aa:	f7ff fd9f 	bl	10dec <am_hal_interrupt_master_set>
   112ae:	e7df      	b.n	11270 <am_hal_pwrctrl_wa_vddf_boost+0x18>
   112b0:	f000 fe6a 	bl	11f88 <am_hal_burst_ldo_patch_check>
   112b4:	2800      	cmp	r0, #0
   112b6:	d0db      	beq.n	11270 <am_hal_pwrctrl_wa_vddf_boost+0x18>
   112b8:	f7ff fd94 	bl	10de4 <am_hal_interrupt_master_disable>
   112bc:	9002      	str	r0, [sp, #8]
   112be:	f000 fe63 	bl	11f88 <am_hal_burst_ldo_patch_check>
   112c2:	b328      	cbz	r0, 11310 <am_hal_pwrctrl_wa_vddf_boost+0xb8>
   112c4:	4b15      	ldr	r3, [pc, #84]	@ (1131c <am_hal_pwrctrl_wa_vddf_boost+0xc4>)
   112c6:	f8d3 3870 	ldr.w	r3, [r3, #2160]	@ 0x870
   112ca:	f3c3 4305 	ubfx	r3, r3, #16, #6
   112ce:	3305      	adds	r3, #5
   112d0:	2b3f      	cmp	r3, #63	@ 0x3f
   112d2:	bfa8      	it	ge
   112d4:	233f      	movge	r3, #63	@ 0x3f
   112d6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
   112da:	4a0f      	ldr	r2, [pc, #60]	@ (11318 <am_hal_pwrctrl_wa_vddf_boost+0xc0>)
   112dc:	f8d2 1350 	ldr.w	r1, [r2, #848]	@ 0x350
   112e0:	f363 4115 	bfi	r1, r3, #16, #6
   112e4:	f44f 70a0 	mov.w	r0, #320	@ 0x140
   112e8:	f8c2 1350 	str.w	r1, [r2, #848]	@ 0x350
   112ec:	f7ff fba8 	bl	10a40 <am_hal_flash_delay>
   112f0:	9802      	ldr	r0, [sp, #8]
   112f2:	f7ff fd7b 	bl	10dec <am_hal_interrupt_master_set>
   112f6:	e7bb      	b.n	11270 <am_hal_pwrctrl_wa_vddf_boost+0x18>
   112f8:	4b08      	ldr	r3, [pc, #32]	@ (1131c <am_hal_pwrctrl_wa_vddf_boost+0xc4>)
   112fa:	f8d3 386c 	ldr.w	r3, [r3, #2156]	@ 0x86c
   112fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
   11302:	3303      	adds	r3, #3
   11304:	2b3f      	cmp	r3, #63	@ 0x3f
   11306:	bfa8      	it	ge
   11308:	233f      	movge	r3, #63	@ 0x3f
   1130a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
   1130e:	e7c0      	b.n	11292 <am_hal_pwrctrl_wa_vddf_boost+0x3a>
   11310:	2305      	movs	r3, #5
   11312:	e7e2      	b.n	112da <am_hal_pwrctrl_wa_vddf_boost+0x82>
   11314:	40021000 	.word	0x40021000
   11318:	40020000 	.word	0x40020000
   1131c:	50023000 	.word	0x50023000

00011320 <am_hal_pwrctrl_wa_vddf_restore>:
   11320:	b500      	push	{lr}
   11322:	b085      	sub	sp, #20
   11324:	f7ff fd5e 	bl	10de4 <am_hal_interrupt_master_disable>
   11328:	4b26      	ldr	r3, [pc, #152]	@ (113c4 <am_hal_pwrctrl_wa_vddf_restore+0xa4>)
   1132a:	9001      	str	r0, [sp, #4]
   1132c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
   1132e:	07db      	lsls	r3, r3, #31
   11330:	d422      	bmi.n	11378 <am_hal_pwrctrl_wa_vddf_restore+0x58>
   11332:	f000 fe29 	bl	11f88 <am_hal_burst_ldo_patch_check>
   11336:	b948      	cbnz	r0, 1134c <am_hal_pwrctrl_wa_vddf_restore+0x2c>
   11338:	f44f 70a0 	mov.w	r0, #320	@ 0x140
   1133c:	f7ff fb80 	bl	10a40 <am_hal_flash_delay>
   11340:	9801      	ldr	r0, [sp, #4]
   11342:	b005      	add	sp, #20
   11344:	f85d eb04 	ldr.w	lr, [sp], #4
   11348:	f7ff bd50 	b.w	10dec <am_hal_interrupt_master_set>
   1134c:	f7ff fd4a 	bl	10de4 <am_hal_interrupt_master_disable>
   11350:	9003      	str	r0, [sp, #12]
   11352:	f000 fe19 	bl	11f88 <am_hal_burst_ldo_patch_check>
   11356:	bb68      	cbnz	r0, 113b4 <am_hal_pwrctrl_wa_vddf_restore+0x94>
   11358:	4603      	mov	r3, r0
   1135a:	4a1b      	ldr	r2, [pc, #108]	@ (113c8 <am_hal_pwrctrl_wa_vddf_restore+0xa8>)
   1135c:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
   11360:	f363 0105 	bfi	r1, r3, #0, #6
   11364:	f44f 70a0 	mov.w	r0, #320	@ 0x140
   11368:	f8c2 1088 	str.w	r1, [r2, #136]	@ 0x88
   1136c:	f7ff fb68 	bl	10a40 <am_hal_flash_delay>
   11370:	9803      	ldr	r0, [sp, #12]
   11372:	f7ff fd3b 	bl	10dec <am_hal_interrupt_master_set>
   11376:	e7df      	b.n	11338 <am_hal_pwrctrl_wa_vddf_restore+0x18>
   11378:	f000 fe06 	bl	11f88 <am_hal_burst_ldo_patch_check>
   1137c:	2800      	cmp	r0, #0
   1137e:	d0db      	beq.n	11338 <am_hal_pwrctrl_wa_vddf_restore+0x18>
   11380:	f7ff fd30 	bl	10de4 <am_hal_interrupt_master_disable>
   11384:	9002      	str	r0, [sp, #8]
   11386:	f000 fdff 	bl	11f88 <am_hal_burst_ldo_patch_check>
   1138a:	b1c8      	cbz	r0, 113c0 <am_hal_pwrctrl_wa_vddf_restore+0xa0>
   1138c:	4b0f      	ldr	r3, [pc, #60]	@ (113cc <am_hal_pwrctrl_wa_vddf_restore+0xac>)
   1138e:	f8d3 3870 	ldr.w	r3, [r3, #2160]	@ 0x870
   11392:	f3c3 4305 	ubfx	r3, r3, #16, #6
   11396:	4a0c      	ldr	r2, [pc, #48]	@ (113c8 <am_hal_pwrctrl_wa_vddf_restore+0xa8>)
   11398:	f8d2 1350 	ldr.w	r1, [r2, #848]	@ 0x350
   1139c:	f363 4115 	bfi	r1, r3, #16, #6
   113a0:	f44f 70a0 	mov.w	r0, #320	@ 0x140
   113a4:	f8c2 1350 	str.w	r1, [r2, #848]	@ 0x350
   113a8:	f7ff fb4a 	bl	10a40 <am_hal_flash_delay>
   113ac:	9802      	ldr	r0, [sp, #8]
   113ae:	f7ff fd1d 	bl	10dec <am_hal_interrupt_master_set>
   113b2:	e7c1      	b.n	11338 <am_hal_pwrctrl_wa_vddf_restore+0x18>
   113b4:	4b05      	ldr	r3, [pc, #20]	@ (113cc <am_hal_pwrctrl_wa_vddf_restore+0xac>)
   113b6:	f8d3 386c 	ldr.w	r3, [r3, #2156]	@ 0x86c
   113ba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
   113be:	e7cc      	b.n	1135a <am_hal_pwrctrl_wa_vddf_restore+0x3a>
   113c0:	4603      	mov	r3, r0
   113c2:	e7e8      	b.n	11396 <am_hal_pwrctrl_wa_vddf_restore+0x76>
   113c4:	40021000 	.word	0x40021000
   113c8:	40020000 	.word	0x40020000
   113cc:	50023000 	.word	0x50023000

000113d0 <am_hal_stimer_config>:
   113d0:	4a03      	ldr	r2, [pc, #12]	@ (113e0 <am_hal_stimer_config+0x10>)
   113d2:	4603      	mov	r3, r0
   113d4:	f8d2 0140 	ldr.w	r0, [r2, #320]	@ 0x140
   113d8:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
   113dc:	4770      	bx	lr
   113de:	bf00      	nop
   113e0:	40008000 	.word	0x40008000

000113e4 <am_hal_stimer_counter_get>:
   113e4:	b500      	push	{lr}
   113e6:	b085      	sub	sp, #20
   113e8:	4805      	ldr	r0, [pc, #20]	@ (11400 <am_hal_stimer_counter_get+0x1c>)
   113ea:	a901      	add	r1, sp, #4
   113ec:	f000 ff50 	bl	12290 <am_hal_triple_read>
   113f0:	e9dd 3001 	ldrd	r3, r0, [sp, #4]
   113f4:	4283      	cmp	r3, r0
   113f6:	bf18      	it	ne
   113f8:	9803      	ldrne	r0, [sp, #12]
   113fa:	b005      	add	sp, #20
   113fc:	f85d fb04 	ldr.w	pc, [sp], #4
   11400:	40008144 	.word	0x40008144

00011404 <am_hal_stimer_compare_delta_set>:
   11404:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   11408:	2807      	cmp	r0, #7
   1140a:	b085      	sub	sp, #20
   1140c:	d83b      	bhi.n	11486 <am_hal_stimer_compare_delta_set+0x82>
   1140e:	4604      	mov	r4, r0
   11410:	460e      	mov	r6, r1
   11412:	f7ff fce7 	bl	10de4 <am_hal_interrupt_master_disable>
   11416:	4b21      	ldr	r3, [pc, #132]	@ (1149c <am_hal_stimer_compare_delta_set+0x98>)
   11418:	9000      	str	r0, [sp, #0]
   1141a:	f8d3 8140 	ldr.w	r8, [r3, #320]	@ 0x140
   1141e:	4d20      	ldr	r5, [pc, #128]	@ (114a0 <am_hal_stimer_compare_delta_set+0x9c>)
   11420:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
   11424:	f8df 907c 	ldr.w	r9, [pc, #124]	@ 114a4 <am_hal_stimer_compare_delta_set+0xa0>
   11428:	f44f 7780 	mov.w	r7, #256	@ 0x100
   1142c:	40a7      	lsls	r7, r4
   1142e:	4425      	add	r5, r4
   11430:	ea22 0207 	bic.w	r2, r2, r7
   11434:	00ad      	lsls	r5, r5, #2
   11436:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
   1143a:	2401      	movs	r4, #1
   1143c:	a901      	add	r1, sp, #4
   1143e:	4648      	mov	r0, r9
   11440:	f000 ff26 	bl	12290 <am_hal_triple_read>
   11444:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
   11448:	429a      	cmp	r2, r3
   1144a:	bf18      	it	ne
   1144c:	9b03      	ldrne	r3, [sp, #12]
   1144e:	602e      	str	r6, [r5, #0]
   11450:	682a      	ldr	r2, [r5, #0]
   11452:	4433      	add	r3, r6
   11454:	429a      	cmp	r2, r3
   11456:	f103 010a 	add.w	r1, r3, #10
   1145a:	db01      	blt.n	11460 <am_hal_stimer_compare_delta_set+0x5c>
   1145c:	428a      	cmp	r2, r1
   1145e:	dd17      	ble.n	11490 <am_hal_stimer_compare_delta_set+0x8c>
   11460:	3401      	adds	r4, #1
   11462:	2c05      	cmp	r4, #5
   11464:	d1ea      	bne.n	1143c <am_hal_stimer_compare_delta_set+0x38>
   11466:	2401      	movs	r4, #1
   11468:	4b0c      	ldr	r3, [pc, #48]	@ (1149c <am_hal_stimer_compare_delta_set+0x98>)
   1146a:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
   1146e:	ea07 0708 	and.w	r7, r7, r8
   11472:	4317      	orrs	r7, r2
   11474:	f8c3 7140 	str.w	r7, [r3, #320]	@ 0x140
   11478:	9800      	ldr	r0, [sp, #0]
   1147a:	f7ff fcb7 	bl	10dec <am_hal_interrupt_master_set>
   1147e:	4620      	mov	r0, r4
   11480:	b005      	add	sp, #20
   11482:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   11486:	2405      	movs	r4, #5
   11488:	4620      	mov	r0, r4
   1148a:	b005      	add	sp, #20
   1148c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   11490:	2c03      	cmp	r4, #3
   11492:	bf94      	ite	ls
   11494:	2400      	movls	r4, #0
   11496:	2401      	movhi	r4, #1
   11498:	e7e6      	b.n	11468 <am_hal_stimer_compare_delta_set+0x64>
   1149a:	bf00      	nop
   1149c:	40008000 	.word	0x40008000
   114a0:	10002054 	.word	0x10002054
   114a4:	40008144 	.word	0x40008144

000114a8 <am_hal_stimer_int_enable>:
   114a8:	4a03      	ldr	r2, [pc, #12]	@ (114b8 <am_hal_stimer_int_enable+0x10>)
   114aa:	f8d2 3300 	ldr.w	r3, [r2, #768]	@ 0x300
   114ae:	4303      	orrs	r3, r0
   114b0:	f8c2 3300 	str.w	r3, [r2, #768]	@ 0x300
   114b4:	4770      	bx	lr
   114b6:	bf00      	nop
   114b8:	40008000 	.word	0x40008000

000114bc <am_hal_stimer_int_clear>:
   114bc:	4b01      	ldr	r3, [pc, #4]	@ (114c4 <am_hal_stimer_int_clear+0x8>)
   114be:	f8c3 0308 	str.w	r0, [r3, #776]	@ 0x308
   114c2:	4770      	bx	lr
   114c4:	40008000 	.word	0x40008000

000114c8 <am_hal_stimer_int_status_get>:
   114c8:	4a04      	ldr	r2, [pc, #16]	@ (114dc <am_hal_stimer_int_status_get+0x14>)
   114ca:	f8d2 3304 	ldr.w	r3, [r2, #772]	@ 0x304
   114ce:	b110      	cbz	r0, 114d6 <am_hal_stimer_int_status_get+0xe>
   114d0:	f8d2 2300 	ldr.w	r2, [r2, #768]	@ 0x300
   114d4:	4013      	ands	r3, r2
   114d6:	4618      	mov	r0, r3
   114d8:	4770      	bx	lr
   114da:	bf00      	nop
   114dc:	40008000 	.word	0x40008000

000114e0 <am_hal_sysctrl_sleep>:
   114e0:	b530      	push	{r4, r5, lr}
   114e2:	b083      	sub	sp, #12
   114e4:	4604      	mov	r4, r0
   114e6:	f7ff fc7d 	bl	10de4 <am_hal_interrupt_master_disable>
   114ea:	4a24      	ldr	r2, [pc, #144]	@ (1157c <am_hal_sysctrl_sleep+0x9c>)
   114ec:	9001      	str	r0, [sp, #4]
   114ee:	6813      	ldr	r3, [r2, #0]
   114f0:	f04f 2140 	mov.w	r1, #1073758208	@ 0x40004000
   114f4:	3301      	adds	r3, #1
   114f6:	6013      	str	r3, [r2, #0]
   114f8:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
   114fa:	075a      	lsls	r2, r3, #29
   114fc:	f3c3 0580 	ubfx	r5, r3, #2, #1
   11500:	d423      	bmi.n	1154a <am_hal_sysctrl_sleep+0x6a>
   11502:	b98c      	cbnz	r4, 11528 <am_hal_sysctrl_sleep+0x48>
   11504:	4a1e      	ldr	r2, [pc, #120]	@ (11580 <am_hal_sysctrl_sleep+0xa0>)
   11506:	6913      	ldr	r3, [r2, #16]
   11508:	f023 0304 	bic.w	r3, r3, #4
   1150c:	6113      	str	r3, [r2, #16]
   1150e:	f3bf 8f4f 	dsb	sy
   11512:	4b1c      	ldr	r3, [pc, #112]	@ (11584 <am_hal_sysctrl_sleep+0xa4>)
   11514:	681b      	ldr	r3, [r3, #0]
   11516:	bf30      	wfi
   11518:	f3bf 8f6f 	isb	sy
   1151c:	b9dd      	cbnz	r5, 11556 <am_hal_sysctrl_sleep+0x76>
   1151e:	9801      	ldr	r0, [sp, #4]
   11520:	f7ff fc64 	bl	10dec <am_hal_interrupt_master_set>
   11524:	b003      	add	sp, #12
   11526:	bd30      	pop	{r4, r5, pc}
   11528:	4b17      	ldr	r3, [pc, #92]	@ (11588 <am_hal_sysctrl_sleep+0xa8>)
   1152a:	f8d3 3250 	ldr.w	r3, [r3, #592]	@ 0x250
   1152e:	07db      	lsls	r3, r3, #31
   11530:	d4e8      	bmi.n	11504 <am_hal_sysctrl_sleep+0x24>
   11532:	4b16      	ldr	r3, [pc, #88]	@ (1158c <am_hal_sysctrl_sleep+0xac>)
   11534:	681a      	ldr	r2, [r3, #0]
   11536:	b912      	cbnz	r2, 1153e <am_hal_sysctrl_sleep+0x5e>
   11538:	4a15      	ldr	r2, [pc, #84]	@ (11590 <am_hal_sysctrl_sleep+0xb0>)
   1153a:	6812      	ldr	r2, [r2, #0]
   1153c:	601a      	str	r2, [r3, #0]
   1153e:	4a10      	ldr	r2, [pc, #64]	@ (11580 <am_hal_sysctrl_sleep+0xa0>)
   11540:	6913      	ldr	r3, [r2, #16]
   11542:	f043 0304 	orr.w	r3, r3, #4
   11546:	6113      	str	r3, [r2, #16]
   11548:	e7e1      	b.n	1150e <am_hal_sysctrl_sleep+0x2e>
   1154a:	f10d 0003 	add.w	r0, sp, #3
   1154e:	f000 fcc9 	bl	11ee4 <am_hal_burst_mode_disable>
   11552:	b148      	cbz	r0, 11568 <am_hal_sysctrl_sleep+0x88>
   11554:	e7fe      	b.n	11554 <am_hal_sysctrl_sleep+0x74>
   11556:	f10d 0003 	add.w	r0, sp, #3
   1155a:	f000 fe65 	bl	12228 <am_hal_burst_mode_enable>
   1155e:	9801      	ldr	r0, [sp, #4]
   11560:	f7ff fc44 	bl	10dec <am_hal_interrupt_master_set>
   11564:	b003      	add	sp, #12
   11566:	bd30      	pop	{r4, r5, pc}
   11568:	f89d 3003 	ldrb.w	r3, [sp, #3]
   1156c:	2b01      	cmp	r3, #1
   1156e:	d1f1      	bne.n	11554 <am_hal_sysctrl_sleep+0x74>
   11570:	f7ff fed6 	bl	11320 <am_hal_pwrctrl_wa_vddf_restore>
   11574:	2c00      	cmp	r4, #0
   11576:	d0c5      	beq.n	11504 <am_hal_sysctrl_sleep+0x24>
   11578:	e7d6      	b.n	11528 <am_hal_sysctrl_sleep+0x48>
   1157a:	bf00      	nop
   1157c:	1001591c 	.word	0x1001591c
   11580:	e000ed00 	.word	0xe000ed00
   11584:	5fff0000 	.word	0x5fff0000
   11588:	40020000 	.word	0x40020000
   1158c:	10015918 	.word	0x10015918
   11590:	4ffff000 	.word	0x4ffff000

00011594 <am_hal_uart_initialize>:
   11594:	2801      	cmp	r0, #1
   11596:	d81d      	bhi.n	115d4 <am_hal_uart_initialize+0x40>
   11598:	b301      	cbz	r1, 115dc <am_hal_uart_initialize+0x48>
   1159a:	b530      	push	{r4, r5, lr}
   1159c:	4c10      	ldr	r4, [pc, #64]	@ (115e0 <am_hal_uart_initialize+0x4c>)
   1159e:	eb00 0340 	add.w	r3, r0, r0, lsl #1
   115a2:	ea4f 1e43 	mov.w	lr, r3, lsl #5
   115a6:	eb04 1343 	add.w	r3, r4, r3, lsl #5
   115aa:	78da      	ldrb	r2, [r3, #3]
   115ac:	f3c2 0500 	ubfx	r5, r2, #0, #1
   115b0:	f012 0201 	ands.w	r2, r2, #1
   115b4:	d110      	bne.n	115d8 <am_hal_uart_initialize+0x44>
   115b6:	6258      	str	r0, [r3, #36]	@ 0x24
   115b8:	f854 000e 	ldr.w	r0, [r4, lr]
   115bc:	f000 4c7e 	and.w	ip, r0, #4261412864	@ 0xfe000000
   115c0:	4808      	ldr	r0, [pc, #32]	@ (115e4 <am_hal_uart_initialize+0x50>)
   115c2:	ea4c 0000 	orr.w	r0, ip, r0
   115c6:	f844 000e 	str.w	r0, [r4, lr]
   115ca:	711d      	strb	r5, [r3, #4]
   115cc:	659a      	str	r2, [r3, #88]	@ 0x58
   115ce:	4610      	mov	r0, r2
   115d0:	600b      	str	r3, [r1, #0]
   115d2:	bd30      	pop	{r4, r5, pc}
   115d4:	2005      	movs	r0, #5
   115d6:	4770      	bx	lr
   115d8:	2007      	movs	r0, #7
   115da:	bd30      	pop	{r4, r5, pc}
   115dc:	2006      	movs	r0, #6
   115de:	4770      	bx	lr
   115e0:	10015920 	.word	0x10015920
   115e4:	01ea9e06 	.word	0x01ea9e06

000115e8 <am_hal_uart_power_control>:
   115e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   115ec:	4604      	mov	r4, r0
   115ee:	6800      	ldr	r0, [r0, #0]
   115f0:	4b39      	ldr	r3, [pc, #228]	@ (116d8 <am_hal_uart_power_control+0xf0>)
   115f2:	f020 477e 	bic.w	r7, r0, #4261412864	@ 0xfe000000
   115f6:	429f      	cmp	r7, r3
   115f8:	b082      	sub	sp, #8
   115fa:	d140      	bne.n	1167e <am_hal_uart_power_control+0x96>
   115fc:	6a66      	ldr	r6, [r4, #36]	@ 0x24
   115fe:	f106 0008 	add.w	r0, r6, #8
   11602:	460d      	mov	r5, r1
   11604:	fa5f f880 	uxtb.w	r8, r0
   11608:	b1a1      	cbz	r1, 11634 <am_hal_uart_power_control+0x4c>
   1160a:	1e4d      	subs	r5, r1, #1
   1160c:	2d01      	cmp	r5, #1
   1160e:	d85d      	bhi.n	116cc <am_hal_uart_power_control+0xe4>
   11610:	f506 2680 	add.w	r6, r6, #262144	@ 0x40000
   11614:	f106 051c 	add.w	r5, r6, #28
   11618:	032d      	lsls	r5, r5, #12
   1161a:	2a00      	cmp	r2, #0
   1161c:	d133      	bne.n	11686 <am_hal_uart_power_control+0x9e>
   1161e:	361c      	adds	r6, #28
   11620:	0336      	lsls	r6, r6, #12
   11622:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
   11626:	6473      	str	r3, [r6, #68]	@ 0x44
   11628:	2300      	movs	r3, #0
   1162a:	632b      	str	r3, [r5, #48]	@ 0x30
   1162c:	4640      	mov	r0, r8
   1162e:	f7ff fcaf 	bl	10f90 <am_hal_pwrctrl_periph_disable>
   11632:	e020      	b.n	11676 <am_hal_uart_power_control+0x8e>
   11634:	2a00      	cmp	r2, #0
   11636:	d045      	beq.n	116c4 <am_hal_uart_power_control+0xdc>
   11638:	7923      	ldrb	r3, [r4, #4]
   1163a:	2b00      	cmp	r3, #0
   1163c:	d04a      	beq.n	116d4 <am_hal_uart_power_control+0xec>
   1163e:	4640      	mov	r0, r8
   11640:	f506 2680 	add.w	r6, r6, #262144	@ 0x40000
   11644:	f7ff fc6e 	bl	10f24 <am_hal_pwrctrl_periph_enable>
   11648:	361c      	adds	r6, #28
   1164a:	f7ff fbcb 	bl	10de4 <am_hal_interrupt_master_disable>
   1164e:	0336      	lsls	r6, r6, #12
   11650:	68a3      	ldr	r3, [r4, #8]
   11652:	9000      	str	r0, [sp, #0]
   11654:	6233      	str	r3, [r6, #32]
   11656:	e9d4 2303 	ldrd	r2, r3, [r4, #12]
   1165a:	6272      	str	r2, [r6, #36]	@ 0x24
   1165c:	62b3      	str	r3, [r6, #40]	@ 0x28
   1165e:	e9d4 2305 	ldrd	r2, r3, [r4, #20]
   11662:	62f2      	str	r2, [r6, #44]	@ 0x2c
   11664:	6333      	str	r3, [r6, #48]	@ 0x30
   11666:	e9d4 2307 	ldrd	r2, r3, [r4, #28]
   1166a:	6372      	str	r2, [r6, #52]	@ 0x34
   1166c:	63b3      	str	r3, [r6, #56]	@ 0x38
   1166e:	9800      	ldr	r0, [sp, #0]
   11670:	7125      	strb	r5, [r4, #4]
   11672:	f7ff fbbb 	bl	10dec <am_hal_interrupt_master_set>
   11676:	2000      	movs	r0, #0
   11678:	b002      	add	sp, #8
   1167a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1167e:	2002      	movs	r0, #2
   11680:	b002      	add	sp, #8
   11682:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   11686:	f7ff fbad 	bl	10de4 <am_hal_interrupt_master_disable>
   1168a:	9001      	str	r0, [sp, #4]
   1168c:	6a2b      	ldr	r3, [r5, #32]
   1168e:	60a3      	str	r3, [r4, #8]
   11690:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
   11692:	60e3      	str	r3, [r4, #12]
   11694:	6aab      	ldr	r3, [r5, #40]	@ 0x28
   11696:	6123      	str	r3, [r4, #16]
   11698:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
   1169a:	6163      	str	r3, [r4, #20]
   1169c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
   1169e:	61a3      	str	r3, [r4, #24]
   116a0:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
   116a2:	61e3      	str	r3, [r4, #28]
   116a4:	6bab      	ldr	r3, [r5, #56]	@ 0x38
   116a6:	6223      	str	r3, [r4, #32]
   116a8:	2301      	movs	r3, #1
   116aa:	7123      	strb	r3, [r4, #4]
   116ac:	9801      	ldr	r0, [sp, #4]
   116ae:	f7ff fb9d 	bl	10dec <am_hal_interrupt_master_set>
   116b2:	6823      	ldr	r3, [r4, #0]
   116b4:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
   116b8:	42bb      	cmp	r3, r7
   116ba:	d1b5      	bne.n	11628 <am_hal_uart_power_control+0x40>
   116bc:	6a66      	ldr	r6, [r4, #36]	@ 0x24
   116be:	f506 2680 	add.w	r6, r6, #262144	@ 0x40000
   116c2:	e7ac      	b.n	1161e <am_hal_uart_power_control+0x36>
   116c4:	4640      	mov	r0, r8
   116c6:	f7ff fc2d 	bl	10f24 <am_hal_pwrctrl_periph_enable>
   116ca:	e7d4      	b.n	11676 <am_hal_uart_power_control+0x8e>
   116cc:	2006      	movs	r0, #6
   116ce:	b002      	add	sp, #8
   116d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   116d4:	2007      	movs	r0, #7
   116d6:	e7d3      	b.n	11680 <am_hal_uart_power_control+0x98>
   116d8:	01ea9e06 	.word	0x01ea9e06

000116dc <am_hal_uart_buffer_configure>:
   116dc:	2800      	cmp	r0, #0
   116de:	d052      	beq.n	11786 <am_hal_uart_buffer_configure+0xaa>
   116e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   116e2:	6805      	ldr	r5, [r0, #0]
   116e4:	461e      	mov	r6, r3
   116e6:	4b29      	ldr	r3, [pc, #164]	@ (1178c <am_hal_uart_buffer_configure+0xb0>)
   116e8:	f025 457e 	bic.w	r5, r5, #4261412864	@ 0xfe000000
   116ec:	429d      	cmp	r5, r3
   116ee:	4604      	mov	r4, r0
   116f0:	d119      	bne.n	11726 <am_hal_uart_buffer_configure+0x4a>
   116f2:	b101      	cbz	r1, 116f6 <am_hal_uart_buffer_configure+0x1a>
   116f4:	b9ca      	cbnz	r2, 1172a <am_hal_uart_buffer_configure+0x4e>
   116f6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
   116f8:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
   116fc:	321c      	adds	r2, #28
   116fe:	0312      	lsls	r2, r2, #12
   11700:	2300      	movs	r3, #0
   11702:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
   11706:	6b93      	ldr	r3, [r2, #56]	@ 0x38
   11708:	f023 0320 	bic.w	r3, r3, #32
   1170c:	6393      	str	r3, [r2, #56]	@ 0x38
   1170e:	b10e      	cbz	r6, 11714 <am_hal_uart_buffer_configure+0x38>
   11710:	9b06      	ldr	r3, [sp, #24]
   11712:	bb03      	cbnz	r3, 11756 <am_hal_uart_buffer_configure+0x7a>
   11714:	6b93      	ldr	r3, [r2, #56]	@ 0x38
   11716:	2100      	movs	r1, #0
   11718:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
   1171c:	f884 105e 	strb.w	r1, [r4, #94]	@ 0x5e
   11720:	6393      	str	r3, [r2, #56]	@ 0x38
   11722:	2000      	movs	r0, #0
   11724:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   11726:	2002      	movs	r0, #2
   11728:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1172a:	4613      	mov	r3, r2
   1172c:	2201      	movs	r2, #1
   1172e:	f880 205d 	strb.w	r2, [r0, #93]	@ 0x5d
   11732:	3028      	adds	r0, #40	@ 0x28
   11734:	f000 fdba 	bl	122ac <am_hal_queue_init>
   11738:	6823      	ldr	r3, [r4, #0]
   1173a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
   1173c:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
   11740:	42ab      	cmp	r3, r5
   11742:	d1f0      	bne.n	11726 <am_hal_uart_buffer_configure+0x4a>
   11744:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
   11748:	321c      	adds	r2, #28
   1174a:	0312      	lsls	r2, r2, #12
   1174c:	6b93      	ldr	r3, [r2, #56]	@ 0x38
   1174e:	f043 0320 	orr.w	r3, r3, #32
   11752:	6393      	str	r3, [r2, #56]	@ 0x38
   11754:	e7db      	b.n	1170e <am_hal_uart_buffer_configure+0x32>
   11756:	2201      	movs	r2, #1
   11758:	f884 205e 	strb.w	r2, [r4, #94]	@ 0x5e
   1175c:	4631      	mov	r1, r6
   1175e:	f104 0040 	add.w	r0, r4, #64	@ 0x40
   11762:	f000 fda3 	bl	122ac <am_hal_queue_init>
   11766:	6822      	ldr	r2, [r4, #0]
   11768:	4908      	ldr	r1, [pc, #32]	@ (1178c <am_hal_uart_buffer_configure+0xb0>)
   1176a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
   1176c:	f022 427e 	bic.w	r2, r2, #4261412864	@ 0xfe000000
   11770:	428a      	cmp	r2, r1
   11772:	d1d8      	bne.n	11726 <am_hal_uart_buffer_configure+0x4a>
   11774:	f503 2380 	add.w	r3, r3, #262144	@ 0x40000
   11778:	331c      	adds	r3, #28
   1177a:	031b      	lsls	r3, r3, #12
   1177c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
   1177e:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
   11782:	639a      	str	r2, [r3, #56]	@ 0x38
   11784:	e7cd      	b.n	11722 <am_hal_uart_buffer_configure+0x46>
   11786:	2002      	movs	r0, #2
   11788:	4770      	bx	lr
   1178a:	bf00      	nop
   1178c:	01ea9e06 	.word	0x01ea9e06

00011790 <am_hal_uart_configure>:
   11790:	6803      	ldr	r3, [r0, #0]
   11792:	4a4f      	ldr	r2, [pc, #316]	@ (118d0 <am_hal_uart_configure+0x140>)
   11794:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
   11798:	4293      	cmp	r3, r2
   1179a:	f040 808b 	bne.w	118b4 <am_hal_uart_configure+0x124>
   1179e:	b5f0      	push	{r4, r5, r6, r7, lr}
   117a0:	6a44      	ldr	r4, [r0, #36]	@ 0x24
   117a2:	f504 2480 	add.w	r4, r4, #262144	@ 0x40000
   117a6:	341c      	adds	r4, #28
   117a8:	0324      	lsls	r4, r4, #12
   117aa:	2300      	movs	r3, #0
   117ac:	6323      	str	r3, [r4, #48]	@ 0x30
   117ae:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
   117b2:	2b05      	cmp	r3, #5
   117b4:	b087      	sub	sp, #28
   117b6:	4605      	mov	r5, r0
   117b8:	d87e      	bhi.n	118b8 <am_hal_uart_configure+0x128>
   117ba:	460e      	mov	r6, r1
   117bc:	2b00      	cmp	r3, #0
   117be:	d175      	bne.n	118ac <am_hal_uart_configure+0x11c>
   117c0:	2701      	movs	r7, #1
   117c2:	f7ff fb0f 	bl	10de4 <am_hal_interrupt_master_disable>
   117c6:	9003      	str	r0, [sp, #12]
   117c8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
   117ca:	f043 0308 	orr.w	r3, r3, #8
   117ce:	6323      	str	r3, [r4, #48]	@ 0x30
   117d0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
   117d2:	f367 1306 	bfi	r3, r7, #4, #3
   117d6:	6323      	str	r3, [r4, #48]	@ 0x30
   117d8:	9803      	ldr	r0, [sp, #12]
   117da:	f7ff fb07 	bl	10dec <am_hal_interrupt_master_set>
   117de:	f7ff fb01 	bl	10de4 <am_hal_interrupt_master_disable>
   117e2:	9004      	str	r0, [sp, #16]
   117e4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
   117e6:	f023 0301 	bic.w	r3, r3, #1
   117ea:	6323      	str	r3, [r4, #48]	@ 0x30
   117ec:	6b23      	ldr	r3, [r4, #48]	@ 0x30
   117ee:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
   117f2:	6323      	str	r3, [r4, #48]	@ 0x30
   117f4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
   117f6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   117fa:	6323      	str	r3, [r4, #48]	@ 0x30
   117fc:	9804      	ldr	r0, [sp, #16]
   117fe:	f7ff faf5 	bl	10dec <am_hal_interrupt_master_set>
   11802:	6832      	ldr	r2, [r6, #0]
   11804:	f5b2 2f61 	cmp.w	r2, #921600	@ 0xe1000
   11808:	d860      	bhi.n	118cc <am_hal_uart_configure+0x13c>
   1180a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
   1180c:	f3c3 1302 	ubfx	r3, r3, #4, #3
   11810:	3b01      	subs	r3, #1
   11812:	b2db      	uxtb	r3, r3
   11814:	2b03      	cmp	r3, #3
   11816:	d852      	bhi.n	118be <am_hal_uart_configure+0x12e>
   11818:	492e      	ldr	r1, [pc, #184]	@ (118d4 <am_hal_uart_configure+0x144>)
   1181a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
   1181e:	0112      	lsls	r2, r2, #4
   11820:	4291      	cmp	r1, r2
   11822:	ea4f 1381 	mov.w	r3, r1, lsl #6
   11826:	fbb1 f0f2 	udiv	r0, r1, r2
   1182a:	fbb3 f3f2 	udiv	r3, r3, r2
   1182e:	eba3 1380 	sub.w	r3, r3, r0, lsl #6
   11832:	d349      	bcc.n	118c8 <am_hal_uart_configure+0x138>
   11834:	6260      	str	r0, [r4, #36]	@ 0x24
   11836:	6260      	str	r0, [r4, #36]	@ 0x24
   11838:	62a3      	str	r3, [r4, #40]	@ 0x28
   1183a:	089b      	lsrs	r3, r3, #2
   1183c:	eb03 1300 	add.w	r3, r3, r0, lsl #4
   11840:	fbb1 f1f3 	udiv	r1, r1, r3
   11844:	65a9      	str	r1, [r5, #88]	@ 0x58
   11846:	6b23      	ldr	r3, [r4, #48]	@ 0x30
   11848:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
   1184c:	6323      	str	r3, [r4, #48]	@ 0x30
   1184e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
   11850:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
   11854:	6323      	str	r3, [r4, #48]	@ 0x30
   11856:	6933      	ldr	r3, [r6, #16]
   11858:	6b22      	ldr	r2, [r4, #48]	@ 0x30
   1185a:	6971      	ldr	r1, [r6, #20]
   1185c:	431a      	orrs	r2, r3
   1185e:	6873      	ldr	r3, [r6, #4]
   11860:	6322      	str	r2, [r4, #48]	@ 0x30
   11862:	68f2      	ldr	r2, [r6, #12]
   11864:	6361      	str	r1, [r4, #52]	@ 0x34
   11866:	4313      	orrs	r3, r2
   11868:	68b2      	ldr	r2, [r6, #8]
   1186a:	4313      	orrs	r3, r2
   1186c:	f043 0310 	orr.w	r3, r3, #16
   11870:	62e3      	str	r3, [r4, #44]	@ 0x2c
   11872:	f7ff fab7 	bl	10de4 <am_hal_interrupt_master_disable>
   11876:	9005      	str	r0, [sp, #20]
   11878:	6b23      	ldr	r3, [r4, #48]	@ 0x30
   1187a:	f043 0301 	orr.w	r3, r3, #1
   1187e:	6323      	str	r3, [r4, #48]	@ 0x30
   11880:	6b23      	ldr	r3, [r4, #48]	@ 0x30
   11882:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
   11886:	6323      	str	r3, [r4, #48]	@ 0x30
   11888:	6b23      	ldr	r3, [r4, #48]	@ 0x30
   1188a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   1188e:	6323      	str	r3, [r4, #48]	@ 0x30
   11890:	9805      	ldr	r0, [sp, #20]
   11892:	f7ff faab 	bl	10dec <am_hal_interrupt_master_set>
   11896:	e9d6 3008 	ldrd	r3, r0, [r6, #32]
   1189a:	e9d6 1206 	ldrd	r1, r2, [r6, #24]
   1189e:	9000      	str	r0, [sp, #0]
   118a0:	4628      	mov	r0, r5
   118a2:	f7ff ff1b 	bl	116dc <am_hal_uart_buffer_configure>
   118a6:	2000      	movs	r0, #0
   118a8:	b007      	add	sp, #28
   118aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
   118ac:	3b01      	subs	r3, #1
   118ae:	f003 0707 	and.w	r7, r3, #7
   118b2:	e786      	b.n	117c2 <am_hal_uart_configure+0x32>
   118b4:	2002      	movs	r0, #2
   118b6:	4770      	bx	lr
   118b8:	2006      	movs	r0, #6
   118ba:	b007      	add	sp, #28
   118bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   118be:	4806      	ldr	r0, [pc, #24]	@ (118d8 <am_hal_uart_configure+0x148>)
   118c0:	2300      	movs	r3, #0
   118c2:	65ab      	str	r3, [r5, #88]	@ 0x58
   118c4:	b007      	add	sp, #28
   118c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   118c8:	2300      	movs	r3, #0
   118ca:	65ab      	str	r3, [r5, #88]	@ 0x58
   118cc:	4803      	ldr	r0, [pc, #12]	@ (118dc <am_hal_uart_configure+0x14c>)
   118ce:	e7eb      	b.n	118a8 <am_hal_uart_configure+0x118>
   118d0:	01ea9e06 	.word	0x01ea9e06
   118d4:	0001291c 	.word	0x0001291c
   118d8:	08000002 	.word	0x08000002
   118dc:	08000003 	.word	0x08000003

000118e0 <am_hal_uart_transfer>:
   118e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   118e4:	680c      	ldr	r4, [r1, #0]
   118e6:	b091      	sub	sp, #68	@ 0x44
   118e8:	4605      	mov	r5, r0
   118ea:	b13c      	cbz	r4, 118fc <am_hal_uart_transfer+0x1c>
   118ec:	2c01      	cmp	r4, #1
   118ee:	f000 808b 	beq.w	11a08 <am_hal_uart_transfer+0x128>
   118f2:	2407      	movs	r4, #7
   118f4:	4620      	mov	r0, r4
   118f6:	b011      	add	sp, #68	@ 0x44
   118f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   118fc:	e9d1 b903 	ldrd	fp, r9, [r1, #12]
   11900:	e9d1 3601 	ldrd	r3, r6, [r1, #4]
   11904:	f1bb 0f00 	cmp.w	fp, #0
   11908:	d039      	beq.n	1197e <am_hal_uart_transfer+0x9e>
   1190a:	2e00      	cmp	r6, #0
   1190c:	f000 81d0 	beq.w	11cb0 <am_hal_uart_transfer+0x3d0>
   11910:	2800      	cmp	r0, #0
   11912:	f000 817f 	beq.w	11c14 <am_hal_uart_transfer+0x334>
   11916:	f8df a330 	ldr.w	sl, [pc, #816]	@ 11c48 <am_hal_uart_transfer+0x368>
   1191a:	e9cd 3901 	strd	r3, r9, [sp, #4]
   1191e:	4619      	mov	r1, r3
   11920:	46a1      	mov	r9, r4
   11922:	465f      	mov	r7, fp
   11924:	682a      	ldr	r2, [r5, #0]
   11926:	f022 427e 	bic.w	r2, r2, #4261412864	@ 0xfe000000
   1192a:	4552      	cmp	r2, sl
   1192c:	d162      	bne.n	119f4 <am_hal_uart_transfer+0x114>
   1192e:	f895 205d 	ldrb.w	r2, [r5, #93]	@ 0x5d
   11932:	2a00      	cmp	r2, #0
   11934:	f040 80b3 	bne.w	11a9e <am_hal_uart_transfer+0x1be>
   11938:	6a68      	ldr	r0, [r5, #36]	@ 0x24
   1193a:	f500 2080 	add.w	r0, r0, #262144	@ 0x40000
   1193e:	301c      	adds	r0, #28
   11940:	3901      	subs	r1, #1
   11942:	0300      	lsls	r0, r0, #12
   11944:	e005      	b.n	11952 <am_hal_uart_transfer+0x72>
   11946:	3201      	adds	r2, #1
   11948:	f811 3f01 	ldrb.w	r3, [r1, #1]!
   1194c:	6003      	str	r3, [r0, #0]
   1194e:	42b2      	cmp	r2, r6
   11950:	d002      	beq.n	11958 <am_hal_uart_transfer+0x78>
   11952:	6983      	ldr	r3, [r0, #24]
   11954:	069b      	lsls	r3, r3, #26
   11956:	d5f6      	bpl.n	11946 <am_hal_uart_transfer+0x66>
   11958:	4491      	add	r9, r2
   1195a:	1ab6      	subs	r6, r6, r2
   1195c:	2e00      	cmp	r6, #0
   1195e:	f040 814b 	bne.w	11bf8 <am_hal_uart_transfer+0x318>
   11962:	46bb      	mov	fp, r7
   11964:	464f      	mov	r7, r9
   11966:	f8dd 9008 	ldr.w	r9, [sp, #8]
   1196a:	f1b9 0f00 	cmp.w	r9, #0
   1196e:	d001      	beq.n	11974 <am_hal_uart_transfer+0x94>
   11970:	f8c9 7000 	str.w	r7, [r9]
   11974:	f1bb 3fff 	cmp.w	fp, #4294967295	@ 0xffffffff
   11978:	d136      	bne.n	119e8 <am_hal_uart_transfer+0x108>
   1197a:	2400      	movs	r4, #0
   1197c:	e7ba      	b.n	118f4 <am_hal_uart_transfer+0x14>
   1197e:	2800      	cmp	r0, #0
   11980:	d040      	beq.n	11a04 <am_hal_uart_transfer+0x124>
   11982:	6802      	ldr	r2, [r0, #0]
   11984:	49b0      	ldr	r1, [pc, #704]	@ (11c48 <am_hal_uart_transfer+0x368>)
   11986:	f022 427e 	bic.w	r2, r2, #4261412864	@ 0xfe000000
   1198a:	428a      	cmp	r2, r1
   1198c:	d13a      	bne.n	11a04 <am_hal_uart_transfer+0x124>
   1198e:	f1b9 0f00 	cmp.w	r9, #0
   11992:	d001      	beq.n	11998 <am_hal_uart_transfer+0xb8>
   11994:	f8c9 b000 	str.w	fp, [r9]
   11998:	2e00      	cmp	r6, #0
   1199a:	d0ee      	beq.n	1197a <am_hal_uart_transfer+0x9a>
   1199c:	f895 205d 	ldrb.w	r2, [r5, #93]	@ 0x5d
   119a0:	2a00      	cmp	r2, #0
   119a2:	f040 8155 	bne.w	11c50 <am_hal_uart_transfer+0x370>
   119a6:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
   119a8:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
   119ac:	321c      	adds	r2, #28
   119ae:	f103 3cff 	add.w	ip, r3, #4294967295	@ 0xffffffff
   119b2:	0312      	lsls	r2, r2, #12
   119b4:	e006      	b.n	119c4 <am_hal_uart_transfer+0xe4>
   119b6:	f10b 0b01 	add.w	fp, fp, #1
   119ba:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
   119be:	6013      	str	r3, [r2, #0]
   119c0:	455e      	cmp	r6, fp
   119c2:	d002      	beq.n	119ca <am_hal_uart_transfer+0xea>
   119c4:	6993      	ldr	r3, [r2, #24]
   119c6:	0698      	lsls	r0, r3, #26
   119c8:	d5f5      	bpl.n	119b6 <am_hal_uart_transfer+0xd6>
   119ca:	f1b9 0f00 	cmp.w	r9, #0
   119ce:	d0d4      	beq.n	1197a <am_hal_uart_transfer+0x9a>
   119d0:	f8c9 b000 	str.w	fp, [r9]
   119d4:	e7d1      	b.n	1197a <am_hal_uart_transfer+0x9a>
   119d6:	46bb      	mov	fp, r7
   119d8:	464f      	mov	r7, r9
   119da:	f8dd 9008 	ldr.w	r9, [sp, #8]
   119de:	f1b9 0f00 	cmp.w	r9, #0
   119e2:	d001      	beq.n	119e8 <am_hal_uart_transfer+0x108>
   119e4:	f8c9 7000 	str.w	r7, [r9]
   119e8:	45a3      	cmp	fp, r4
   119ea:	bf8c      	ite	hi
   119ec:	2400      	movhi	r4, #0
   119ee:	2401      	movls	r4, #1
   119f0:	00a4      	lsls	r4, r4, #2
   119f2:	e77f      	b.n	118f4 <am_hal_uart_transfer+0x14>
   119f4:	464f      	mov	r7, r9
   119f6:	f8dd 9008 	ldr.w	r9, [sp, #8]
   119fa:	f1b9 0f00 	cmp.w	r9, #0
   119fe:	d001      	beq.n	11a04 <am_hal_uart_transfer+0x124>
   11a00:	f8c9 7000 	str.w	r7, [r9]
   11a04:	2402      	movs	r4, #2
   11a06:	e775      	b.n	118f4 <am_hal_uart_transfer+0x14>
   11a08:	68cc      	ldr	r4, [r1, #12]
   11a0a:	690b      	ldr	r3, [r1, #16]
   11a0c:	9301      	str	r3, [sp, #4]
   11a0e:	e9d1 a701 	ldrd	sl, r7, [r1, #4]
   11a12:	2c00      	cmp	r4, #0
   11a14:	f000 80b5 	beq.w	11b82 <am_hal_uart_transfer+0x2a2>
   11a18:	2f00      	cmp	r7, #0
   11a1a:	f000 8150 	beq.w	11cbe <am_hal_uart_transfer+0x3de>
   11a1e:	2800      	cmp	r0, #0
   11a20:	f000 80fa 	beq.w	11c18 <am_hal_uart_transfer+0x338>
   11a24:	f04f 0800 	mov.w	r8, #0
   11a28:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 11c48 <am_hal_uart_transfer+0x368>
   11a2c:	46c1      	mov	r9, r8
   11a2e:	4653      	mov	r3, sl
   11a30:	682a      	ldr	r2, [r5, #0]
   11a32:	f022 427e 	bic.w	r2, r2, #4261412864	@ 0xfe000000
   11a36:	455a      	cmp	r2, fp
   11a38:	d129      	bne.n	11a8e <am_hal_uart_transfer+0x1ae>
   11a3a:	f895 205e 	ldrb.w	r2, [r5, #94]	@ 0x5e
   11a3e:	2a00      	cmp	r2, #0
   11a40:	d164      	bne.n	11b0c <am_hal_uart_transfer+0x22c>
   11a42:	6a68      	ldr	r0, [r5, #36]	@ 0x24
   11a44:	f500 2080 	add.w	r0, r0, #262144	@ 0x40000
   11a48:	301c      	adds	r0, #28
   11a4a:	3b01      	subs	r3, #1
   11a4c:	0300      	lsls	r0, r0, #12
   11a4e:	e009      	b.n	11a64 <am_hal_uart_transfer+0x184>
   11a50:	6801      	ldr	r1, [r0, #0]
   11a52:	f411 6f70 	tst.w	r1, #3840	@ 0xf00
   11a56:	f040 80cb 	bne.w	11bf0 <am_hal_uart_transfer+0x310>
   11a5a:	3201      	adds	r2, #1
   11a5c:	42ba      	cmp	r2, r7
   11a5e:	f803 1f01 	strb.w	r1, [r3, #1]!
   11a62:	d002      	beq.n	11a6a <am_hal_uart_transfer+0x18a>
   11a64:	6981      	ldr	r1, [r0, #24]
   11a66:	06c9      	lsls	r1, r1, #27
   11a68:	d5f2      	bpl.n	11a50 <am_hal_uart_transfer+0x170>
   11a6a:	4491      	add	r9, r2
   11a6c:	1abf      	subs	r7, r7, r2
   11a6e:	2f00      	cmp	r7, #0
   11a70:	f040 80d5 	bne.w	11c1e <am_hal_uart_transfer+0x33e>
   11a74:	9b01      	ldr	r3, [sp, #4]
   11a76:	b10b      	cbz	r3, 11a7c <am_hal_uart_transfer+0x19c>
   11a78:	f8c3 9000 	str.w	r9, [r3]
   11a7c:	1c63      	adds	r3, r4, #1
   11a7e:	f43f af7c 	beq.w	1197a <am_hal_uart_transfer+0x9a>
   11a82:	4544      	cmp	r4, r8
   11a84:	bf8c      	ite	hi
   11a86:	2400      	movhi	r4, #0
   11a88:	2401      	movls	r4, #1
   11a8a:	00a4      	lsls	r4, r4, #2
   11a8c:	e732      	b.n	118f4 <am_hal_uart_transfer+0x14>
   11a8e:	2402      	movs	r4, #2
   11a90:	9b01      	ldr	r3, [sp, #4]
   11a92:	2b00      	cmp	r3, #0
   11a94:	f43f af2e 	beq.w	118f4 <am_hal_uart_transfer+0x14>
   11a98:	f8c3 9000 	str.w	r9, [r3]
   11a9c:	e72a      	b.n	118f4 <am_hal_uart_transfer+0x14>
   11a9e:	6b28      	ldr	r0, [r5, #48]	@ 0x30
   11aa0:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
   11aa2:	1a12      	subs	r2, r2, r0
   11aa4:	42b2      	cmp	r2, r6
   11aa6:	4613      	mov	r3, r2
   11aa8:	f105 0b28 	add.w	fp, r5, #40	@ 0x28
   11aac:	bf28      	it	cs
   11aae:	4633      	movcs	r3, r6
   11ab0:	461a      	mov	r2, r3
   11ab2:	4658      	mov	r0, fp
   11ab4:	9303      	str	r3, [sp, #12]
   11ab6:	f000 fc05 	bl	122c4 <am_hal_queue_item_add>
   11aba:	f8d5 8024 	ldr.w	r8, [r5, #36]	@ 0x24
   11abe:	f7ff f991 	bl	10de4 <am_hal_interrupt_master_disable>
   11ac2:	f508 2880 	add.w	r8, r8, #262144	@ 0x40000
   11ac6:	f108 081c 	add.w	r8, r8, #28
   11aca:	9008      	str	r0, [sp, #32]
   11acc:	ea4f 3808 	mov.w	r8, r8, lsl #12
   11ad0:	e00d      	b.n	11aee <am_hal_uart_transfer+0x20e>
   11ad2:	f000 fc37 	bl	12344 <am_hal_queue_item_get>
   11ad6:	b190      	cbz	r0, 11afe <am_hal_uart_transfer+0x21e>
   11ad8:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
   11ada:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
   11ade:	321c      	adds	r2, #28
   11ae0:	0312      	lsls	r2, r2, #12
   11ae2:	6993      	ldr	r3, [r2, #24]
   11ae4:	0699      	lsls	r1, r3, #26
   11ae6:	bf5c      	itt	pl
   11ae8:	f89d 301c 	ldrbpl.w	r3, [sp, #28]
   11aec:	6013      	strpl	r3, [r2, #0]
   11aee:	f8d8 3018 	ldr.w	r3, [r8, #24]
   11af2:	069b      	lsls	r3, r3, #26
   11af4:	f04f 0201 	mov.w	r2, #1
   11af8:	a907      	add	r1, sp, #28
   11afa:	4658      	mov	r0, fp
   11afc:	d5e9      	bpl.n	11ad2 <am_hal_uart_transfer+0x1f2>
   11afe:	9808      	ldr	r0, [sp, #32]
   11b00:	f7ff f974 	bl	10dec <am_hal_interrupt_master_set>
   11b04:	9b03      	ldr	r3, [sp, #12]
   11b06:	4499      	add	r9, r3
   11b08:	1af6      	subs	r6, r6, r3
   11b0a:	e727      	b.n	1195c <am_hal_uart_transfer+0x7c>
   11b0c:	9302      	str	r3, [sp, #8]
   11b0e:	f7ff f969 	bl	10de4 <am_hal_interrupt_master_disable>
   11b12:	9007      	str	r0, [sp, #28]
   11b14:	6a68      	ldr	r0, [r5, #36]	@ 0x24
   11b16:	9b02      	ldr	r3, [sp, #8]
   11b18:	f500 2080 	add.w	r0, r0, #262144	@ 0x40000
   11b1c:	301c      	adds	r0, #28
   11b1e:	0300      	lsls	r0, r0, #12
   11b20:	ae08      	add	r6, sp, #32
   11b22:	2200      	movs	r2, #0
   11b24:	e009      	b.n	11b3a <am_hal_uart_transfer+0x25a>
   11b26:	6801      	ldr	r1, [r0, #0]
   11b28:	f411 6f70 	tst.w	r1, #3840	@ 0xf00
   11b2c:	f102 0201 	add.w	r2, r2, #1
   11b30:	d121      	bne.n	11b76 <am_hal_uart_transfer+0x296>
   11b32:	2a20      	cmp	r2, #32
   11b34:	f806 1b01 	strb.w	r1, [r6], #1
   11b38:	d002      	beq.n	11b40 <am_hal_uart_transfer+0x260>
   11b3a:	6981      	ldr	r1, [r0, #24]
   11b3c:	06c9      	lsls	r1, r1, #27
   11b3e:	d5f2      	bpl.n	11b26 <am_hal_uart_transfer+0x246>
   11b40:	f105 0640 	add.w	r6, r5, #64	@ 0x40
   11b44:	a908      	add	r1, sp, #32
   11b46:	4630      	mov	r0, r6
   11b48:	9302      	str	r3, [sp, #8]
   11b4a:	f000 fbbb 	bl	122c4 <am_hal_queue_item_add>
   11b4e:	9b02      	ldr	r3, [sp, #8]
   11b50:	2800      	cmp	r0, #0
   11b52:	d048      	beq.n	11be6 <am_hal_uart_transfer+0x306>
   11b54:	9807      	ldr	r0, [sp, #28]
   11b56:	9302      	str	r3, [sp, #8]
   11b58:	f7ff f948 	bl	10dec <am_hal_interrupt_master_set>
   11b5c:	4630      	mov	r0, r6
   11b5e:	6cae      	ldr	r6, [r5, #72]	@ 0x48
   11b60:	9b02      	ldr	r3, [sp, #8]
   11b62:	42be      	cmp	r6, r7
   11b64:	bf28      	it	cs
   11b66:	463e      	movcs	r6, r7
   11b68:	4619      	mov	r1, r3
   11b6a:	4632      	mov	r2, r6
   11b6c:	f000 fbea 	bl	12344 <am_hal_queue_item_get>
   11b70:	44b1      	add	r9, r6
   11b72:	1bbf      	subs	r7, r7, r6
   11b74:	e77b      	b.n	11a6e <am_hal_uart_transfer+0x18e>
   11b76:	9807      	ldr	r0, [sp, #28]
   11b78:	f7ff f938 	bl	10dec <am_hal_interrupt_master_set>
   11b7c:	f04f 6400 	mov.w	r4, #134217728	@ 0x8000000
   11b80:	e786      	b.n	11a90 <am_hal_uart_transfer+0x1b0>
   11b82:	2800      	cmp	r0, #0
   11b84:	f43f af3e 	beq.w	11a04 <am_hal_uart_transfer+0x124>
   11b88:	6803      	ldr	r3, [r0, #0]
   11b8a:	4a2f      	ldr	r2, [pc, #188]	@ (11c48 <am_hal_uart_transfer+0x368>)
   11b8c:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
   11b90:	4293      	cmp	r3, r2
   11b92:	f47f af37 	bne.w	11a04 <am_hal_uart_transfer+0x124>
   11b96:	9b01      	ldr	r3, [sp, #4]
   11b98:	b103      	cbz	r3, 11b9c <am_hal_uart_transfer+0x2bc>
   11b9a:	601c      	str	r4, [r3, #0]
   11b9c:	2f00      	cmp	r7, #0
   11b9e:	f43f aeec 	beq.w	1197a <am_hal_uart_transfer+0x9a>
   11ba2:	f895 305e 	ldrb.w	r3, [r5, #94]	@ 0x5e
   11ba6:	2b00      	cmp	r3, #0
   11ba8:	f040 808c 	bne.w	11cc4 <am_hal_uart_transfer+0x3e4>
   11bac:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
   11bae:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
   11bb2:	321c      	adds	r2, #28
   11bb4:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
   11bb8:	0312      	lsls	r2, r2, #12
   11bba:	461d      	mov	r5, r3
   11bbc:	e00a      	b.n	11bd4 <am_hal_uart_transfer+0x2f4>
   11bbe:	6813      	ldr	r3, [r2, #0]
   11bc0:	f413 6170 	ands.w	r1, r3, #3840	@ 0xf00
   11bc4:	f040 80b2 	bne.w	11d2c <am_hal_uart_transfer+0x44c>
   11bc8:	3501      	adds	r5, #1
   11bca:	42af      	cmp	r7, r5
   11bcc:	f80a 3f01 	strb.w	r3, [sl, #1]!
   11bd0:	f000 80aa 	beq.w	11d28 <am_hal_uart_transfer+0x448>
   11bd4:	6993      	ldr	r3, [r2, #24]
   11bd6:	06d8      	lsls	r0, r3, #27
   11bd8:	d5f1      	bpl.n	11bbe <am_hal_uart_transfer+0x2de>
   11bda:	9b01      	ldr	r3, [sp, #4]
   11bdc:	2b00      	cmp	r3, #0
   11bde:	f43f ae89 	beq.w	118f4 <am_hal_uart_transfer+0x14>
   11be2:	601d      	str	r5, [r3, #0]
   11be4:	e686      	b.n	118f4 <am_hal_uart_transfer+0x14>
   11be6:	9807      	ldr	r0, [sp, #28]
   11be8:	4c18      	ldr	r4, [pc, #96]	@ (11c4c <am_hal_uart_transfer+0x36c>)
   11bea:	f7ff f8ff 	bl	10dec <am_hal_interrupt_master_set>
   11bee:	e74f      	b.n	11a90 <am_hal_uart_transfer+0x1b0>
   11bf0:	4491      	add	r9, r2
   11bf2:	f04f 6400 	mov.w	r4, #134217728	@ 0x8000000
   11bf6:	e74b      	b.n	11a90 <am_hal_uart_transfer+0x1b0>
   11bf8:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
   11bfc:	f7fe ff20 	bl	10a40 <am_hal_flash_delay>
   11c00:	1c7b      	adds	r3, r7, #1
   11c02:	d003      	beq.n	11c0c <am_hal_uart_transfer+0x32c>
   11c04:	3401      	adds	r4, #1
   11c06:	42a7      	cmp	r7, r4
   11c08:	f67f aee5 	bls.w	119d6 <am_hal_uart_transfer+0xf6>
   11c0c:	9b01      	ldr	r3, [sp, #4]
   11c0e:	eb03 0109 	add.w	r1, r3, r9
   11c12:	e687      	b.n	11924 <am_hal_uart_transfer+0x44>
   11c14:	4607      	mov	r7, r0
   11c16:	e6f0      	b.n	119fa <am_hal_uart_transfer+0x11a>
   11c18:	2402      	movs	r4, #2
   11c1a:	4681      	mov	r9, r0
   11c1c:	e738      	b.n	11a90 <am_hal_uart_transfer+0x1b0>
   11c1e:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
   11c22:	f7fe ff0d 	bl	10a40 <am_hal_flash_delay>
   11c26:	1c62      	adds	r2, r4, #1
   11c28:	d003      	beq.n	11c32 <am_hal_uart_transfer+0x352>
   11c2a:	f108 0801 	add.w	r8, r8, #1
   11c2e:	4544      	cmp	r4, r8
   11c30:	d902      	bls.n	11c38 <am_hal_uart_transfer+0x358>
   11c32:	eb0a 0309 	add.w	r3, sl, r9
   11c36:	e6fb      	b.n	11a30 <am_hal_uart_transfer+0x150>
   11c38:	9b01      	ldr	r3, [sp, #4]
   11c3a:	2b00      	cmp	r3, #0
   11c3c:	f43f af21 	beq.w	11a82 <am_hal_uart_transfer+0x1a2>
   11c40:	f8c3 9000 	str.w	r9, [r3]
   11c44:	e71d      	b.n	11a82 <am_hal_uart_transfer+0x1a2>
   11c46:	bf00      	nop
   11c48:	01ea9e06 	.word	0x01ea9e06
   11c4c:	08000001 	.word	0x08000001
   11c50:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
   11c52:	4619      	mov	r1, r3
   11c54:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
   11c56:	1a9b      	subs	r3, r3, r2
   11c58:	42b3      	cmp	r3, r6
   11c5a:	bf28      	it	cs
   11c5c:	4633      	movcs	r3, r6
   11c5e:	f105 0628 	add.w	r6, r5, #40	@ 0x28
   11c62:	461a      	mov	r2, r3
   11c64:	4630      	mov	r0, r6
   11c66:	469b      	mov	fp, r3
   11c68:	f000 fb2c 	bl	122c4 <am_hal_queue_item_add>
   11c6c:	6a6c      	ldr	r4, [r5, #36]	@ 0x24
   11c6e:	f7ff f8b9 	bl	10de4 <am_hal_interrupt_master_disable>
   11c72:	f504 2480 	add.w	r4, r4, #262144	@ 0x40000
   11c76:	341c      	adds	r4, #28
   11c78:	9005      	str	r0, [sp, #20]
   11c7a:	0324      	lsls	r4, r4, #12
   11c7c:	e00f      	b.n	11c9e <am_hal_uart_transfer+0x3be>
   11c7e:	a908      	add	r1, sp, #32
   11c80:	4630      	mov	r0, r6
   11c82:	f000 fb5f 	bl	12344 <am_hal_queue_item_get>
   11c86:	b178      	cbz	r0, 11ca8 <am_hal_uart_transfer+0x3c8>
   11c88:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
   11c8a:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
   11c8e:	321c      	adds	r2, #28
   11c90:	0312      	lsls	r2, r2, #12
   11c92:	6993      	ldr	r3, [r2, #24]
   11c94:	069b      	lsls	r3, r3, #26
   11c96:	bf5c      	itt	pl
   11c98:	f89d 3020 	ldrbpl.w	r3, [sp, #32]
   11c9c:	6013      	strpl	r3, [r2, #0]
   11c9e:	69a3      	ldr	r3, [r4, #24]
   11ca0:	069f      	lsls	r7, r3, #26
   11ca2:	f04f 0201 	mov.w	r2, #1
   11ca6:	d5ea      	bpl.n	11c7e <am_hal_uart_transfer+0x39e>
   11ca8:	9805      	ldr	r0, [sp, #20]
   11caa:	f7ff f89f 	bl	10dec <am_hal_interrupt_master_set>
   11cae:	e68c      	b.n	119ca <am_hal_uart_transfer+0xea>
   11cb0:	4634      	mov	r4, r6
   11cb2:	4637      	mov	r7, r6
   11cb4:	f1b9 0f00 	cmp.w	r9, #0
   11cb8:	f47f ae5a 	bne.w	11970 <am_hal_uart_transfer+0x90>
   11cbc:	e65a      	b.n	11974 <am_hal_uart_transfer+0x94>
   11cbe:	46b8      	mov	r8, r7
   11cc0:	46b9      	mov	r9, r7
   11cc2:	e6d7      	b.n	11a74 <am_hal_uart_transfer+0x194>
   11cc4:	f7ff f88e 	bl	10de4 <am_hal_interrupt_master_disable>
   11cc8:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
   11cca:	9006      	str	r0, [sp, #24]
   11ccc:	f503 2380 	add.w	r3, r3, #262144	@ 0x40000
   11cd0:	331c      	adds	r3, #28
   11cd2:	031b      	lsls	r3, r3, #12
   11cd4:	a808      	add	r0, sp, #32
   11cd6:	2200      	movs	r2, #0
   11cd8:	e009      	b.n	11cee <am_hal_uart_transfer+0x40e>
   11cda:	6819      	ldr	r1, [r3, #0]
   11cdc:	f411 6f70 	tst.w	r1, #3840	@ 0xf00
   11ce0:	f102 0201 	add.w	r2, r2, #1
   11ce4:	d11a      	bne.n	11d1c <am_hal_uart_transfer+0x43c>
   11ce6:	2a20      	cmp	r2, #32
   11ce8:	f800 1b01 	strb.w	r1, [r0], #1
   11cec:	d002      	beq.n	11cf4 <am_hal_uart_transfer+0x414>
   11cee:	6999      	ldr	r1, [r3, #24]
   11cf0:	06ce      	lsls	r6, r1, #27
   11cf2:	d5f2      	bpl.n	11cda <am_hal_uart_transfer+0x3fa>
   11cf4:	f105 0640 	add.w	r6, r5, #64	@ 0x40
   11cf8:	a908      	add	r1, sp, #32
   11cfa:	4630      	mov	r0, r6
   11cfc:	f000 fae2 	bl	122c4 <am_hal_queue_item_add>
   11d00:	b1b8      	cbz	r0, 11d32 <am_hal_uart_transfer+0x452>
   11d02:	9806      	ldr	r0, [sp, #24]
   11d04:	f7ff f872 	bl	10dec <am_hal_interrupt_master_set>
   11d08:	6cad      	ldr	r5, [r5, #72]	@ 0x48
   11d0a:	42bd      	cmp	r5, r7
   11d0c:	bf28      	it	cs
   11d0e:	463d      	movcs	r5, r7
   11d10:	4651      	mov	r1, sl
   11d12:	4630      	mov	r0, r6
   11d14:	462a      	mov	r2, r5
   11d16:	f000 fb15 	bl	12344 <am_hal_queue_item_get>
   11d1a:	e75e      	b.n	11bda <am_hal_uart_transfer+0x2fa>
   11d1c:	9806      	ldr	r0, [sp, #24]
   11d1e:	f7ff f865 	bl	10dec <am_hal_interrupt_master_set>
   11d22:	f04f 6400 	mov.w	r4, #134217728	@ 0x8000000
   11d26:	e5e5      	b.n	118f4 <am_hal_uart_transfer+0x14>
   11d28:	460c      	mov	r4, r1
   11d2a:	e756      	b.n	11bda <am_hal_uart_transfer+0x2fa>
   11d2c:	f04f 6400 	mov.w	r4, #134217728	@ 0x8000000
   11d30:	e753      	b.n	11bda <am_hal_uart_transfer+0x2fa>
   11d32:	9806      	ldr	r0, [sp, #24]
   11d34:	4c01      	ldr	r4, [pc, #4]	@ (11d3c <am_hal_uart_transfer+0x45c>)
   11d36:	f7ff f859 	bl	10dec <am_hal_interrupt_master_set>
   11d3a:	e5db      	b.n	118f4 <am_hal_uart_transfer+0x14>
   11d3c:	08000001 	.word	0x08000001

00011d40 <am_hal_uart_interrupt_service>:
   11d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11d44:	4680      	mov	r8, r0
   11d46:	4848      	ldr	r0, [pc, #288]	@ (11e68 <am_hal_uart_interrupt_service+0x128>)
   11d48:	f8d8 3000 	ldr.w	r3, [r8]
   11d4c:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
   11d50:	4283      	cmp	r3, r0
   11d52:	b08a      	sub	sp, #40	@ 0x28
   11d54:	d12e      	bne.n	11db4 <am_hal_uart_interrupt_service+0x74>
   11d56:	f011 0f50 	tst.w	r1, #80	@ 0x50
   11d5a:	f8d8 5024 	ldr.w	r5, [r8, #36]	@ 0x24
   11d5e:	460e      	mov	r6, r1
   11d60:	4614      	mov	r4, r2
   11d62:	d002      	beq.n	11d6a <am_hal_uart_interrupt_service+0x2a>
   11d64:	f898 305e 	ldrb.w	r3, [r8, #94]	@ 0x5e
   11d68:	bb43      	cbnz	r3, 11dbc <am_hal_uart_interrupt_service+0x7c>
   11d6a:	06b6      	lsls	r6, r6, #26
   11d6c:	d413      	bmi.n	11d96 <am_hal_uart_interrupt_service+0x56>
   11d6e:	b174      	cbz	r4, 11d8e <am_hal_uart_interrupt_service+0x4e>
   11d70:	f898 305d 	ldrb.w	r3, [r8, #93]	@ 0x5d
   11d74:	b1a3      	cbz	r3, 11da0 <am_hal_uart_interrupt_service+0x60>
   11d76:	f8d8 3030 	ldr.w	r3, [r8, #48]	@ 0x30
   11d7a:	b943      	cbnz	r3, 11d8e <am_hal_uart_interrupt_service+0x4e>
   11d7c:	f505 2580 	add.w	r5, r5, #262144	@ 0x40000
   11d80:	351c      	adds	r5, #28
   11d82:	032d      	lsls	r5, r5, #12
   11d84:	69ab      	ldr	r3, [r5, #24]
   11d86:	071a      	lsls	r2, r3, #28
   11d88:	d401      	bmi.n	11d8e <am_hal_uart_interrupt_service+0x4e>
   11d8a:	2301      	movs	r3, #1
   11d8c:	6023      	str	r3, [r4, #0]
   11d8e:	2000      	movs	r0, #0
   11d90:	b00a      	add	sp, #40	@ 0x28
   11d92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   11d96:	f898 305d 	ldrb.w	r3, [r8, #93]	@ 0x5d
   11d9a:	bb93      	cbnz	r3, 11e02 <am_hal_uart_interrupt_service+0xc2>
   11d9c:	2c00      	cmp	r4, #0
   11d9e:	d0f6      	beq.n	11d8e <am_hal_uart_interrupt_service+0x4e>
   11da0:	f505 2580 	add.w	r5, r5, #262144	@ 0x40000
   11da4:	351c      	adds	r5, #28
   11da6:	032d      	lsls	r5, r5, #12
   11da8:	69ab      	ldr	r3, [r5, #24]
   11daa:	071b      	lsls	r3, r3, #28
   11dac:	d5ed      	bpl.n	11d8a <am_hal_uart_interrupt_service+0x4a>
   11dae:	2300      	movs	r3, #0
   11db0:	6023      	str	r3, [r4, #0]
   11db2:	e7ec      	b.n	11d8e <am_hal_uart_interrupt_service+0x4e>
   11db4:	2002      	movs	r0, #2
   11db6:	b00a      	add	sp, #40	@ 0x28
   11db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   11dbc:	f7ff f812 	bl	10de4 <am_hal_interrupt_master_disable>
   11dc0:	f8d8 1024 	ldr.w	r1, [r8, #36]	@ 0x24
   11dc4:	9001      	str	r0, [sp, #4]
   11dc6:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
   11dca:	311c      	adds	r1, #28
   11dcc:	0309      	lsls	r1, r1, #12
   11dce:	a802      	add	r0, sp, #8
   11dd0:	2200      	movs	r2, #0
   11dd2:	e009      	b.n	11de8 <am_hal_uart_interrupt_service+0xa8>
   11dd4:	680b      	ldr	r3, [r1, #0]
   11dd6:	f413 6f70 	tst.w	r3, #3840	@ 0xf00
   11dda:	f102 0201 	add.w	r2, r2, #1
   11dde:	d137      	bne.n	11e50 <am_hal_uart_interrupt_service+0x110>
   11de0:	2a20      	cmp	r2, #32
   11de2:	f800 3b01 	strb.w	r3, [r0], #1
   11de6:	d002      	beq.n	11dee <am_hal_uart_interrupt_service+0xae>
   11de8:	698b      	ldr	r3, [r1, #24]
   11dea:	06df      	lsls	r7, r3, #27
   11dec:	d5f2      	bpl.n	11dd4 <am_hal_uart_interrupt_service+0x94>
   11dee:	a902      	add	r1, sp, #8
   11df0:	f108 0040 	add.w	r0, r8, #64	@ 0x40
   11df4:	f000 fa66 	bl	122c4 <am_hal_queue_item_add>
   11df8:	b380      	cbz	r0, 11e5c <am_hal_uart_interrupt_service+0x11c>
   11dfa:	9801      	ldr	r0, [sp, #4]
   11dfc:	f7fe fff6 	bl	10dec <am_hal_interrupt_master_set>
   11e00:	e7b3      	b.n	11d6a <am_hal_uart_interrupt_service+0x2a>
   11e02:	f8d8 6024 	ldr.w	r6, [r8, #36]	@ 0x24
   11e06:	f7fe ffed 	bl	10de4 <am_hal_interrupt_master_disable>
   11e0a:	f506 2680 	add.w	r6, r6, #262144	@ 0x40000
   11e0e:	361c      	adds	r6, #28
   11e10:	9002      	str	r0, [sp, #8]
   11e12:	0336      	lsls	r6, r6, #12
   11e14:	f108 0728 	add.w	r7, r8, #40	@ 0x28
   11e18:	e011      	b.n	11e3e <am_hal_uart_interrupt_service+0xfe>
   11e1a:	f10d 0103 	add.w	r1, sp, #3
   11e1e:	4638      	mov	r0, r7
   11e20:	f000 fa90 	bl	12344 <am_hal_queue_item_get>
   11e24:	b180      	cbz	r0, 11e48 <am_hal_uart_interrupt_service+0x108>
   11e26:	f8d8 1024 	ldr.w	r1, [r8, #36]	@ 0x24
   11e2a:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
   11e2e:	311c      	adds	r1, #28
   11e30:	0309      	lsls	r1, r1, #12
   11e32:	698b      	ldr	r3, [r1, #24]
   11e34:	0698      	lsls	r0, r3, #26
   11e36:	bf5c      	itt	pl
   11e38:	f89d 3003 	ldrbpl.w	r3, [sp, #3]
   11e3c:	600b      	strpl	r3, [r1, #0]
   11e3e:	69b3      	ldr	r3, [r6, #24]
   11e40:	0699      	lsls	r1, r3, #26
   11e42:	f04f 0201 	mov.w	r2, #1
   11e46:	d5e8      	bpl.n	11e1a <am_hal_uart_interrupt_service+0xda>
   11e48:	9802      	ldr	r0, [sp, #8]
   11e4a:	f7fe ffcf 	bl	10dec <am_hal_interrupt_master_set>
   11e4e:	e78e      	b.n	11d6e <am_hal_uart_interrupt_service+0x2e>
   11e50:	9801      	ldr	r0, [sp, #4]
   11e52:	f7fe ffcb 	bl	10dec <am_hal_interrupt_master_set>
   11e56:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
   11e5a:	e7ac      	b.n	11db6 <am_hal_uart_interrupt_service+0x76>
   11e5c:	9801      	ldr	r0, [sp, #4]
   11e5e:	f7fe ffc5 	bl	10dec <am_hal_interrupt_master_set>
   11e62:	4802      	ldr	r0, [pc, #8]	@ (11e6c <am_hal_uart_interrupt_service+0x12c>)
   11e64:	e7a7      	b.n	11db6 <am_hal_uart_interrupt_service+0x76>
   11e66:	bf00      	nop
   11e68:	01ea9e06 	.word	0x01ea9e06
   11e6c:	08000001 	.word	0x08000001

00011e70 <am_hal_uart_interrupt_clear>:
   11e70:	6803      	ldr	r3, [r0, #0]
   11e72:	4a07      	ldr	r2, [pc, #28]	@ (11e90 <am_hal_uart_interrupt_clear+0x20>)
   11e74:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
   11e78:	4293      	cmp	r3, r2
   11e7a:	d107      	bne.n	11e8c <am_hal_uart_interrupt_clear+0x1c>
   11e7c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
   11e7e:	f503 2380 	add.w	r3, r3, #262144	@ 0x40000
   11e82:	331c      	adds	r3, #28
   11e84:	031b      	lsls	r3, r3, #12
   11e86:	2000      	movs	r0, #0
   11e88:	6459      	str	r1, [r3, #68]	@ 0x44
   11e8a:	4770      	bx	lr
   11e8c:	2002      	movs	r0, #2
   11e8e:	4770      	bx	lr
   11e90:	01ea9e06 	.word	0x01ea9e06

00011e94 <am_hal_uart_interrupt_status_get>:
   11e94:	6803      	ldr	r3, [r0, #0]
   11e96:	b410      	push	{r4}
   11e98:	4c0b      	ldr	r4, [pc, #44]	@ (11ec8 <am_hal_uart_interrupt_status_get+0x34>)
   11e9a:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
   11e9e:	42a3      	cmp	r3, r4
   11ea0:	d10d      	bne.n	11ebe <am_hal_uart_interrupt_status_get+0x2a>
   11ea2:	6a43      	ldr	r3, [r0, #36]	@ 0x24
   11ea4:	f503 2380 	add.w	r3, r3, #262144	@ 0x40000
   11ea8:	331c      	adds	r3, #28
   11eaa:	031b      	lsls	r3, r3, #12
   11eac:	b92a      	cbnz	r2, 11eba <am_hal_uart_interrupt_status_get+0x26>
   11eae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
   11eb0:	f85d 4b04 	ldr.w	r4, [sp], #4
   11eb4:	600b      	str	r3, [r1, #0]
   11eb6:	2000      	movs	r0, #0
   11eb8:	4770      	bx	lr
   11eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
   11ebc:	e7f8      	b.n	11eb0 <am_hal_uart_interrupt_status_get+0x1c>
   11ebe:	2002      	movs	r0, #2
   11ec0:	f85d 4b04 	ldr.w	r4, [sp], #4
   11ec4:	4770      	bx	lr
   11ec6:	bf00      	nop
   11ec8:	01ea9e06 	.word	0x01ea9e06

00011ecc <am_hal_uart_control>:
   11ecc:	b142      	cbz	r2, 11ee0 <am_hal_uart_control+0x14>
   11ece:	b138      	cbz	r0, 11ee0 <am_hal_uart_control+0x14>
   11ed0:	b931      	cbnz	r1, 11ee0 <am_hal_uart_control+0x14>
   11ed2:	7813      	ldrb	r3, [r2, #0]
   11ed4:	2b05      	cmp	r3, #5
   11ed6:	d803      	bhi.n	11ee0 <am_hal_uart_control+0x14>
   11ed8:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
   11edc:	4608      	mov	r0, r1
   11ede:	4770      	bx	lr
   11ee0:	2006      	movs	r0, #6
   11ee2:	4770      	bx	lr

00011ee4 <am_hal_burst_mode_disable>:
   11ee4:	b570      	push	{r4, r5, r6, lr}
   11ee6:	4d23      	ldr	r5, [pc, #140]	@ (11f74 <am_hal_burst_mode_disable+0x90>)
   11ee8:	782e      	ldrb	r6, [r5, #0]
   11eea:	b084      	sub	sp, #16
   11eec:	4604      	mov	r4, r0
   11eee:	b31e      	cbz	r6, 11f38 <am_hal_burst_mode_disable+0x54>
   11ef0:	f7fe ff78 	bl	10de4 <am_hal_interrupt_master_disable>
   11ef4:	2100      	movs	r1, #0
   11ef6:	4603      	mov	r3, r0
   11ef8:	481f      	ldr	r0, [pc, #124]	@ (11f78 <am_hal_burst_mode_disable+0x94>)
   11efa:	9303      	str	r3, [sp, #12]
   11efc:	f7fe fdea 	bl	10ad4 <am_hal_flash_store_ui32>
   11f00:	9803      	ldr	r0, [sp, #12]
   11f02:	f7fe ff73 	bl	10dec <am_hal_interrupt_master_set>
   11f06:	491d      	ldr	r1, [pc, #116]	@ (11f7c <am_hal_burst_mode_disable+0x98>)
   11f08:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
   11f0a:	2501      	movs	r5, #1
   11f0c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
   11f10:	628a      	str	r2, [r1, #40]	@ 0x28
   11f12:	2300      	movs	r3, #0
   11f14:	4918      	ldr	r1, [pc, #96]	@ (11f78 <am_hal_burst_mode_disable+0x94>)
   11f16:	9500      	str	r5, [sp, #0]
   11f18:	2204      	movs	r2, #4
   11f1a:	f242 7010 	movw	r0, #10000	@ 0x2710
   11f1e:	f7fe fd9f 	bl	10a60 <am_hal_flash_delay_status_check>
   11f22:	b930      	cbnz	r0, 11f32 <am_hal_burst_mode_disable+0x4e>
   11f24:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
   11f28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
   11f2a:	f013 0f04 	tst.w	r3, #4
   11f2e:	bf18      	it	ne
   11f30:	4605      	movne	r5, r0
   11f32:	7025      	strb	r5, [r4, #0]
   11f34:	b004      	add	sp, #16
   11f36:	bd70      	pop	{r4, r5, r6, pc}
   11f38:	b1d0      	cbz	r0, 11f70 <am_hal_burst_mode_disable+0x8c>
   11f3a:	2301      	movs	r3, #1
   11f3c:	702b      	strb	r3, [r5, #0]
   11f3e:	f7ff ffd1 	bl	11ee4 <am_hal_burst_mode_disable>
   11f42:	702e      	strb	r6, [r5, #0]
   11f44:	4b0e      	ldr	r3, [pc, #56]	@ (11f80 <am_hal_burst_mode_disable+0x9c>)
   11f46:	f8d3 3838 	ldr.w	r3, [r3, #2104]	@ 0x838
   11f4a:	f013 0308 	ands.w	r3, r3, #8
   11f4e:	d1f1      	bne.n	11f34 <am_hal_burst_mode_disable+0x50>
   11f50:	4a0c      	ldr	r2, [pc, #48]	@ (11f84 <am_hal_burst_mode_disable+0xa0>)
   11f52:	490a      	ldr	r1, [pc, #40]	@ (11f7c <am_hal_burst_mode_disable+0x98>)
   11f54:	6e54      	ldr	r4, [r2, #100]	@ 0x64
   11f56:	f363 0482 	bfi	r4, r3, #2, #1
   11f5a:	6654      	str	r4, [r2, #100]	@ 0x64
   11f5c:	6e54      	ldr	r4, [r2, #100]	@ 0x64
   11f5e:	f363 0441 	bfi	r4, r3, #1, #1
   11f62:	6654      	str	r4, [r2, #100]	@ 0x64
   11f64:	6a4a      	ldr	r2, [r1, #36]	@ 0x24
   11f66:	f363 12c7 	bfi	r2, r3, #7, #1
   11f6a:	624a      	str	r2, [r1, #36]	@ 0x24
   11f6c:	b004      	add	sp, #16
   11f6e:	bd70      	pop	{r4, r5, r6, pc}
   11f70:	2002      	movs	r0, #2
   11f72:	e7e7      	b.n	11f44 <am_hal_burst_mode_disable+0x60>
   11f74:	100159e0 	.word	0x100159e0
   11f78:	40004034 	.word	0x40004034
   11f7c:	40021000 	.word	0x40021000
   11f80:	50023000 	.word	0x50023000
   11f84:	40020000 	.word	0x40020000

00011f88 <am_hal_burst_ldo_patch_check>:
   11f88:	4b03      	ldr	r3, [pc, #12]	@ (11f98 <am_hal_burst_ldo_patch_check+0x10>)
   11f8a:	f8d3 0838 	ldr.w	r0, [r3, #2104]	@ 0x838
   11f8e:	f080 0008 	eor.w	r0, r0, #8
   11f92:	f3c0 00c0 	ubfx	r0, r0, #3, #1
   11f96:	4770      	bx	lr
   11f98:	50023000 	.word	0x50023000

00011f9c <am_hal_burst_ldo_charge>:
   11f9c:	b538      	push	{r3, r4, r5, lr}
   11f9e:	4b27      	ldr	r3, [pc, #156]	@ (1203c <am_hal_burst_ldo_charge+0xa0>)
   11fa0:	f8d3 5838 	ldr.w	r5, [r3, #2104]	@ 0x838
   11fa4:	f015 0508 	ands.w	r5, r5, #8
   11fa8:	d146      	bne.n	12038 <am_hal_burst_ldo_charge+0x9c>
   11faa:	4c25      	ldr	r4, [pc, #148]	@ (12040 <am_hal_burst_ldo_charge+0xa4>)
   11fac:	4825      	ldr	r0, [pc, #148]	@ (12044 <am_hal_burst_ldo_charge+0xa8>)
   11fae:	6e23      	ldr	r3, [r4, #96]	@ 0x60
   11fb0:	f365 13c7 	bfi	r3, r5, #7, #1
   11fb4:	6623      	str	r3, [r4, #96]	@ 0x60
   11fb6:	6e23      	ldr	r3, [r4, #96]	@ 0x60
   11fb8:	f365 1345 	bfi	r3, r5, #5, #1
   11fbc:	6623      	str	r3, [r4, #96]	@ 0x60
   11fbe:	6e23      	ldr	r3, [r4, #96]	@ 0x60
   11fc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   11fc4:	6623      	str	r3, [r4, #96]	@ 0x60
   11fc6:	6e23      	ldr	r3, [r4, #96]	@ 0x60
   11fc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   11fcc:	6623      	str	r3, [r4, #96]	@ 0x60
   11fce:	f7fe fd37 	bl	10a40 <am_hal_flash_delay>
   11fd2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
   11fd4:	f043 0308 	orr.w	r3, r3, #8
   11fd8:	6663      	str	r3, [r4, #100]	@ 0x64
   11fda:	6e63      	ldr	r3, [r4, #100]	@ 0x64
   11fdc:	f043 0301 	orr.w	r3, r3, #1
   11fe0:	6663      	str	r3, [r4, #100]	@ 0x64
   11fe2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
   11fe4:	f043 0304 	orr.w	r3, r3, #4
   11fe8:	6663      	str	r3, [r4, #100]	@ 0x64
   11fea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
   11fec:	f365 0341 	bfi	r3, r5, #1, #1
   11ff0:	6663      	str	r3, [r4, #100]	@ 0x64
   11ff2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
   11ff4:	f043 0310 	orr.w	r3, r3, #16
   11ff8:	2020      	movs	r0, #32
   11ffa:	6663      	str	r3, [r4, #100]	@ 0x64
   11ffc:	f7fe fd20 	bl	10a40 <am_hal_flash_delay>
   12000:	6e63      	ldr	r3, [r4, #100]	@ 0x64
   12002:	f043 0302 	orr.w	r3, r3, #2
   12006:	6663      	str	r3, [r4, #100]	@ 0x64
   12008:	f44f 40fa 	mov.w	r0, #32000	@ 0x7d00
   1200c:	f7fe fd18 	bl	10a40 <am_hal_flash_delay>
   12010:	6e63      	ldr	r3, [r4, #100]	@ 0x64
   12012:	f365 0300 	bfi	r3, r5, #0, #1
   12016:	6663      	str	r3, [r4, #100]	@ 0x64
   12018:	6e63      	ldr	r3, [r4, #100]	@ 0x64
   1201a:	f365 0382 	bfi	r3, r5, #2, #1
   1201e:	6663      	str	r3, [r4, #100]	@ 0x64
   12020:	6e63      	ldr	r3, [r4, #100]	@ 0x64
   12022:	f365 0341 	bfi	r3, r5, #1, #1
   12026:	6663      	str	r3, [r4, #100]	@ 0x64
   12028:	6e23      	ldr	r3, [r4, #96]	@ 0x60
   1202a:	f365 1386 	bfi	r3, r5, #6, #1
   1202e:	6623      	str	r3, [r4, #96]	@ 0x60
   12030:	6e23      	ldr	r3, [r4, #96]	@ 0x60
   12032:	f365 2308 	bfi	r3, r5, #8, #1
   12036:	6623      	str	r3, [r4, #96]	@ 0x60
   12038:	bd38      	pop	{r3, r4, r5, pc}
   1203a:	bf00      	nop
   1203c:	50023000 	.word	0x50023000
   12040:	40020000 	.word	0x40020000
   12044:	00027100 	.word	0x00027100

00012048 <am_hal_burst_mode_enable_w_manual_sequence>:
   12048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1204c:	f8df 81d4 	ldr.w	r8, [pc, #468]	@ 12224 <am_hal_burst_mode_enable_w_manual_sequence+0x1dc>
   12050:	f898 3000 	ldrb.w	r3, [r8]
   12054:	b084      	sub	sp, #16
   12056:	4605      	mov	r5, r0
   12058:	2b00      	cmp	r3, #0
   1205a:	f000 80ca 	beq.w	121f2 <am_hal_burst_mode_enable_w_manual_sequence+0x1aa>
   1205e:	4b6c      	ldr	r3, [pc, #432]	@ (12210 <am_hal_burst_mode_enable_w_manual_sequence+0x1c8>)
   12060:	f8d3 3838 	ldr.w	r3, [r3, #2104]	@ 0x838
   12064:	0718      	lsls	r0, r3, #28
   12066:	f100 809e 	bmi.w	121a6 <am_hal_burst_mode_enable_w_manual_sequence+0x15e>
   1206a:	f7fe febb 	bl	10de4 <am_hal_interrupt_master_disable>
   1206e:	4c69      	ldr	r4, [pc, #420]	@ (12214 <am_hal_burst_mode_enable_w_manual_sequence+0x1cc>)
   12070:	9003      	str	r0, [sp, #12]
   12072:	f7ff f955 	bl	11320 <am_hal_pwrctrl_wa_vddf_restore>
   12076:	6e23      	ldr	r3, [r4, #96]	@ 0x60
   12078:	4e67      	ldr	r6, [pc, #412]	@ (12218 <am_hal_burst_mode_enable_w_manual_sequence+0x1d0>)
   1207a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   1207e:	6623      	str	r3, [r4, #96]	@ 0x60
   12080:	6e23      	ldr	r3, [r4, #96]	@ 0x60
   12082:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   12086:	6623      	str	r3, [r4, #96]	@ 0x60
   12088:	6873      	ldr	r3, [r6, #4]
   1208a:	6e22      	ldr	r2, [r4, #96]	@ 0x60
   1208c:	f3c3 0340 	ubfx	r3, r3, #1, #1
   12090:	f363 1245 	bfi	r2, r3, #5, #1
   12094:	6622      	str	r2, [r4, #96]	@ 0x60
   12096:	6e23      	ldr	r3, [r4, #96]	@ 0x60
   12098:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   1209c:	6623      	str	r3, [r4, #96]	@ 0x60
   1209e:	20a0      	movs	r0, #160	@ 0xa0
   120a0:	f7fe fcce 	bl	10a40 <am_hal_flash_delay>
   120a4:	6e23      	ldr	r3, [r4, #96]	@ 0x60
   120a6:	f043 0320 	orr.w	r3, r3, #32
   120aa:	6623      	str	r3, [r4, #96]	@ 0x60
   120ac:	6a73      	ldr	r3, [r6, #36]	@ 0x24
   120ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   120b2:	6273      	str	r3, [r6, #36]	@ 0x24
   120b4:	6833      	ldr	r3, [r6, #0]
   120b6:	f043 0301 	orr.w	r3, r3, #1
   120ba:	6033      	str	r3, [r6, #0]
   120bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
   120be:	f013 0f10 	tst.w	r3, #16
   120c2:	f3c3 1200 	ubfx	r2, r3, #4, #1
   120c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
   120c8:	d059      	beq.n	1217e <am_hal_burst_mode_enable_w_manual_sequence+0x136>
   120ca:	f043 0304 	orr.w	r3, r3, #4
   120ce:	6663      	str	r3, [r4, #100]	@ 0x64
   120d0:	2020      	movs	r0, #32
   120d2:	f7fe fcb5 	bl	10a40 <am_hal_flash_delay>
   120d6:	4a4f      	ldr	r2, [pc, #316]	@ (12214 <am_hal_burst_mode_enable_w_manual_sequence+0x1cc>)
   120d8:	4f50      	ldr	r7, [pc, #320]	@ (1221c <am_hal_burst_mode_enable_w_manual_sequence+0x1d4>)
   120da:	6e53      	ldr	r3, [r2, #100]	@ 0x64
   120dc:	f043 0302 	orr.w	r3, r3, #2
   120e0:	6653      	str	r3, [r2, #100]	@ 0x64
   120e2:	2010      	movs	r0, #16
   120e4:	f7fe fcac 	bl	10a40 <am_hal_flash_delay>
   120e8:	f898 3000 	ldrb.w	r3, [r8]
   120ec:	2601      	movs	r6, #1
   120ee:	703e      	strb	r6, [r7, #0]
   120f0:	2b00      	cmp	r3, #0
   120f2:	f000 8087 	beq.w	12204 <am_hal_burst_mode_enable_w_manual_sequence+0x1bc>
   120f6:	f04f 2840 	mov.w	r8, #1073758208	@ 0x40004000
   120fa:	4949      	ldr	r1, [pc, #292]	@ (12220 <am_hal_burst_mode_enable_w_manual_sequence+0x1d8>)
   120fc:	f8d8 3034 	ldr.w	r3, [r8, #52]	@ 0x34
   12100:	4333      	orrs	r3, r6
   12102:	f8c8 3034 	str.w	r3, [r8, #52]	@ 0x34
   12106:	2304      	movs	r3, #4
   12108:	9600      	str	r6, [sp, #0]
   1210a:	461a      	mov	r2, r3
   1210c:	f242 7010 	movw	r0, #10000	@ 0x2710
   12110:	f7fe fca6 	bl	10a60 <am_hal_flash_delay_status_check>
   12114:	4604      	mov	r4, r0
   12116:	2800      	cmp	r0, #0
   12118:	d172      	bne.n	12200 <am_hal_burst_mode_enable_w_manual_sequence+0x1b8>
   1211a:	f8d8 3034 	ldr.w	r3, [r8, #52]	@ 0x34
   1211e:	0799      	lsls	r1, r3, #30
   12120:	d573      	bpl.n	1220a <am_hal_burst_mode_enable_w_manual_sequence+0x1c2>
   12122:	f8d8 6034 	ldr.w	r6, [r8, #52]	@ 0x34
   12126:	f3c6 0680 	ubfx	r6, r6, #2, #1
   1212a:	f086 0301 	eor.w	r3, r6, #1
   1212e:	2600      	movs	r6, #0
   12130:	702b      	strb	r3, [r5, #0]
   12132:	f44f 70c8 	mov.w	r0, #400	@ 0x190
   12136:	703e      	strb	r6, [r7, #0]
   12138:	f7fe fc82 	bl	10a40 <am_hal_flash_delay>
   1213c:	4b35      	ldr	r3, [pc, #212]	@ (12214 <am_hal_burst_mode_enable_w_manual_sequence+0x1cc>)
   1213e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
   12140:	f366 2208 	bfi	r2, r6, #8, #1
   12144:	661a      	str	r2, [r3, #96]	@ 0x60
   12146:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
   12148:	f366 12c7 	bfi	r2, r6, #7, #1
   1214c:	661a      	str	r2, [r3, #96]	@ 0x60
   1214e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
   12150:	f366 1286 	bfi	r2, r6, #6, #1
   12154:	661a      	str	r2, [r3, #96]	@ 0x60
   12156:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
   12158:	f366 1245 	bfi	r2, r6, #5, #1
   1215c:	661a      	str	r2, [r3, #96]	@ 0x60
   1215e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
   12160:	07d2      	lsls	r2, r2, #31
   12162:	d503      	bpl.n	1216c <am_hal_burst_mode_enable_w_manual_sequence+0x124>
   12164:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
   12166:	f366 0200 	bfi	r2, r6, #0, #1
   1216a:	665a      	str	r2, [r3, #100]	@ 0x64
   1216c:	f7ff f874 	bl	11258 <am_hal_pwrctrl_wa_vddf_boost>
   12170:	9803      	ldr	r0, [sp, #12]
   12172:	f7fe fe3b 	bl	10dec <am_hal_interrupt_master_set>
   12176:	4620      	mov	r0, r4
   12178:	b004      	add	sp, #16
   1217a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1217e:	f043 0308 	orr.w	r3, r3, #8
   12182:	6663      	str	r3, [r4, #100]	@ 0x64
   12184:	6e63      	ldr	r3, [r4, #100]	@ 0x64
   12186:	f043 0301 	orr.w	r3, r3, #1
   1218a:	6663      	str	r3, [r4, #100]	@ 0x64
   1218c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
   1218e:	f043 0304 	orr.w	r3, r3, #4
   12192:	6663      	str	r3, [r4, #100]	@ 0x64
   12194:	6e63      	ldr	r3, [r4, #100]	@ 0x64
   12196:	f362 0341 	bfi	r3, r2, #1, #1
   1219a:	6663      	str	r3, [r4, #100]	@ 0x64
   1219c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
   1219e:	f043 0310 	orr.w	r3, r3, #16
   121a2:	6663      	str	r3, [r4, #100]	@ 0x64
   121a4:	e794      	b.n	120d0 <am_hal_burst_mode_enable_w_manual_sequence+0x88>
   121a6:	4f1d      	ldr	r7, [pc, #116]	@ (1221c <am_hal_burst_mode_enable_w_manual_sequence+0x1d4>)
   121a8:	491d      	ldr	r1, [pc, #116]	@ (12220 <am_hal_burst_mode_enable_w_manual_sequence+0x1d8>)
   121aa:	2601      	movs	r6, #1
   121ac:	f04f 2840 	mov.w	r8, #1073758208	@ 0x40004000
   121b0:	703e      	strb	r6, [r7, #0]
   121b2:	f8d8 3034 	ldr.w	r3, [r8, #52]	@ 0x34
   121b6:	4333      	orrs	r3, r6
   121b8:	f8c8 3034 	str.w	r3, [r8, #52]	@ 0x34
   121bc:	2304      	movs	r3, #4
   121be:	9600      	str	r6, [sp, #0]
   121c0:	461a      	mov	r2, r3
   121c2:	f242 7010 	movw	r0, #10000	@ 0x2710
   121c6:	f7fe fc4b 	bl	10a60 <am_hal_flash_delay_status_check>
   121ca:	4604      	mov	r4, r0
   121cc:	b950      	cbnz	r0, 121e4 <am_hal_burst_mode_enable_w_manual_sequence+0x19c>
   121ce:	f8d8 3034 	ldr.w	r3, [r8, #52]	@ 0x34
   121d2:	079b      	lsls	r3, r3, #30
   121d4:	bf43      	ittte	mi
   121d6:	f8d8 6034 	ldrmi.w	r6, [r8, #52]	@ 0x34
   121da:	f3c6 0680 	ubfxmi	r6, r6, #2, #1
   121de:	f086 0601 	eormi.w	r6, r6, #1
   121e2:	4634      	movpl	r4, r6
   121e4:	2300      	movs	r3, #0
   121e6:	4620      	mov	r0, r4
   121e8:	702e      	strb	r6, [r5, #0]
   121ea:	703b      	strb	r3, [r7, #0]
   121ec:	b004      	add	sp, #16
   121ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   121f2:	2301      	movs	r3, #1
   121f4:	2407      	movs	r4, #7
   121f6:	7003      	strb	r3, [r0, #0]
   121f8:	4620      	mov	r0, r4
   121fa:	b004      	add	sp, #16
   121fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   12200:	4633      	mov	r3, r6
   12202:	e794      	b.n	1212e <am_hal_burst_mode_enable_w_manual_sequence+0xe6>
   12204:	4633      	mov	r3, r6
   12206:	2407      	movs	r4, #7
   12208:	e791      	b.n	1212e <am_hal_burst_mode_enable_w_manual_sequence+0xe6>
   1220a:	4633      	mov	r3, r6
   1220c:	4634      	mov	r4, r6
   1220e:	e78e      	b.n	1212e <am_hal_burst_mode_enable_w_manual_sequence+0xe6>
   12210:	50023000 	.word	0x50023000
   12214:	40020000 	.word	0x40020000
   12218:	40021000 	.word	0x40021000
   1221c:	100159e1 	.word	0x100159e1
   12220:	40004034 	.word	0x40004034
   12224:	100159e2 	.word	0x100159e2

00012228 <am_hal_burst_mode_enable>:
   12228:	4b16      	ldr	r3, [pc, #88]	@ (12284 <am_hal_burst_mode_enable+0x5c>)
   1222a:	781b      	ldrb	r3, [r3, #0]
   1222c:	b323      	cbz	r3, 12278 <am_hal_burst_mode_enable+0x50>
   1222e:	b570      	push	{r4, r5, r6, lr}
   12230:	4b15      	ldr	r3, [pc, #84]	@ (12288 <am_hal_burst_mode_enable+0x60>)
   12232:	781b      	ldrb	r3, [r3, #0]
   12234:	b082      	sub	sp, #8
   12236:	4606      	mov	r6, r0
   12238:	b1cb      	cbz	r3, 1226e <am_hal_burst_mode_enable+0x46>
   1223a:	f04f 2440 	mov.w	r4, #1073758208	@ 0x40004000
   1223e:	2501      	movs	r5, #1
   12240:	6b62      	ldr	r2, [r4, #52]	@ 0x34
   12242:	4912      	ldr	r1, [pc, #72]	@ (1228c <am_hal_burst_mode_enable+0x64>)
   12244:	432a      	orrs	r2, r5
   12246:	2304      	movs	r3, #4
   12248:	6362      	str	r2, [r4, #52]	@ 0x34
   1224a:	f242 7010 	movw	r0, #10000	@ 0x2710
   1224e:	9500      	str	r5, [sp, #0]
   12250:	461a      	mov	r2, r3
   12252:	f7fe fc05 	bl	10a60 <am_hal_flash_delay_status_check>
   12256:	b938      	cbnz	r0, 12268 <am_hal_burst_mode_enable+0x40>
   12258:	6b63      	ldr	r3, [r4, #52]	@ 0x34
   1225a:	079b      	lsls	r3, r3, #30
   1225c:	d50e      	bpl.n	1227c <am_hal_burst_mode_enable+0x54>
   1225e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
   12260:	f013 0f04 	tst.w	r3, #4
   12264:	bf18      	it	ne
   12266:	4605      	movne	r5, r0
   12268:	7035      	strb	r5, [r6, #0]
   1226a:	b002      	add	sp, #8
   1226c:	bd70      	pop	{r4, r5, r6, pc}
   1226e:	2301      	movs	r3, #1
   12270:	7003      	strb	r3, [r0, #0]
   12272:	2007      	movs	r0, #7
   12274:	b002      	add	sp, #8
   12276:	bd70      	pop	{r4, r5, r6, pc}
   12278:	f7ff bee6 	b.w	12048 <am_hal_burst_mode_enable_w_manual_sequence>
   1227c:	4628      	mov	r0, r5
   1227e:	7035      	strb	r5, [r6, #0]
   12280:	b002      	add	sp, #8
   12282:	bd70      	pop	{r4, r5, r6, pc}
   12284:	100159e1 	.word	0x100159e1
   12288:	100159e2 	.word	0x100159e2
   1228c:	40004034 	.word	0x40004034

00012290 <am_hal_triple_read>:
   12290:	b412      	push	{r1, r4}
   12292:	f3ef 8410 	mrs	r4, PRIMASK
   12296:	b672      	cpsid	i
   12298:	6801      	ldr	r1, [r0, #0]
   1229a:	6802      	ldr	r2, [r0, #0]
   1229c:	6803      	ldr	r3, [r0, #0]
   1229e:	f384 8810 	msr	PRIMASK, r4
   122a2:	bc11      	pop	{r0, r4}
   122a4:	6001      	str	r1, [r0, #0]
   122a6:	6042      	str	r2, [r0, #4]
   122a8:	6083      	str	r3, [r0, #8]
   122aa:	4770      	bx	lr

000122ac <am_hal_queue_init>:
   122ac:	b410      	push	{r4}
   122ae:	2400      	movs	r4, #0
   122b0:	6004      	str	r4, [r0, #0]
   122b2:	60c3      	str	r3, [r0, #12]
   122b4:	6044      	str	r4, [r0, #4]
   122b6:	6102      	str	r2, [r0, #16]
   122b8:	6084      	str	r4, [r0, #8]
   122ba:	6141      	str	r1, [r0, #20]
   122bc:	f85d 4b04 	ldr.w	r4, [sp], #4
   122c0:	4770      	bx	lr
   122c2:	bf00      	nop

000122c4 <am_hal_queue_item_add>:
   122c4:	b570      	push	{r4, r5, r6, lr}
   122c6:	6903      	ldr	r3, [r0, #16]
   122c8:	b082      	sub	sp, #8
   122ca:	fb03 f502 	mul.w	r5, r3, r2
   122ce:	4604      	mov	r4, r0
   122d0:	460e      	mov	r6, r1
   122d2:	f7fe fd87 	bl	10de4 <am_hal_interrupt_master_disable>
   122d6:	9001      	str	r0, [sp, #4]
   122d8:	68a3      	ldr	r3, [r4, #8]
   122da:	68e2      	ldr	r2, [r4, #12]
   122dc:	1ad3      	subs	r3, r2, r3
   122de:	42ab      	cmp	r3, r5
   122e0:	d31c      	bcc.n	1231c <am_hal_queue_item_add+0x58>
   122e2:	b18d      	cbz	r5, 12308 <am_hal_queue_item_add+0x44>
   122e4:	b30e      	cbz	r6, 1232a <am_hal_queue_item_add+0x66>
   122e6:	1e71      	subs	r1, r6, #1
   122e8:	194e      	adds	r6, r1, r5
   122ea:	6823      	ldr	r3, [r4, #0]
   122ec:	6962      	ldr	r2, [r4, #20]
   122ee:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   122f2:	54d0      	strb	r0, [r2, r3]
   122f4:	6823      	ldr	r3, [r4, #0]
   122f6:	68e0      	ldr	r0, [r4, #12]
   122f8:	3301      	adds	r3, #1
   122fa:	42b1      	cmp	r1, r6
   122fc:	fbb3 f2f0 	udiv	r2, r3, r0
   12300:	fb00 3312 	mls	r3, r0, r2, r3
   12304:	6023      	str	r3, [r4, #0]
   12306:	d1f0      	bne.n	122ea <am_hal_queue_item_add+0x26>
   12308:	68a3      	ldr	r3, [r4, #8]
   1230a:	442b      	add	r3, r5
   1230c:	60a3      	str	r3, [r4, #8]
   1230e:	9801      	ldr	r0, [sp, #4]
   12310:	f7fe fd6c 	bl	10dec <am_hal_interrupt_master_set>
   12314:	2601      	movs	r6, #1
   12316:	4630      	mov	r0, r6
   12318:	b002      	add	sp, #8
   1231a:	bd70      	pop	{r4, r5, r6, pc}
   1231c:	9801      	ldr	r0, [sp, #4]
   1231e:	f7fe fd65 	bl	10dec <am_hal_interrupt_master_set>
   12322:	2600      	movs	r6, #0
   12324:	4630      	mov	r0, r6
   12326:	b002      	add	sp, #8
   12328:	bd70      	pop	{r4, r5, r6, pc}
   1232a:	4631      	mov	r1, r6
   1232c:	6823      	ldr	r3, [r4, #0]
   1232e:	3101      	adds	r1, #1
   12330:	3301      	adds	r3, #1
   12332:	428d      	cmp	r5, r1
   12334:	fbb3 f0f2 	udiv	r0, r3, r2
   12338:	fb02 3310 	mls	r3, r2, r0, r3
   1233c:	6023      	str	r3, [r4, #0]
   1233e:	d1f5      	bne.n	1232c <am_hal_queue_item_add+0x68>
   12340:	e7e2      	b.n	12308 <am_hal_queue_item_add+0x44>
   12342:	bf00      	nop

00012344 <am_hal_queue_item_get>:
   12344:	b570      	push	{r4, r5, r6, lr}
   12346:	6903      	ldr	r3, [r0, #16]
   12348:	b082      	sub	sp, #8
   1234a:	fb03 f502 	mul.w	r5, r3, r2
   1234e:	4604      	mov	r4, r0
   12350:	460e      	mov	r6, r1
   12352:	f7fe fd47 	bl	10de4 <am_hal_interrupt_master_disable>
   12356:	9001      	str	r0, [sp, #4]
   12358:	68a3      	ldr	r3, [r4, #8]
   1235a:	42ab      	cmp	r3, r5
   1235c:	d31c      	bcc.n	12398 <am_hal_queue_item_get+0x54>
   1235e:	b18d      	cbz	r5, 12384 <am_hal_queue_item_get+0x40>
   12360:	b30e      	cbz	r6, 123a6 <am_hal_queue_item_get+0x62>
   12362:	1e71      	subs	r1, r6, #1
   12364:	194e      	adds	r6, r1, r5
   12366:	6863      	ldr	r3, [r4, #4]
   12368:	6962      	ldr	r2, [r4, #20]
   1236a:	5cd3      	ldrb	r3, [r2, r3]
   1236c:	f801 3f01 	strb.w	r3, [r1, #1]!
   12370:	6863      	ldr	r3, [r4, #4]
   12372:	68e0      	ldr	r0, [r4, #12]
   12374:	3301      	adds	r3, #1
   12376:	42b1      	cmp	r1, r6
   12378:	fbb3 f2f0 	udiv	r2, r3, r0
   1237c:	fb00 3312 	mls	r3, r0, r2, r3
   12380:	6063      	str	r3, [r4, #4]
   12382:	d1f0      	bne.n	12366 <am_hal_queue_item_get+0x22>
   12384:	68a3      	ldr	r3, [r4, #8]
   12386:	1b5b      	subs	r3, r3, r5
   12388:	60a3      	str	r3, [r4, #8]
   1238a:	9801      	ldr	r0, [sp, #4]
   1238c:	f7fe fd2e 	bl	10dec <am_hal_interrupt_master_set>
   12390:	2601      	movs	r6, #1
   12392:	4630      	mov	r0, r6
   12394:	b002      	add	sp, #8
   12396:	bd70      	pop	{r4, r5, r6, pc}
   12398:	9801      	ldr	r0, [sp, #4]
   1239a:	f7fe fd27 	bl	10dec <am_hal_interrupt_master_set>
   1239e:	2600      	movs	r6, #0
   123a0:	4630      	mov	r0, r6
   123a2:	b002      	add	sp, #8
   123a4:	bd70      	pop	{r4, r5, r6, pc}
   123a6:	68e2      	ldr	r2, [r4, #12]
   123a8:	4631      	mov	r1, r6
   123aa:	6863      	ldr	r3, [r4, #4]
   123ac:	3101      	adds	r1, #1
   123ae:	3301      	adds	r3, #1
   123b0:	428d      	cmp	r5, r1
   123b2:	fbb3 f0f2 	udiv	r0, r3, r2
   123b6:	fb02 3310 	mls	r3, r2, r0, r3
   123ba:	6063      	str	r3, [r4, #4]
   123bc:	d1f5      	bne.n	123aa <am_hal_queue_item_get+0x66>
   123be:	e7e1      	b.n	12384 <am_hal_queue_item_get+0x40>

000123c0 <am_bsp_low_power_init>:
   123c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   123c2:	f7fe fe7d 	bl	110c0 <am_hal_pwrctrl_low_power_init>
   123c6:	f000 f81b 	bl	12400 <am_hal_rtc_osc_disable>
   123ca:	4b0b      	ldr	r3, [pc, #44]	@ (123f8 <am_bsp_low_power_init+0x38>)
   123cc:	4f0b      	ldr	r7, [pc, #44]	@ (123fc <am_bsp_low_power_init+0x3c>)
   123ce:	681e      	ldr	r6, [r3, #0]
   123d0:	2400      	movs	r4, #0
   123d2:	f857 5034 	ldr.w	r5, [r7, r4, lsl #3]
   123d6:	4631      	mov	r1, r6
   123d8:	4628      	mov	r0, r5
   123da:	f7fe fb81 	bl	10ae0 <am_hal_gpio_pinconfig>
   123de:	2103      	movs	r1, #3
   123e0:	4628      	mov	r0, r5
   123e2:	f7fe fcb7 	bl	10d54 <am_hal_gpio_state_write>
   123e6:	3401      	adds	r4, #1
   123e8:	2100      	movs	r1, #0
   123ea:	4628      	mov	r0, r5
   123ec:	f7fe fcb2 	bl	10d54 <am_hal_gpio_state_write>
   123f0:	2c05      	cmp	r4, #5
   123f2:	d1ee      	bne.n	123d2 <am_bsp_low_power_init+0x12>
   123f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   123f6:	bf00      	nop
   123f8:	000127c8 	.word	0x000127c8
   123fc:	10011010 	.word	0x10011010

00012400 <am_hal_rtc_osc_disable>:
   12400:	4a02      	ldr	r2, [pc, #8]	@ (1240c <am_hal_rtc_osc_disable+0xc>)
   12402:	6d13      	ldr	r3, [r2, #80]	@ 0x50
   12404:	f043 0310 	orr.w	r3, r3, #16
   12408:	6513      	str	r3, [r2, #80]	@ 0x50
   1240a:	4770      	bx	lr
   1240c:	40004200 	.word	0x40004200
   12410:	2a2a0a0d 	.word	0x2a2a0a0d
   12414:	7953202a 	.word	0x7953202a
   12418:	6d657473 	.word	0x6d657473
   1241c:	74655320 	.word	0x74655320
   12420:	43207075 	.word	0x43207075
   12424:	6c706d6f 	.word	0x6c706d6f
   12428:	2e657465 	.word	0x2e657465
   1242c:	61745320 	.word	0x61745320
   12430:	6e697472 	.word	0x6e697472
   12434:	72462067 	.word	0x72462067
   12438:	54526565 	.word	0x54526565
   1243c:	202e534f 	.word	0x202e534f
   12440:	0d2a2a2a 	.word	0x0d2a2a2a
   12444:	0000000a 	.word	0x0000000a
   12448:	6e69614d 	.word	0x6e69614d
   1244c:	00707041 	.word	0x00707041
   12450:	65746e45 	.word	0x65746e45
   12454:	676e6972 	.word	0x676e6972
   12458:	20315320 	.word	0x20315320
   1245c:	656e4528 	.word	0x656e4528
   12460:	20796772 	.word	0x20796772
   12464:	76726148 	.word	0x76726148
   12468:	69747365 	.word	0x69747365
   1246c:	2029676e 	.word	0x2029676e
   12470:	20726f66 	.word	0x20726f66
   12474:	6d206425 	.word	0x6d206425
   12478:	2e2e2e73 	.word	0x2e2e2e73
   1247c:	00000a0d 	.word	0x00000a0d
   12480:	65746e45 	.word	0x65746e45
   12484:	676e6972 	.word	0x676e6972
   12488:	20325320 	.word	0x20325320
   1248c:	74614428 	.word	0x74614428
   12490:	6e412061 	.word	0x6e412061
   12494:	73796c61 	.word	0x73796c61
   12498:	20297369 	.word	0x20297369
   1249c:	20726f66 	.word	0x20726f66
   124a0:	6d206425 	.word	0x6d206425
   124a4:	2e2e2e73 	.word	0x2e2e2e73
   124a8:	00000a0d 	.word	0x00000a0d
   124ac:	74697753 	.word	0x74697753
   124b0:	6e696863 	.word	0x6e696863
   124b4:	43203a67 	.word	0x43203a67
   124b8:	3c204d4f 	.word	0x3c204d4f
   124bc:	53203e2d 	.word	0x53203e2d
   124c0:	000a0d31 	.word	0x000a0d31
   124c4:	74697753 	.word	0x74697753
   124c8:	6e696863 	.word	0x6e696863
   124cc:	43203a67 	.word	0x43203a67
   124d0:	3c204d4f 	.word	0x3c204d4f
   124d4:	53203e2d 	.word	0x53203e2d
   124d8:	000a0d32 	.word	0x000a0d32
   124dc:	3e2d2020 	.word	0x3e2d2020
   124e0:	203a5620 	.word	0x203a5620
   124e4:	66322e25 	.word	0x66322e25
   124e8:	2c566d20 	.word	0x2c566d20
   124ec:	6d795320 	.word	0x6d795320
   124f0:	6425203a 	.word	0x6425203a
   124f4:	00000a0d 	.word	0x00000a0d
   124f8:	2a2a0a0d 	.word	0x2a2a0a0d
   124fc:	4150202a 	.word	0x4150202a
   12500:	414f4c59 	.word	0x414f4c59
   12504:	48432044 	.word	0x48432044
   12508:	203a5241 	.word	0x203a5241
   1250c:	2a206325 	.word	0x2a206325
   12510:	0a0d2a2a 	.word	0x0a0d2a2a
   12514:	00000a0d 	.word	0x00000a0d
   12518:	2a2a0a0d 	.word	0x2a2a0a0d
   1251c:	4150202a 	.word	0x4150202a
   12520:	414f4c59 	.word	0x414f4c59
   12524:	59422044 	.word	0x59422044
   12528:	28204554 	.word	0x28204554
   1252c:	2d6e6f6e 	.word	0x2d6e6f6e
   12530:	6e697270 	.word	0x6e697270
   12534:	6c626174 	.word	0x6c626174
   12538:	203a2965 	.word	0x203a2965
   1253c:	58257830 	.word	0x58257830
   12540:	2a2a2a20 	.word	0x2a2a2a20
   12544:	0a0d0a0d 	.word	0x0a0d0a0d
   12548:	00000000 	.word	0x00000000
   1254c:	6f636544 	.word	0x6f636544
   12550:	676e6964 	.word	0x676e6964
   12554:	73203420 	.word	0x73203420
   12558:	6f626d79 	.word	0x6f626d79
   1255c:	2e2e736c 	.word	0x2e2e736c
   12560:	0a0d202e 	.word	0x0a0d202e
   12564:	00000000 	.word	0x00000000
   12568:	00080100 	.word	0x00080100
   1256c:	00000001 	.word	0x00000001
   12570:	20434441 	.word	0x20434441
   12574:	6b736154 	.word	0x6b736154
   12578:	00000000 	.word	0x00000000
   1257c:	454c4449 	.word	0x454c4449
   12580:	00000000 	.word	0x00000000
   12584:	20726d54 	.word	0x20726d54
   12588:	00637653 	.word	0x00637653

0001258c <g_sUartConfig>:
   1258c:	0001c200 00000060 00000000 00000000     ....`...........
   1259c:	00000000 00000012 10011648 00000100     ........H.......
   125ac:	10011748 00000002                       H.......

000125b4 <uxTopUsedPriority>:
   125b4:	00000003                                ....

000125b8 <am_hal_cachectrl_defaults>:
   125b8:	00000308                                ....

000125bc <g_ui8NCEtable>:
   125bc:	0112a4a3 a4a2a1a0 92b502b3 82858483     ................
   125cc:	91019493 ffffffff ffffffff 00951201     ................
   125dc:	80028483 b2b5b401 0011a4a3 83828180     ................
   125ec:	10850283 90959493 a4a212a0 00b2b101     ................
   125fc:	85b20280 94029190 a3a2a102 00b311b0     ................
   1260c:	92950012 0102a4a3 02b5b4b3 84828180     ................
   1261c:	95920190 a0a501a3 b1b5b4b3 81008402     ................
   1262c:	00959493 a1a512a3 b002b400 84820201     ................
   1263c:	1001b190 a59211a0 11b202b0 02828101     ................
   1264c:	10959493 00a5a493 b512b1b0 ffffffff     ................
   1265c:	ffffffff 10119102 85820180 10029190     ................
   1266c:	a5a200a0 b185b4b3 10020183 93928111     ................
   1267c:	12a2a101 81b211b0 80b20201 809291a4     ................
   1268c:	9200a190 8202b1a0 83858402 84950083     ................
   1269c:	10a5b4a3 90b5b400 b50081b3 00929111     ................
   126ac:	b0a2a110 0102b100 11858410 00029401     ................
   126bc:	10a5a480 93a50090 94828101 95b291b0     ................
   126cc:	a0a20083 0100b193 118502a3 a1b094b3     ................
   126dc:	a2010200 02b5b401                       ........

000126e4 <g_ui8nCEpins>:
   126e4:	02070707 00080802 01020202 01010101     ................
   126f4:	01010101 01010101 01010101 01010101     ................
   12704:	01010101 08010101 01010008 01010101     ................
   12714:	01010101 01010101 01010101 01010101     ................
   12724:	01010101 01010101 00000101              ............

00012730 <g_ui8Bit76Capabilities>:
   12730:	02800101 80010180 80800101 80808080     ................
   12740:	80808080 80808008 01800180 80808080     ................
   12750:	80808080 01800402 01010401 80808080     ................
   12760:	80800101 80808080 80808080 80808080     ................
   12770:	80808080 80808080 00008080              ............

0001277c <g_ui8Inpen>:
   1277c:	62272323 108703a1 e1005303 55418151     ##'b.....S..Q.AU
   1278c:	4080c405 4140b101 31a03114 1180f100     ...@..@A.1.1....
   1279c:	11c12191 304511e5 31300037 40007100     .!....E07.01.q.@
   127ac:	01003130 01010101 01010101 a050a001     01............P.
   127bc:	01010101 a0a0a001 000050a0              .........P..

000127c8 <g_AM_HAL_GPIO_OUTPUT>:
   127c8:	00000403                                ....

000127cc <g_AM_HAL_GPIO_DISABLE>:
   127cc:	00000003                                ....

000127d0 <g_am_hal_mcuctrl_sram_size>:
   127d0:	00004000 00008000 00010000 00020000     .@..............
   127e0:	00040000 00080000 00100000 00060000     ................
   127f0:	000c0000 00000000 00000000 00000000     ................
	...

00012810 <g_am_hal_mcuctrl_flash_size>:
   12810:	00004000 00008000 00010000 00020000     .@..............
   12820:	00040000 00080000 00100000 00200000     .............. .
   12830:	00180000 00000000 00000000 00000000     ................
	...

00012850 <am_hal_pwrctrl_peripheral_control>:
	...
   1285c:	00000001 00000004 00000004 00000002     ................
   1286c:	00000008 00000008 00000004 00000008     ................
   1287c:	00000008 00000008 00000008 00000008     ................
   1288c:	00000010 00000010 00000010 00000020     ............ ...
   1289c:	00000010 00000010 00000040 00000010     ........@.......
   128ac:	00000010 00000080 00000004 00000004     ................
   128bc:	00000100 00000004 00000004 00000200     ................
   128cc:	00000020 00000020 00000400 00000004      ... ...........
   128dc:	00000004 00000800 00000040 00000040     ........@...@...
   128ec:	00001000 00000040 00000040 00002000     ....@...@.... ..
   128fc:	00000040 00000040 00004000 00000080     @...@....@......
   1290c:	00000080 00008000 00000100 00000100     ................

0001291c <CSWTCH.28>:
   1291c:	016e3600 00b71b00 005b8d80 002dc6c0     .6n.......[...-.

0001292c <g_AM_BSP_GPIO_COM_UART_RX>:
   1292c:	00000000                                ....

00012930 <g_AM_BSP_GPIO_COM_UART_TX>:
   12930:	00000000                                ....
