#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b97fe0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b957c0 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1b54500 .functor NOT 1, L_0x1bd1300, C4<0>, C4<0>, C4<0>;
L_0x1bd1180 .functor XOR 8, L_0x1bd0c90, L_0x1bd10e0, C4<00000000>, C4<00000000>;
L_0x1bd1290 .functor XOR 8, L_0x1bd1180, L_0x1bd11f0, C4<00000000>, C4<00000000>;
v0x1bcb410_0 .net "B3_next_dut", 0 0, L_0x1bd0140;  1 drivers
v0x1bcb4d0_0 .net "B3_next_ref", 0 0, L_0x1bccaa0;  1 drivers
v0x1bcb570_0 .net "Count_next_dut", 0 0, L_0x1bd0410;  1 drivers
v0x1bcb610_0 .net "Count_next_ref", 0 0, L_0x1bcdcd0;  1 drivers
v0x1bcb6b0_0 .net "S1_next_dut", 0 0, L_0x1bcfb90;  1 drivers
v0x1bcb7a0_0 .net "S1_next_ref", 0 0, L_0x1bcd850;  1 drivers
v0x1bcb870_0 .net "S_next_dut", 0 0, L_0x1bcfa30;  1 drivers
v0x1bcb940_0 .net "S_next_ref", 0 0, L_0x1bcd600;  1 drivers
v0x1bcba10_0 .net "Wait_next_dut", 0 0, L_0x1bd0600;  1 drivers
v0x1bcbae0_0 .net "Wait_next_ref", 0 0, L_0x1bce260;  1 drivers
v0x1bcbbb0_0 .net *"_ivl_10", 7 0, L_0x1bd11f0;  1 drivers
v0x1bcbc50_0 .net *"_ivl_12", 7 0, L_0x1bd1290;  1 drivers
v0x1bcbcf0_0 .net *"_ivl_2", 7 0, L_0x1bd0730;  1 drivers
v0x1bcbd90_0 .net *"_ivl_4", 7 0, L_0x1bd0c90;  1 drivers
v0x1bcbe30_0 .net *"_ivl_6", 7 0, L_0x1bd10e0;  1 drivers
v0x1bcbed0_0 .net *"_ivl_8", 7 0, L_0x1bd1180;  1 drivers
v0x1bcbf90_0 .net "ack", 0 0, v0x1bc7dc0_0;  1 drivers
v0x1bcc030_0 .var "clk", 0 0;
v0x1bcc100_0 .net "counting_dut", 0 0, L_0x1bd0a50;  1 drivers
v0x1bcc1d0_0 .net "counting_ref", 0 0, L_0x1bce550;  1 drivers
v0x1bcc2a0_0 .net "d", 0 0, v0x1bc7f20_0;  1 drivers
v0x1bcc340_0 .net "done_counting", 0 0, v0x1bc7fc0_0;  1 drivers
v0x1bcc3e0_0 .net "done_dut", 0 0, L_0x1bd0b10;  1 drivers
v0x1bcc4b0_0 .net "done_ref", 0 0, L_0x1bce460;  1 drivers
v0x1bcc580_0 .net "shift_ena_dut", 0 0, L_0x1bd0890;  1 drivers
v0x1bcc650_0 .net "shift_ena_ref", 0 0, L_0x1bce960;  1 drivers
v0x1bcc720_0 .net "state", 9 0, v0x1bc8220_0;  1 drivers
v0x1bcc7c0_0 .var/2u "stats1", 607 0;
v0x1bcc860_0 .var/2u "strobe", 0 0;
v0x1bcc900_0 .net "tb_match", 0 0, L_0x1bd1300;  1 drivers
v0x1bcc9d0_0 .net "tb_mismatch", 0 0, L_0x1b54500;  1 drivers
LS_0x1bd0730_0_0 .concat [ 1 1 1 1], L_0x1bce960, L_0x1bce550, L_0x1bce460, L_0x1bce260;
LS_0x1bd0730_0_4 .concat [ 1 1 1 1], L_0x1bcdcd0, L_0x1bcd850, L_0x1bcd600, L_0x1bccaa0;
L_0x1bd0730 .concat [ 4 4 0 0], LS_0x1bd0730_0_0, LS_0x1bd0730_0_4;
LS_0x1bd0c90_0_0 .concat [ 1 1 1 1], L_0x1bce960, L_0x1bce550, L_0x1bce460, L_0x1bce260;
LS_0x1bd0c90_0_4 .concat [ 1 1 1 1], L_0x1bcdcd0, L_0x1bcd850, L_0x1bcd600, L_0x1bccaa0;
L_0x1bd0c90 .concat [ 4 4 0 0], LS_0x1bd0c90_0_0, LS_0x1bd0c90_0_4;
LS_0x1bd10e0_0_0 .concat [ 1 1 1 1], L_0x1bd0890, L_0x1bd0a50, L_0x1bd0b10, L_0x1bd0600;
LS_0x1bd10e0_0_4 .concat [ 1 1 1 1], L_0x1bd0410, L_0x1bcfb90, L_0x1bcfa30, L_0x1bd0140;
L_0x1bd10e0 .concat [ 4 4 0 0], LS_0x1bd10e0_0_0, LS_0x1bd10e0_0_4;
LS_0x1bd11f0_0_0 .concat [ 1 1 1 1], L_0x1bce960, L_0x1bce550, L_0x1bce460, L_0x1bce260;
LS_0x1bd11f0_0_4 .concat [ 1 1 1 1], L_0x1bcdcd0, L_0x1bcd850, L_0x1bcd600, L_0x1bccaa0;
L_0x1bd11f0 .concat [ 4 4 0 0], LS_0x1bd11f0_0_0, LS_0x1bd11f0_0_4;
L_0x1bd1300 .cmp/eeq 8, L_0x1bd0730, L_0x1bd1290;
S_0x1b95430 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1b957c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1b67060 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1b670a0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1b670e0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1b67120 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1b67160 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1b671a0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1b671e0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1b67220 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1b67260 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1b672a0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1b6e010 .functor NOT 1, v0x1bc7f20_0, C4<0>, C4<0>, C4<0>;
L_0x1b63690 .functor AND 1, L_0x1bccb90, L_0x1b6e010, C4<1>, C4<1>;
L_0x1b995c0 .functor NOT 1, v0x1bc7f20_0, C4<0>, C4<0>, C4<0>;
L_0x1b99630 .functor AND 1, L_0x1bcccf0, L_0x1b995c0, C4<1>, C4<1>;
L_0x1bcce90 .functor OR 1, L_0x1b63690, L_0x1b99630, C4<0>, C4<0>;
L_0x1bcd070 .functor NOT 1, v0x1bc7f20_0, C4<0>, C4<0>, C4<0>;
L_0x1bcd120 .functor AND 1, L_0x1bccfa0, L_0x1bcd070, C4<1>, C4<1>;
L_0x1bcd230 .functor OR 1, L_0x1bcce90, L_0x1bcd120, C4<0>, C4<0>;
L_0x1bcd540 .functor AND 1, L_0x1bcd390, v0x1bc7dc0_0, C4<1>, C4<1>;
L_0x1bcd600 .functor OR 1, L_0x1bcd230, L_0x1bcd540, C4<0>, C4<0>;
L_0x1bcd850 .functor AND 1, L_0x1bcd770, v0x1bc7f20_0, C4<1>, C4<1>;
L_0x1bcdaa0 .functor NOT 1, v0x1bc7fc0_0, C4<0>, C4<0>, C4<0>;
L_0x1bcdc10 .functor AND 1, L_0x1bcd9b0, L_0x1bcdaa0, C4<1>, C4<1>;
L_0x1bcdcd0 .functor OR 1, L_0x1bcd910, L_0x1bcdc10, C4<0>, C4<0>;
L_0x1bcdba0 .functor AND 1, L_0x1bcdeb0, v0x1bc7fc0_0, C4<1>, C4<1>;
L_0x1bce0a0 .functor NOT 1, v0x1bc7dc0_0, C4<0>, C4<0>, C4<0>;
L_0x1bce1a0 .functor AND 1, L_0x1bcdfa0, L_0x1bce0a0, C4<1>, C4<1>;
L_0x1bce260 .functor OR 1, L_0x1bcdba0, L_0x1bce1a0, C4<0>, C4<0>;
v0x1b99730_0 .net "B3_next", 0 0, L_0x1bccaa0;  alias, 1 drivers
v0x1b52dc0_0 .net "Count_next", 0 0, L_0x1bcdcd0;  alias, 1 drivers
v0x1b52ec0_0 .net "S1_next", 0 0, L_0x1bcd850;  alias, 1 drivers
v0x1b54650_0 .net "S_next", 0 0, L_0x1bcd600;  alias, 1 drivers
v0x1b546f0_0 .net "Wait_next", 0 0, L_0x1bce260;  alias, 1 drivers
v0x1b549e0_0 .net *"_ivl_10", 0 0, L_0x1b995c0;  1 drivers
v0x1b997d0_0 .net *"_ivl_12", 0 0, L_0x1b99630;  1 drivers
v0x1bc5fa0_0 .net *"_ivl_14", 0 0, L_0x1bcce90;  1 drivers
v0x1bc6080_0 .net *"_ivl_17", 0 0, L_0x1bccfa0;  1 drivers
v0x1bc6160_0 .net *"_ivl_18", 0 0, L_0x1bcd070;  1 drivers
v0x1bc6240_0 .net *"_ivl_20", 0 0, L_0x1bcd120;  1 drivers
v0x1bc6320_0 .net *"_ivl_22", 0 0, L_0x1bcd230;  1 drivers
v0x1bc6400_0 .net *"_ivl_25", 0 0, L_0x1bcd390;  1 drivers
v0x1bc64e0_0 .net *"_ivl_26", 0 0, L_0x1bcd540;  1 drivers
v0x1bc65c0_0 .net *"_ivl_3", 0 0, L_0x1bccb90;  1 drivers
v0x1bc66a0_0 .net *"_ivl_31", 0 0, L_0x1bcd770;  1 drivers
v0x1bc6780_0 .net *"_ivl_35", 0 0, L_0x1bcd910;  1 drivers
v0x1bc6860_0 .net *"_ivl_37", 0 0, L_0x1bcd9b0;  1 drivers
v0x1bc6940_0 .net *"_ivl_38", 0 0, L_0x1bcdaa0;  1 drivers
v0x1bc6a20_0 .net *"_ivl_4", 0 0, L_0x1b6e010;  1 drivers
v0x1bc6b00_0 .net *"_ivl_40", 0 0, L_0x1bcdc10;  1 drivers
v0x1bc6be0_0 .net *"_ivl_45", 0 0, L_0x1bcdeb0;  1 drivers
v0x1bc6cc0_0 .net *"_ivl_46", 0 0, L_0x1bcdba0;  1 drivers
v0x1bc6da0_0 .net *"_ivl_49", 0 0, L_0x1bcdfa0;  1 drivers
v0x1bc6e80_0 .net *"_ivl_50", 0 0, L_0x1bce0a0;  1 drivers
v0x1bc6f60_0 .net *"_ivl_52", 0 0, L_0x1bce1a0;  1 drivers
v0x1bc7040_0 .net *"_ivl_6", 0 0, L_0x1b63690;  1 drivers
v0x1bc7120_0 .net *"_ivl_61", 3 0, L_0x1bce6b0;  1 drivers
v0x1bc7200_0 .net *"_ivl_9", 0 0, L_0x1bcccf0;  1 drivers
v0x1bc72e0_0 .net "ack", 0 0, v0x1bc7dc0_0;  alias, 1 drivers
v0x1bc73a0_0 .net "counting", 0 0, L_0x1bce550;  alias, 1 drivers
v0x1bc7460_0 .net "d", 0 0, v0x1bc7f20_0;  alias, 1 drivers
v0x1bc7520_0 .net "done", 0 0, L_0x1bce460;  alias, 1 drivers
v0x1bc77f0_0 .net "done_counting", 0 0, v0x1bc7fc0_0;  alias, 1 drivers
v0x1bc78b0_0 .net "shift_ena", 0 0, L_0x1bce960;  alias, 1 drivers
v0x1bc7970_0 .net "state", 9 0, v0x1bc8220_0;  alias, 1 drivers
L_0x1bccaa0 .part v0x1bc8220_0, 6, 1;
L_0x1bccb90 .part v0x1bc8220_0, 0, 1;
L_0x1bcccf0 .part v0x1bc8220_0, 1, 1;
L_0x1bccfa0 .part v0x1bc8220_0, 3, 1;
L_0x1bcd390 .part v0x1bc8220_0, 9, 1;
L_0x1bcd770 .part v0x1bc8220_0, 0, 1;
L_0x1bcd910 .part v0x1bc8220_0, 7, 1;
L_0x1bcd9b0 .part v0x1bc8220_0, 8, 1;
L_0x1bcdeb0 .part v0x1bc8220_0, 8, 1;
L_0x1bcdfa0 .part v0x1bc8220_0, 9, 1;
L_0x1bce460 .part v0x1bc8220_0, 9, 1;
L_0x1bce550 .part v0x1bc8220_0, 8, 1;
L_0x1bce6b0 .part v0x1bc8220_0, 4, 4;
L_0x1bce960 .reduce/or L_0x1bce6b0;
S_0x1bc7bd0 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1b957c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1bc7dc0_0 .var "ack", 0 0;
v0x1bc7e80_0 .net "clk", 0 0, v0x1bcc030_0;  1 drivers
v0x1bc7f20_0 .var "d", 0 0;
v0x1bc7fc0_0 .var "done_counting", 0 0;
v0x1bc8090_0 .var/2u "fail_onehot", 0 0;
v0x1bc8180_0 .var/2u "failed", 0 0;
v0x1bc8220_0 .var "state", 9 0;
v0x1bc82c0_0 .net "tb_match", 0 0, L_0x1bd1300;  alias, 1 drivers
E_0x1b63650 .event posedge, v0x1bc7e80_0;
E_0x1b622c0/0 .event negedge, v0x1bc7e80_0;
E_0x1b622c0/1 .event posedge, v0x1bc7e80_0;
E_0x1b622c0 .event/or E_0x1b622c0/0, E_0x1b622c0/1;
S_0x1bc8420 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1b957c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1bc8630 .param/l "B0" 0 4 21, C4<0000010000>;
P_0x1bc8670 .param/l "B1" 0 4 22, C4<0000100000>;
P_0x1bc86b0 .param/l "B2" 0 4 23, C4<0001000000>;
P_0x1bc86f0 .param/l "B3" 0 4 24, C4<0010000000>;
P_0x1bc8730 .param/l "Count" 0 4 25, C4<0100000000>;
P_0x1bc8770 .param/l "S" 0 4 17, C4<0000000001>;
P_0x1bc87b0 .param/l "S1" 0 4 18, C4<0000000010>;
P_0x1bc87f0 .param/l "S11" 0 4 19, C4<0000000100>;
P_0x1bc8830 .param/l "S110" 0 4 20, C4<0000001000>;
P_0x1bc8870 .param/l "Wait" 0 4 26, C4<1000000000>;
L_0x1bce640 .functor AND 1, L_0x1bceb20, L_0x1bcf250, C4<1>, C4<1>;
L_0x1bcf450 .functor AND 1, L_0x1bcebc0, L_0x1bcf340, C4<1>, C4<1>;
L_0x1bcf560 .functor OR 1, L_0x1bce640, L_0x1bcf450, C4<0>, C4<0>;
L_0x1bcf710 .functor AND 1, L_0x1bced00, L_0x1bcf670, C4<1>, C4<1>;
L_0x1bcf820 .functor OR 1, L_0x1bcf560, L_0x1bcf710, C4<0>, C4<0>;
L_0x1bcf930 .functor AND 1, L_0x1bcf150, v0x1bc7dc0_0, C4<1>, C4<1>;
L_0x1bcfa30 .functor OR 1, L_0x1bcf820, L_0x1bcf930, C4<0>, C4<0>;
L_0x1bcfb90 .functor AND 1, L_0x1bceb20, v0x1bc7f20_0, C4<1>, C4<1>;
L_0x1bcfca0 .functor AND 1, L_0x1bcebc0, v0x1bc7f20_0, C4<1>, C4<1>;
L_0x1bcf3e0 .functor AND 1, L_0x1bcec60, L_0x1bcfd10, C4<1>, C4<1>;
L_0x1bcff30 .functor AND 1, L_0x1bced00, v0x1bc7f20_0, C4<1>, C4<1>;
L_0x1bcffa0 .functor BUFZ 1, L_0x1bceda0, C4<0>, C4<0>, C4<0>;
L_0x1bd0080 .functor BUFZ 1, L_0x1bcee40, C4<0>, C4<0>, C4<0>;
L_0x1bd0140 .functor BUFZ 1, L_0x1bcef20, C4<0>, C4<0>, C4<0>;
L_0x1bd0010 .functor AND 1, L_0x1bcf0b0, L_0x1bd02d0, C4<1>, C4<1>;
L_0x1bd0410 .functor OR 1, L_0x1bcefc0, L_0x1bd0010, C4<0>, C4<0>;
L_0x1bd0600 .functor AND 1, L_0x1bcf0b0, v0x1bc7fc0_0, C4<1>, C4<1>;
L_0x1bd06c0 .functor OR 1, L_0x1bceda0, L_0x1bcee40, C4<0>, C4<0>;
L_0x1bd07d0 .functor OR 1, L_0x1bd06c0, L_0x1bcef20, C4<0>, C4<0>;
L_0x1bd0890 .functor OR 1, L_0x1bd07d0, L_0x1bcefc0, C4<0>, C4<0>;
L_0x1bd0a50 .functor BUFZ 1, L_0x1bcf0b0, C4<0>, C4<0>, C4<0>;
L_0x1bd0b10 .functor BUFZ 1, L_0x1bcf150, C4<0>, C4<0>, C4<0>;
v0x1bc8ec0_0 .net "B0_next", 0 0, L_0x1bcff30;  1 drivers
v0x1bc8fa0_0 .net "B1_next", 0 0, L_0x1bcffa0;  1 drivers
v0x1bc9060_0 .net "B2_next", 0 0, L_0x1bd0080;  1 drivers
v0x1bc9100_0 .net "B3_next", 0 0, L_0x1bd0140;  alias, 1 drivers
v0x1bc91c0_0 .net "Count_next", 0 0, L_0x1bd0410;  alias, 1 drivers
v0x1bc92d0_0 .net "S110_next", 0 0, L_0x1bcf3e0;  1 drivers
v0x1bc9390_0 .net "S11_next", 0 0, L_0x1bcfca0;  1 drivers
v0x1bc9450_0 .net "S1_next", 0 0, L_0x1bcfb90;  alias, 1 drivers
v0x1bc9510_0 .net "S_next", 0 0, L_0x1bcfa30;  alias, 1 drivers
v0x1bc95d0_0 .net "Wait_next", 0 0, L_0x1bd0600;  alias, 1 drivers
v0x1bc9690_0 .net *"_ivl_21", 0 0, L_0x1bcf250;  1 drivers
v0x1bc9750_0 .net *"_ivl_23", 0 0, L_0x1bce640;  1 drivers
v0x1bc9810_0 .net *"_ivl_25", 0 0, L_0x1bcf340;  1 drivers
v0x1bc98d0_0 .net *"_ivl_27", 0 0, L_0x1bcf450;  1 drivers
v0x1bc9990_0 .net *"_ivl_29", 0 0, L_0x1bcf560;  1 drivers
v0x1bc9a50_0 .net *"_ivl_31", 0 0, L_0x1bcf670;  1 drivers
v0x1bc9b10_0 .net *"_ivl_33", 0 0, L_0x1bcf710;  1 drivers
v0x1bc9bd0_0 .net *"_ivl_35", 0 0, L_0x1bcf820;  1 drivers
v0x1bc9c90_0 .net *"_ivl_37", 0 0, L_0x1bcf930;  1 drivers
v0x1bc9d50_0 .net *"_ivl_45", 0 0, L_0x1bcfd10;  1 drivers
v0x1bc9e10_0 .net *"_ivl_57", 0 0, L_0x1bd02d0;  1 drivers
v0x1bc9ed0_0 .net *"_ivl_59", 0 0, L_0x1bd0010;  1 drivers
v0x1bc9f90_0 .net *"_ivl_65", 0 0, L_0x1bd06c0;  1 drivers
v0x1bca050_0 .net *"_ivl_67", 0 0, L_0x1bd07d0;  1 drivers
v0x1bca110_0 .net "ack", 0 0, v0x1bc7dc0_0;  alias, 1 drivers
v0x1bca1b0_0 .net "counting", 0 0, L_0x1bd0a50;  alias, 1 drivers
v0x1bca270_0 .net "d", 0 0, v0x1bc7f20_0;  alias, 1 drivers
v0x1bca360_0 .net "done", 0 0, L_0x1bd0b10;  alias, 1 drivers
v0x1bca420_0 .net "done_counting", 0 0, v0x1bc7fc0_0;  alias, 1 drivers
v0x1bca510_0 .net "is_B0", 0 0, L_0x1bceda0;  1 drivers
v0x1bca5d0_0 .net "is_B1", 0 0, L_0x1bcee40;  1 drivers
v0x1bca690_0 .net "is_B2", 0 0, L_0x1bcef20;  1 drivers
v0x1bca750_0 .net "is_B3", 0 0, L_0x1bcefc0;  1 drivers
v0x1bcaa20_0 .net "is_Count", 0 0, L_0x1bcf0b0;  1 drivers
v0x1bcaae0_0 .net "is_S", 0 0, L_0x1bceb20;  1 drivers
v0x1bcaba0_0 .net "is_S1", 0 0, L_0x1bcebc0;  1 drivers
v0x1bcac60_0 .net "is_S11", 0 0, L_0x1bcec60;  1 drivers
v0x1bcad20_0 .net "is_S110", 0 0, L_0x1bced00;  1 drivers
v0x1bcade0_0 .net "is_Wait", 0 0, L_0x1bcf150;  1 drivers
v0x1bcaea0_0 .net "shift_ena", 0 0, L_0x1bd0890;  alias, 1 drivers
v0x1bcaf60_0 .net "state", 9 0, v0x1bc8220_0;  alias, 1 drivers
L_0x1bceb20 .part v0x1bc8220_0, 0, 1;
L_0x1bcebc0 .part v0x1bc8220_0, 1, 1;
L_0x1bcec60 .part v0x1bc8220_0, 2, 1;
L_0x1bced00 .part v0x1bc8220_0, 3, 1;
L_0x1bceda0 .part v0x1bc8220_0, 4, 1;
L_0x1bcee40 .part v0x1bc8220_0, 5, 1;
L_0x1bcef20 .part v0x1bc8220_0, 6, 1;
L_0x1bcefc0 .part v0x1bc8220_0, 7, 1;
L_0x1bcf0b0 .part v0x1bc8220_0, 8, 1;
L_0x1bcf150 .part v0x1bc8220_0, 9, 1;
L_0x1bcf250 .reduce/nor v0x1bc7f20_0;
L_0x1bcf340 .reduce/nor v0x1bc7f20_0;
L_0x1bcf670 .reduce/nor v0x1bc7f20_0;
L_0x1bcfd10 .reduce/nor v0x1bc7f20_0;
L_0x1bd02d0 .reduce/nor v0x1bc7fc0_0;
S_0x1bcb1f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1b957c0;
 .timescale -12 -12;
E_0x1b61c50 .event anyedge, v0x1bcc860_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bcc860_0;
    %nor/r;
    %assign/vec4 v0x1bcc860_0, 0;
    %wait E_0x1b61c50;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bc7bd0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bc8180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bc8090_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1bc7bd0;
T_2 ;
    %wait E_0x1b622c0;
    %load/vec4 v0x1bc82c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bc8180_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1bc7bd0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1bc7dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bc7fc0_0, 0;
    %assign/vec4 v0x1bc7f20_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1bc8220_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b622c0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1bc7dc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1bc7fc0_0, 0, 1;
    %store/vec4 v0x1bc7f20_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1bc8220_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1b63650;
    %load/vec4 v0x1bc8180_0;
    %assign/vec4 v0x1bc8090_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b622c0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1bc7dc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1bc7fc0_0, 0, 1;
    %store/vec4 v0x1bc7f20_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1bc8220_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1b63650;
    %load/vec4 v0x1bc8090_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1bc8180_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b957c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcc030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcc860_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b957c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bcc030_0;
    %inv;
    %store/vec4 v0x1bcc030_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b957c0;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bc7e80_0, v0x1bcc9d0_0, v0x1bcc2a0_0, v0x1bcc340_0, v0x1bcbf90_0, v0x1bcc720_0, v0x1bcb4d0_0, v0x1bcb410_0, v0x1bcb940_0, v0x1bcb870_0, v0x1bcb7a0_0, v0x1bcb6b0_0, v0x1bcb610_0, v0x1bcb570_0, v0x1bcbae0_0, v0x1bcba10_0, v0x1bcc4b0_0, v0x1bcc3e0_0, v0x1bcc1d0_0, v0x1bcc100_0, v0x1bcc650_0, v0x1bcc580_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b957c0;
T_7 ;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b957c0;
T_8 ;
    %wait E_0x1b622c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bcc7c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc7c0_0, 4, 32;
    %load/vec4 v0x1bcc900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc7c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bcc7c0_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc7c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1bcb4d0_0;
    %load/vec4 v0x1bcb4d0_0;
    %load/vec4 v0x1bcb410_0;
    %xor;
    %load/vec4 v0x1bcb4d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc7c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc7c0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1bcb940_0;
    %load/vec4 v0x1bcb940_0;
    %load/vec4 v0x1bcb870_0;
    %xor;
    %load/vec4 v0x1bcb940_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc7c0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc7c0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1bcb7a0_0;
    %load/vec4 v0x1bcb7a0_0;
    %load/vec4 v0x1bcb6b0_0;
    %xor;
    %load/vec4 v0x1bcb7a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc7c0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc7c0_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x1bcb610_0;
    %load/vec4 v0x1bcb610_0;
    %load/vec4 v0x1bcb570_0;
    %xor;
    %load/vec4 v0x1bcb610_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc7c0_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc7c0_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x1bcbae0_0;
    %load/vec4 v0x1bcbae0_0;
    %load/vec4 v0x1bcba10_0;
    %xor;
    %load/vec4 v0x1bcbae0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc7c0_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc7c0_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x1bcc4b0_0;
    %load/vec4 v0x1bcc4b0_0;
    %load/vec4 v0x1bcc3e0_0;
    %xor;
    %load/vec4 v0x1bcc4b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc7c0_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc7c0_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x1bcc1d0_0;
    %load/vec4 v0x1bcc1d0_0;
    %load/vec4 v0x1bcc100_0;
    %xor;
    %load/vec4 v0x1bcc1d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc7c0_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc7c0_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x1bcc650_0;
    %load/vec4 v0x1bcc650_0;
    %load/vec4 v0x1bcc580_0;
    %xor;
    %load/vec4 v0x1bcc650_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc7c0_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x1bcc7c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc7c0_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/review2015_fsmonehot/iter0/response1/top_module.sv";
